dp_rx.c 94 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "hal_hw_headers.h"
  20. #include "dp_types.h"
  21. #include "dp_rx.h"
  22. #include "dp_tx.h"
  23. #include "dp_peer.h"
  24. #include "hal_rx.h"
  25. #include "hal_api.h"
  26. #include "qdf_nbuf.h"
  27. #ifdef MESH_MODE_SUPPORT
  28. #include "if_meta_hdr.h"
  29. #endif
  30. #include "dp_internal.h"
  31. #include "dp_ipa.h"
  32. #include "dp_hist.h"
  33. #include "dp_rx_buffer_pool.h"
  34. #ifdef WIFI_MONITOR_SUPPORT
  35. #include "dp_htt.h"
  36. #include <dp_mon.h>
  37. #endif
  38. #ifdef FEATURE_WDS
  39. #include "dp_txrx_wds.h"
  40. #endif
  41. #ifdef DP_RATETABLE_SUPPORT
  42. #include "dp_ratetable.h"
  43. #endif
  44. #ifdef DUP_RX_DESC_WAR
  45. void dp_rx_dump_info_and_assert(struct dp_soc *soc,
  46. hal_ring_handle_t hal_ring,
  47. hal_ring_desc_t ring_desc,
  48. struct dp_rx_desc *rx_desc)
  49. {
  50. void *hal_soc = soc->hal_soc;
  51. hal_srng_dump_ring_desc(hal_soc, hal_ring, ring_desc);
  52. dp_rx_desc_dump(rx_desc);
  53. }
  54. #else
  55. void dp_rx_dump_info_and_assert(struct dp_soc *soc,
  56. hal_ring_handle_t hal_ring_hdl,
  57. hal_ring_desc_t ring_desc,
  58. struct dp_rx_desc *rx_desc)
  59. {
  60. hal_soc_handle_t hal_soc = soc->hal_soc;
  61. dp_rx_desc_dump(rx_desc);
  62. hal_srng_dump_ring_desc(hal_soc, hal_ring_hdl, ring_desc);
  63. hal_srng_dump_ring(hal_soc, hal_ring_hdl);
  64. qdf_assert_always(0);
  65. }
  66. #endif
  67. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  68. #ifdef RX_DESC_SANITY_WAR
  69. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  70. hal_ring_handle_t hal_ring_hdl,
  71. hal_ring_desc_t ring_desc,
  72. struct dp_rx_desc *rx_desc)
  73. {
  74. uint8_t return_buffer_manager;
  75. if (qdf_unlikely(!rx_desc)) {
  76. /*
  77. * This is an unlikely case where the cookie obtained
  78. * from the ring_desc is invalid and hence we are not
  79. * able to find the corresponding rx_desc
  80. */
  81. goto fail;
  82. }
  83. return_buffer_manager = hal_rx_ret_buf_manager_get(hal_soc, ring_desc);
  84. if (qdf_unlikely(!(return_buffer_manager ==
  85. HAL_RX_BUF_RBM_SW1_BM(soc->wbm_sw0_bm_id) ||
  86. return_buffer_manager ==
  87. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id)))) {
  88. goto fail;
  89. }
  90. return QDF_STATUS_SUCCESS;
  91. fail:
  92. DP_STATS_INC(soc, rx.err.invalid_cookie, 1);
  93. dp_err("Ring Desc:");
  94. hal_srng_dump_ring_desc(hal_soc, hal_ring_hdl,
  95. ring_desc);
  96. return QDF_STATUS_E_NULL_VALUE;
  97. }
  98. #endif
  99. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  100. /**
  101. * dp_pdev_frag_alloc_and_map() - Allocate frag for desc buffer and map
  102. *
  103. * @dp_soc: struct dp_soc *
  104. * @nbuf_frag_info_t: nbuf frag info
  105. * @dp_pdev: struct dp_pdev *
  106. * @rx_desc_pool: Rx desc pool
  107. *
  108. * Return: QDF_STATUS
  109. */
  110. #ifdef DP_RX_MON_MEM_FRAG
  111. static inline QDF_STATUS
  112. dp_pdev_frag_alloc_and_map(struct dp_soc *dp_soc,
  113. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t,
  114. struct dp_pdev *dp_pdev,
  115. struct rx_desc_pool *rx_desc_pool)
  116. {
  117. QDF_STATUS ret = QDF_STATUS_E_FAILURE;
  118. (nbuf_frag_info_t->virt_addr).vaddr =
  119. qdf_frag_alloc(NULL, rx_desc_pool->buf_size);
  120. if (!((nbuf_frag_info_t->virt_addr).vaddr)) {
  121. dp_err("Frag alloc failed");
  122. DP_STATS_INC(dp_pdev, replenish.frag_alloc_fail, 1);
  123. return QDF_STATUS_E_NOMEM;
  124. }
  125. ret = qdf_mem_map_page(dp_soc->osdev,
  126. (nbuf_frag_info_t->virt_addr).vaddr,
  127. QDF_DMA_FROM_DEVICE,
  128. rx_desc_pool->buf_size,
  129. &nbuf_frag_info_t->paddr);
  130. if (qdf_unlikely(QDF_IS_STATUS_ERROR(ret))) {
  131. qdf_frag_free((nbuf_frag_info_t->virt_addr).vaddr);
  132. dp_err("Frag map failed");
  133. DP_STATS_INC(dp_pdev, replenish.map_err, 1);
  134. return QDF_STATUS_E_FAULT;
  135. }
  136. return QDF_STATUS_SUCCESS;
  137. }
  138. #else
  139. static inline QDF_STATUS
  140. dp_pdev_frag_alloc_and_map(struct dp_soc *dp_soc,
  141. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t,
  142. struct dp_pdev *dp_pdev,
  143. struct rx_desc_pool *rx_desc_pool)
  144. {
  145. return QDF_STATUS_SUCCESS;
  146. }
  147. #endif /* DP_RX_MON_MEM_FRAG */
  148. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  149. /**
  150. * dp_rx_refill_ring_record_entry() - Record an entry into refill_ring history
  151. * @soc: Datapath soc structure
  152. * @ring_num: Refill ring number
  153. * @num_req: number of buffers requested for refill
  154. * @num_refill: number of buffers refilled
  155. *
  156. * Returns: None
  157. */
  158. static inline void
  159. dp_rx_refill_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  160. hal_ring_handle_t hal_ring_hdl,
  161. uint32_t num_req, uint32_t num_refill)
  162. {
  163. struct dp_refill_info_record *record;
  164. uint32_t idx;
  165. uint32_t tp;
  166. uint32_t hp;
  167. if (qdf_unlikely(ring_num >= MAX_PDEV_CNT ||
  168. !soc->rx_refill_ring_history[ring_num]))
  169. return;
  170. idx = dp_history_get_next_index(&soc->rx_refill_ring_history[ring_num]->index,
  171. DP_RX_REFILL_HIST_MAX);
  172. /* No NULL check needed for record since its an array */
  173. record = &soc->rx_refill_ring_history[ring_num]->entry[idx];
  174. hal_get_sw_hptp(soc->hal_soc, hal_ring_hdl, &tp, &hp);
  175. record->timestamp = qdf_get_log_timestamp();
  176. record->num_req = num_req;
  177. record->num_refill = num_refill;
  178. record->hp = hp;
  179. record->tp = tp;
  180. }
  181. #else
  182. static inline void
  183. dp_rx_refill_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  184. hal_ring_handle_t hal_ring_hdl,
  185. uint32_t num_req, uint32_t num_refill)
  186. {
  187. }
  188. #endif
  189. /**
  190. * dp_pdev_nbuf_alloc_and_map() - Allocate nbuf for desc buffer and map
  191. *
  192. * @dp_soc: struct dp_soc *
  193. * @mac_id: Mac id
  194. * @num_entries_avail: num_entries_avail
  195. * @nbuf_frag_info_t: nbuf frag info
  196. * @dp_pdev: struct dp_pdev *
  197. * @rx_desc_pool: Rx desc pool
  198. *
  199. * Return: QDF_STATUS
  200. */
  201. static inline QDF_STATUS
  202. dp_pdev_nbuf_alloc_and_map_replenish(struct dp_soc *dp_soc,
  203. uint32_t mac_id,
  204. uint32_t num_entries_avail,
  205. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t,
  206. struct dp_pdev *dp_pdev,
  207. struct rx_desc_pool *rx_desc_pool)
  208. {
  209. QDF_STATUS ret = QDF_STATUS_E_FAILURE;
  210. (nbuf_frag_info_t->virt_addr).nbuf =
  211. dp_rx_buffer_pool_nbuf_alloc(dp_soc,
  212. mac_id,
  213. rx_desc_pool,
  214. num_entries_avail);
  215. if (!((nbuf_frag_info_t->virt_addr).nbuf)) {
  216. dp_err("nbuf alloc failed");
  217. DP_STATS_INC(dp_pdev, replenish.nbuf_alloc_fail, 1);
  218. return QDF_STATUS_E_NOMEM;
  219. }
  220. ret = dp_rx_buffer_pool_nbuf_map(dp_soc, rx_desc_pool,
  221. nbuf_frag_info_t);
  222. if (qdf_unlikely(QDF_IS_STATUS_ERROR(ret))) {
  223. dp_rx_buffer_pool_nbuf_free(dp_soc,
  224. (nbuf_frag_info_t->virt_addr).nbuf, mac_id);
  225. dp_err("nbuf map failed");
  226. DP_STATS_INC(dp_pdev, replenish.map_err, 1);
  227. return QDF_STATUS_E_FAULT;
  228. }
  229. nbuf_frag_info_t->paddr =
  230. qdf_nbuf_get_frag_paddr((nbuf_frag_info_t->virt_addr).nbuf, 0);
  231. dp_ipa_handle_rx_buf_smmu_mapping(dp_soc, (qdf_nbuf_t)(
  232. (nbuf_frag_info_t->virt_addr).nbuf),
  233. rx_desc_pool->buf_size,
  234. true, __func__, __LINE__);
  235. ret = dp_check_paddr(dp_soc, &((nbuf_frag_info_t->virt_addr).nbuf),
  236. &nbuf_frag_info_t->paddr,
  237. rx_desc_pool);
  238. if (ret == QDF_STATUS_E_FAILURE) {
  239. DP_STATS_INC(dp_pdev, replenish.x86_fail, 1);
  240. return QDF_STATUS_E_ADDRNOTAVAIL;
  241. }
  242. return QDF_STATUS_SUCCESS;
  243. }
  244. #if defined(QCA_DP_RX_NBUF_NO_MAP_UNMAP) && !defined(BUILD_X86)
  245. QDF_STATUS
  246. __dp_rx_buffers_no_map_lt_replenish(struct dp_soc *soc, uint32_t mac_id,
  247. struct dp_srng *dp_rxdma_srng,
  248. struct rx_desc_pool *rx_desc_pool)
  249. {
  250. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  251. uint32_t count;
  252. void *rxdma_ring_entry;
  253. union dp_rx_desc_list_elem_t *next = NULL;
  254. void *rxdma_srng;
  255. qdf_nbuf_t nbuf;
  256. qdf_dma_addr_t paddr;
  257. uint16_t num_entries_avail = 0;
  258. uint16_t num_alloc_desc = 0;
  259. union dp_rx_desc_list_elem_t *desc_list = NULL;
  260. union dp_rx_desc_list_elem_t *tail = NULL;
  261. int sync_hw_ptr = 0;
  262. rxdma_srng = dp_rxdma_srng->hal_srng;
  263. if (qdf_unlikely(!dp_pdev)) {
  264. dp_rx_err("%pK: pdev is null for mac_id = %d", soc, mac_id);
  265. return QDF_STATUS_E_FAILURE;
  266. }
  267. if (qdf_unlikely(!rxdma_srng)) {
  268. dp_rx_debug("%pK: rxdma srng not initialized", soc);
  269. return QDF_STATUS_E_FAILURE;
  270. }
  271. hal_srng_access_start(soc->hal_soc, rxdma_srng);
  272. num_entries_avail = hal_srng_src_num_avail(soc->hal_soc,
  273. rxdma_srng,
  274. sync_hw_ptr);
  275. dp_rx_debug("%pK: no of available entries in rxdma ring: %d",
  276. soc, num_entries_avail);
  277. if (qdf_unlikely(num_entries_avail <
  278. ((dp_rxdma_srng->num_entries * 3) / 4))) {
  279. hal_srng_access_end(soc->hal_soc, rxdma_srng);
  280. return QDF_STATUS_E_FAILURE;
  281. }
  282. DP_STATS_INC(dp_pdev, replenish.low_thresh_intrs, 1);
  283. num_alloc_desc = dp_rx_get_free_desc_list(soc, mac_id,
  284. rx_desc_pool,
  285. num_entries_avail,
  286. &desc_list,
  287. &tail);
  288. if (!num_alloc_desc) {
  289. dp_rx_err("%pK: no free rx_descs in freelist", soc);
  290. DP_STATS_INC(dp_pdev, err.desc_lt_alloc_fail,
  291. num_entries_avail);
  292. hal_srng_access_end(soc->hal_soc, rxdma_srng);
  293. return QDF_STATUS_E_NOMEM;
  294. }
  295. for (count = 0; count < num_alloc_desc; count++) {
  296. next = desc_list->next;
  297. qdf_prefetch(next);
  298. nbuf = dp_rx_nbuf_alloc(soc, rx_desc_pool);
  299. if (qdf_unlikely(!nbuf)) {
  300. DP_STATS_INC(dp_pdev, replenish.nbuf_alloc_fail, 1);
  301. break;
  302. }
  303. paddr = dp_rx_nbuf_sync_no_dsb(soc, nbuf,
  304. rx_desc_pool->buf_size);
  305. rxdma_ring_entry = hal_srng_src_get_next(soc->hal_soc,
  306. rxdma_srng);
  307. qdf_assert_always(rxdma_ring_entry);
  308. desc_list->rx_desc.nbuf = nbuf;
  309. desc_list->rx_desc.rx_buf_start = nbuf->data;
  310. desc_list->rx_desc.unmapped = 0;
  311. /* rx_desc.in_use should be zero at this time*/
  312. qdf_assert_always(desc_list->rx_desc.in_use == 0);
  313. desc_list->rx_desc.in_use = 1;
  314. desc_list->rx_desc.in_err_state = 0;
  315. hal_rxdma_buff_addr_info_set(soc->hal_soc, rxdma_ring_entry,
  316. paddr,
  317. desc_list->rx_desc.cookie,
  318. rx_desc_pool->owner);
  319. desc_list = next;
  320. }
  321. qdf_dsb();
  322. hal_srng_access_end(soc->hal_soc, rxdma_srng);
  323. /* No need to count the number of bytes received during replenish.
  324. * Therefore set replenish.pkts.bytes as 0.
  325. */
  326. DP_STATS_INC_PKT(dp_pdev, replenish.pkts, count, 0);
  327. DP_STATS_INC(dp_pdev, buf_freelist, (num_alloc_desc - count));
  328. /*
  329. * add any available free desc back to the free list
  330. */
  331. if (desc_list)
  332. dp_rx_add_desc_list_to_free_list(soc, &desc_list, &tail,
  333. mac_id, rx_desc_pool);
  334. return QDF_STATUS_SUCCESS;
  335. }
  336. QDF_STATUS
  337. __dp_rx_buffers_no_map_replenish(struct dp_soc *soc, uint32_t mac_id,
  338. struct dp_srng *dp_rxdma_srng,
  339. struct rx_desc_pool *rx_desc_pool,
  340. uint32_t num_req_buffers,
  341. union dp_rx_desc_list_elem_t **desc_list,
  342. union dp_rx_desc_list_elem_t **tail)
  343. {
  344. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  345. uint32_t count;
  346. void *rxdma_ring_entry;
  347. union dp_rx_desc_list_elem_t *next;
  348. void *rxdma_srng;
  349. qdf_nbuf_t nbuf;
  350. qdf_nbuf_t nbuf_next;
  351. qdf_nbuf_t nbuf_head = NULL;
  352. qdf_nbuf_t nbuf_tail = NULL;
  353. qdf_dma_addr_t paddr;
  354. rxdma_srng = dp_rxdma_srng->hal_srng;
  355. if (qdf_unlikely(!dp_pdev)) {
  356. dp_rx_err("%pK: pdev is null for mac_id = %d",
  357. soc, mac_id);
  358. return QDF_STATUS_E_FAILURE;
  359. }
  360. if (qdf_unlikely(!rxdma_srng)) {
  361. dp_rx_debug("%pK: rxdma srng not initialized", soc);
  362. DP_STATS_INC(dp_pdev, replenish.rxdma_err, num_req_buffers);
  363. return QDF_STATUS_E_FAILURE;
  364. }
  365. /* Allocate required number of nbufs */
  366. for (count = 0; count < num_req_buffers; count++) {
  367. nbuf = dp_rx_nbuf_alloc(soc, rx_desc_pool);
  368. if (qdf_unlikely(!nbuf)) {
  369. DP_STATS_INC(dp_pdev, replenish.nbuf_alloc_fail, 1);
  370. /* Update num_req_buffers to nbufs allocated count */
  371. num_req_buffers = count;
  372. break;
  373. }
  374. paddr = dp_rx_nbuf_sync_no_dsb(soc, nbuf,
  375. rx_desc_pool->buf_size);
  376. QDF_NBUF_CB_PADDR(nbuf) = paddr;
  377. DP_RX_LIST_APPEND(nbuf_head,
  378. nbuf_tail,
  379. nbuf);
  380. }
  381. qdf_dsb();
  382. nbuf = nbuf_head;
  383. hal_srng_access_start(soc->hal_soc, rxdma_srng);
  384. for (count = 0; count < num_req_buffers; count++) {
  385. next = (*desc_list)->next;
  386. nbuf_next = nbuf->next;
  387. qdf_prefetch(next);
  388. rxdma_ring_entry = (struct dp_buffer_addr_info *)
  389. hal_srng_src_get_next(soc->hal_soc, rxdma_srng);
  390. if (!rxdma_ring_entry)
  391. break;
  392. (*desc_list)->rx_desc.nbuf = nbuf;
  393. (*desc_list)->rx_desc.rx_buf_start = nbuf->data;
  394. (*desc_list)->rx_desc.unmapped = 0;
  395. /* rx_desc.in_use should be zero at this time*/
  396. qdf_assert_always((*desc_list)->rx_desc.in_use == 0);
  397. (*desc_list)->rx_desc.in_use = 1;
  398. (*desc_list)->rx_desc.in_err_state = 0;
  399. hal_rxdma_buff_addr_info_set(soc->hal_soc, rxdma_ring_entry,
  400. QDF_NBUF_CB_PADDR(nbuf),
  401. (*desc_list)->rx_desc.cookie,
  402. rx_desc_pool->owner);
  403. *desc_list = next;
  404. nbuf = nbuf_next;
  405. }
  406. hal_srng_access_end(soc->hal_soc, rxdma_srng);
  407. /* No need to count the number of bytes received during replenish.
  408. * Therefore set replenish.pkts.bytes as 0.
  409. */
  410. DP_STATS_INC_PKT(dp_pdev, replenish.pkts, count, 0);
  411. DP_STATS_INC(dp_pdev, buf_freelist, (num_req_buffers - count));
  412. /*
  413. * add any available free desc back to the free list
  414. */
  415. if (*desc_list)
  416. dp_rx_add_desc_list_to_free_list(soc, desc_list, tail,
  417. mac_id, rx_desc_pool);
  418. while (nbuf) {
  419. nbuf_next = nbuf->next;
  420. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  421. qdf_nbuf_free(nbuf);
  422. nbuf = nbuf_next;
  423. }
  424. return QDF_STATUS_SUCCESS;
  425. }
  426. QDF_STATUS __dp_pdev_rx_buffers_no_map_attach(struct dp_soc *soc,
  427. uint32_t mac_id,
  428. struct dp_srng *dp_rxdma_srng,
  429. struct rx_desc_pool *rx_desc_pool,
  430. uint32_t num_req_buffers)
  431. {
  432. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  433. uint32_t count;
  434. uint32_t nr_descs = 0;
  435. void *rxdma_ring_entry;
  436. union dp_rx_desc_list_elem_t *next;
  437. void *rxdma_srng;
  438. qdf_nbuf_t nbuf;
  439. qdf_dma_addr_t paddr;
  440. union dp_rx_desc_list_elem_t *desc_list = NULL;
  441. union dp_rx_desc_list_elem_t *tail = NULL;
  442. rxdma_srng = dp_rxdma_srng->hal_srng;
  443. if (qdf_unlikely(!dp_pdev)) {
  444. dp_rx_err("%pK: pdev is null for mac_id = %d",
  445. soc, mac_id);
  446. return QDF_STATUS_E_FAILURE;
  447. }
  448. if (qdf_unlikely(!rxdma_srng)) {
  449. dp_rx_debug("%pK: rxdma srng not initialized", soc);
  450. DP_STATS_INC(dp_pdev, replenish.rxdma_err, num_req_buffers);
  451. return QDF_STATUS_E_FAILURE;
  452. }
  453. dp_rx_debug("%pK: requested %d buffers for replenish",
  454. soc, num_req_buffers);
  455. nr_descs = dp_rx_get_free_desc_list(soc, mac_id, rx_desc_pool,
  456. num_req_buffers, &desc_list, &tail);
  457. if (!nr_descs) {
  458. dp_err("no free rx_descs in freelist");
  459. DP_STATS_INC(dp_pdev, err.desc_alloc_fail, num_req_buffers);
  460. return QDF_STATUS_E_NOMEM;
  461. }
  462. dp_debug("got %u RX descs for driver attach", nr_descs);
  463. hal_srng_access_start(soc->hal_soc, rxdma_srng);
  464. for (count = 0; count < nr_descs; count++) {
  465. next = desc_list->next;
  466. qdf_prefetch(next);
  467. nbuf = dp_rx_nbuf_alloc(soc, rx_desc_pool);
  468. if (qdf_unlikely(!nbuf)) {
  469. DP_STATS_INC(dp_pdev, replenish.nbuf_alloc_fail, 1);
  470. break;
  471. }
  472. paddr = dp_rx_nbuf_sync_no_dsb(soc, nbuf,
  473. rx_desc_pool->buf_size);
  474. rxdma_ring_entry = (struct dp_buffer_addr_info *)
  475. hal_srng_src_get_next(soc->hal_soc, rxdma_srng);
  476. if (!rxdma_ring_entry)
  477. break;
  478. qdf_assert_always(rxdma_ring_entry);
  479. desc_list->rx_desc.nbuf = nbuf;
  480. desc_list->rx_desc.rx_buf_start = nbuf->data;
  481. desc_list->rx_desc.unmapped = 0;
  482. /* rx_desc.in_use should be zero at this time*/
  483. qdf_assert_always(desc_list->rx_desc.in_use == 0);
  484. desc_list->rx_desc.in_use = 1;
  485. desc_list->rx_desc.in_err_state = 0;
  486. hal_rxdma_buff_addr_info_set(soc->hal_soc, rxdma_ring_entry,
  487. paddr,
  488. desc_list->rx_desc.cookie,
  489. rx_desc_pool->owner);
  490. desc_list = next;
  491. }
  492. qdf_dsb();
  493. hal_srng_access_end(soc->hal_soc, rxdma_srng);
  494. /* No need to count the number of bytes received during replenish.
  495. * Therefore set replenish.pkts.bytes as 0.
  496. */
  497. DP_STATS_INC_PKT(dp_pdev, replenish.pkts, count, 0);
  498. return QDF_STATUS_SUCCESS;
  499. }
  500. #endif
  501. #ifdef DP_UMAC_HW_RESET_SUPPORT
  502. #if defined(QCA_DP_RX_NBUF_NO_MAP_UNMAP) && !defined(BUILD_X86)
  503. static inline
  504. qdf_dma_addr_t dp_rx_rep_retrieve_paddr(struct dp_soc *dp_soc, qdf_nbuf_t nbuf,
  505. uint32_t buf_size)
  506. {
  507. return dp_rx_nbuf_sync_no_dsb(dp_soc, nbuf, buf_size);
  508. }
  509. #else
  510. static inline
  511. qdf_dma_addr_t dp_rx_rep_retrieve_paddr(struct dp_soc *dp_soc, qdf_nbuf_t nbuf,
  512. uint32_t buf_size)
  513. {
  514. return qdf_nbuf_get_frag_paddr(nbuf, 0);
  515. }
  516. #endif
  517. /*
  518. * dp_rx_desc_replenish() - Replenish the rx descriptors one at a time
  519. *
  520. * @soc: core txrx main context
  521. * @dp_rxdma_srng: rxdma ring
  522. * @rx_desc_pool: rx descriptor pool
  523. * @rx_desc:rx descriptor
  524. *
  525. * Return: void
  526. */
  527. static inline
  528. void dp_rx_desc_replenish(struct dp_soc *soc, struct dp_srng *dp_rxdma_srng,
  529. struct rx_desc_pool *rx_desc_pool,
  530. struct dp_rx_desc *rx_desc)
  531. {
  532. void *rxdma_srng;
  533. void *rxdma_ring_entry;
  534. qdf_dma_addr_t paddr;
  535. rxdma_srng = dp_rxdma_srng->hal_srng;
  536. /* No one else should be accessing the srng at this point */
  537. hal_srng_access_start_unlocked(soc->hal_soc, rxdma_srng);
  538. rxdma_ring_entry = hal_srng_src_get_next(soc->hal_soc, rxdma_srng);
  539. qdf_assert_always(rxdma_ring_entry);
  540. rx_desc->in_err_state = 0;
  541. paddr = dp_rx_rep_retrieve_paddr(soc, rx_desc->nbuf,
  542. rx_desc_pool->buf_size);
  543. hal_rxdma_buff_addr_info_set(soc->hal_soc, rxdma_ring_entry, paddr,
  544. rx_desc->cookie, rx_desc_pool->owner);
  545. hal_srng_access_end_unlocked(soc->hal_soc, rxdma_srng);
  546. }
  547. /*
  548. * dp_rx_desc_reuse() - Reuse the rx descriptors to fill the rx buf ring
  549. *
  550. * @soc: core txrx main context
  551. * @nbuf_list: nbuf list for delayed free
  552. *
  553. * Return: void
  554. */
  555. void dp_rx_desc_reuse(struct dp_soc *soc, qdf_nbuf_t *nbuf_list)
  556. {
  557. int mac_id, i, j;
  558. union dp_rx_desc_list_elem_t *head = NULL;
  559. union dp_rx_desc_list_elem_t *tail = NULL;
  560. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  561. struct dp_srng *dp_rxdma_srng =
  562. &soc->rx_refill_buf_ring[mac_id];
  563. struct rx_desc_pool *rx_desc_pool = &soc->rx_desc_buf[mac_id];
  564. uint32_t rx_sw_desc_num = rx_desc_pool->pool_size;
  565. /* Only fill up 1/3 of the ring size */
  566. uint32_t num_req_decs;
  567. if (!dp_rxdma_srng || !dp_rxdma_srng->hal_srng ||
  568. !rx_desc_pool->array)
  569. continue;
  570. num_req_decs = dp_rxdma_srng->num_entries / 3;
  571. for (i = 0, j = 0; i < rx_sw_desc_num; i++) {
  572. struct dp_rx_desc *rx_desc =
  573. (struct dp_rx_desc *)&rx_desc_pool->array[i];
  574. if (rx_desc->in_use) {
  575. if (j < dp_rxdma_srng->num_entries) {
  576. dp_rx_desc_replenish(soc, dp_rxdma_srng,
  577. rx_desc_pool,
  578. rx_desc);
  579. } else {
  580. dp_rx_nbuf_unmap(soc, rx_desc, 0);
  581. rx_desc->unmapped = 0;
  582. rx_desc->nbuf->next = *nbuf_list;
  583. *nbuf_list = rx_desc->nbuf;
  584. dp_rx_add_to_free_desc_list(&head,
  585. &tail,
  586. rx_desc);
  587. }
  588. j++;
  589. }
  590. }
  591. if (head)
  592. dp_rx_add_desc_list_to_free_list(soc, &head, &tail,
  593. mac_id, rx_desc_pool);
  594. /* If num of descs in use were less, then we need to replenish
  595. * the ring with some buffers
  596. */
  597. head = NULL;
  598. tail = NULL;
  599. if (j < (num_req_decs - 1))
  600. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  601. rx_desc_pool,
  602. ((num_req_decs - 1) - j),
  603. &head, &tail, true);
  604. }
  605. }
  606. #endif
  607. /*
  608. * dp_rx_buffers_replenish() - replenish rxdma ring with rx nbufs
  609. * called during dp rx initialization
  610. * and at the end of dp_rx_process.
  611. *
  612. * @soc: core txrx main context
  613. * @mac_id: mac_id which is one of 3 mac_ids
  614. * @dp_rxdma_srng: dp rxdma circular ring
  615. * @rx_desc_pool: Pointer to free Rx descriptor pool
  616. * @num_req_buffers: number of buffer to be replenished
  617. * @desc_list: list of descs if called from dp_rx_process
  618. * or NULL during dp rx initialization or out of buffer
  619. * interrupt.
  620. * @tail: tail of descs list
  621. * @req_only: If true don't replenish more than req buffers
  622. * @func_name: name of the caller function
  623. * Return: return success or failure
  624. */
  625. QDF_STATUS __dp_rx_buffers_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  626. struct dp_srng *dp_rxdma_srng,
  627. struct rx_desc_pool *rx_desc_pool,
  628. uint32_t num_req_buffers,
  629. union dp_rx_desc_list_elem_t **desc_list,
  630. union dp_rx_desc_list_elem_t **tail,
  631. bool req_only, const char *func_name)
  632. {
  633. uint32_t num_alloc_desc;
  634. uint16_t num_desc_to_free = 0;
  635. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(dp_soc, mac_id);
  636. uint32_t num_entries_avail;
  637. uint32_t count;
  638. uint32_t extra_buffers;
  639. int sync_hw_ptr = 1;
  640. struct dp_rx_nbuf_frag_info nbuf_frag_info = {0};
  641. void *rxdma_ring_entry;
  642. union dp_rx_desc_list_elem_t *next;
  643. QDF_STATUS ret;
  644. void *rxdma_srng;
  645. union dp_rx_desc_list_elem_t *desc_list_append = NULL;
  646. union dp_rx_desc_list_elem_t *tail_append = NULL;
  647. union dp_rx_desc_list_elem_t *temp_list = NULL;
  648. rxdma_srng = dp_rxdma_srng->hal_srng;
  649. if (qdf_unlikely(!dp_pdev)) {
  650. dp_rx_err("%pK: pdev is null for mac_id = %d",
  651. dp_soc, mac_id);
  652. return QDF_STATUS_E_FAILURE;
  653. }
  654. if (qdf_unlikely(!rxdma_srng)) {
  655. dp_rx_debug("%pK: rxdma srng not initialized", dp_soc);
  656. DP_STATS_INC(dp_pdev, replenish.rxdma_err, num_req_buffers);
  657. return QDF_STATUS_E_FAILURE;
  658. }
  659. dp_verbose_debug("%pK: requested %d buffers for replenish",
  660. dp_soc, num_req_buffers);
  661. hal_srng_access_start(dp_soc->hal_soc, rxdma_srng);
  662. num_entries_avail = hal_srng_src_num_avail(dp_soc->hal_soc,
  663. rxdma_srng,
  664. sync_hw_ptr);
  665. dp_verbose_debug("%pK: no of available entries in rxdma ring: %d",
  666. dp_soc, num_entries_avail);
  667. if (!req_only && !(*desc_list) && (num_entries_avail >
  668. ((dp_rxdma_srng->num_entries * 3) / 4))) {
  669. num_req_buffers = num_entries_avail;
  670. DP_STATS_INC(dp_pdev, replenish.low_thresh_intrs, 1);
  671. } else if (num_entries_avail < num_req_buffers) {
  672. num_desc_to_free = num_req_buffers - num_entries_avail;
  673. num_req_buffers = num_entries_avail;
  674. } else if ((*desc_list) &&
  675. dp_rxdma_srng->num_entries - num_entries_avail <
  676. CRITICAL_BUFFER_THRESHOLD) {
  677. /* set extra buffers to CRITICAL_BUFFER_THRESHOLD only if
  678. * total buff requested after adding extra buffers is less
  679. * than or equal to num entries available, else set it to max
  680. * possible additional buffers available at that moment
  681. */
  682. extra_buffers =
  683. ((num_req_buffers + CRITICAL_BUFFER_THRESHOLD) > num_entries_avail) ?
  684. (num_entries_avail - num_req_buffers) :
  685. CRITICAL_BUFFER_THRESHOLD;
  686. /* Append some free descriptors to tail */
  687. num_alloc_desc =
  688. dp_rx_get_free_desc_list(dp_soc, mac_id,
  689. rx_desc_pool,
  690. extra_buffers,
  691. &desc_list_append,
  692. &tail_append);
  693. if (num_alloc_desc) {
  694. temp_list = *desc_list;
  695. *desc_list = desc_list_append;
  696. tail_append->next = temp_list;
  697. num_req_buffers += num_alloc_desc;
  698. DP_STATS_DEC(dp_pdev,
  699. replenish.free_list,
  700. num_alloc_desc);
  701. } else
  702. dp_err_rl("%pK: no free rx_descs in freelist", dp_soc);
  703. }
  704. if (qdf_unlikely(!num_req_buffers)) {
  705. num_desc_to_free = num_req_buffers;
  706. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  707. goto free_descs;
  708. }
  709. /*
  710. * if desc_list is NULL, allocate the descs from freelist
  711. */
  712. if (!(*desc_list)) {
  713. num_alloc_desc = dp_rx_get_free_desc_list(dp_soc, mac_id,
  714. rx_desc_pool,
  715. num_req_buffers,
  716. desc_list,
  717. tail);
  718. if (!num_alloc_desc) {
  719. dp_rx_err("%pK: no free rx_descs in freelist", dp_soc);
  720. DP_STATS_INC(dp_pdev, err.desc_alloc_fail,
  721. num_req_buffers);
  722. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  723. return QDF_STATUS_E_NOMEM;
  724. }
  725. dp_verbose_debug("%pK: %d rx desc allocated", dp_soc,
  726. num_alloc_desc);
  727. num_req_buffers = num_alloc_desc;
  728. }
  729. count = 0;
  730. while (count < num_req_buffers) {
  731. /* Flag is set while pdev rx_desc_pool initialization */
  732. if (qdf_unlikely(rx_desc_pool->rx_mon_dest_frag_enable))
  733. ret = dp_pdev_frag_alloc_and_map(dp_soc,
  734. &nbuf_frag_info,
  735. dp_pdev,
  736. rx_desc_pool);
  737. else
  738. ret = dp_pdev_nbuf_alloc_and_map_replenish(dp_soc,
  739. mac_id,
  740. num_entries_avail, &nbuf_frag_info,
  741. dp_pdev, rx_desc_pool);
  742. if (qdf_unlikely(QDF_IS_STATUS_ERROR(ret))) {
  743. if (qdf_unlikely(ret == QDF_STATUS_E_FAULT))
  744. continue;
  745. break;
  746. }
  747. count++;
  748. rxdma_ring_entry = hal_srng_src_get_next(dp_soc->hal_soc,
  749. rxdma_srng);
  750. qdf_assert_always(rxdma_ring_entry);
  751. next = (*desc_list)->next;
  752. /* Flag is set while pdev rx_desc_pool initialization */
  753. if (qdf_unlikely(rx_desc_pool->rx_mon_dest_frag_enable))
  754. dp_rx_desc_frag_prep(&((*desc_list)->rx_desc),
  755. &nbuf_frag_info);
  756. else
  757. dp_rx_desc_prep(&((*desc_list)->rx_desc),
  758. &nbuf_frag_info);
  759. /* rx_desc.in_use should be zero at this time*/
  760. qdf_assert_always((*desc_list)->rx_desc.in_use == 0);
  761. (*desc_list)->rx_desc.in_use = 1;
  762. (*desc_list)->rx_desc.in_err_state = 0;
  763. dp_rx_desc_update_dbg_info(&(*desc_list)->rx_desc,
  764. func_name, RX_DESC_REPLENISHED);
  765. dp_verbose_debug("rx_netbuf=%pK, paddr=0x%llx, cookie=%d",
  766. nbuf_frag_info.virt_addr.nbuf,
  767. (unsigned long long)(nbuf_frag_info.paddr),
  768. (*desc_list)->rx_desc.cookie);
  769. hal_rxdma_buff_addr_info_set(dp_soc->hal_soc, rxdma_ring_entry,
  770. nbuf_frag_info.paddr,
  771. (*desc_list)->rx_desc.cookie,
  772. rx_desc_pool->owner);
  773. *desc_list = next;
  774. }
  775. dp_rx_refill_ring_record_entry(dp_soc, dp_pdev->lmac_id, rxdma_srng,
  776. num_req_buffers, count);
  777. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  778. dp_rx_schedule_refill_thread(dp_soc);
  779. dp_verbose_debug("replenished buffers %d, rx desc added back to free list %u",
  780. count, num_desc_to_free);
  781. /* No need to count the number of bytes received during replenish.
  782. * Therefore set replenish.pkts.bytes as 0.
  783. */
  784. DP_STATS_INC_PKT(dp_pdev, replenish.pkts, count, 0);
  785. DP_STATS_INC(dp_pdev, replenish.free_list, num_req_buffers - count);
  786. free_descs:
  787. DP_STATS_INC(dp_pdev, buf_freelist, num_desc_to_free);
  788. /*
  789. * add any available free desc back to the free list
  790. */
  791. if (*desc_list)
  792. dp_rx_add_desc_list_to_free_list(dp_soc, desc_list, tail,
  793. mac_id, rx_desc_pool);
  794. return QDF_STATUS_SUCCESS;
  795. }
  796. qdf_export_symbol(__dp_rx_buffers_replenish);
  797. /*
  798. * dp_rx_deliver_raw() - process RAW mode pkts and hand over the
  799. * pkts to RAW mode simulation to
  800. * decapsulate the pkt.
  801. *
  802. * @vdev: vdev on which RAW mode is enabled
  803. * @nbuf_list: list of RAW pkts to process
  804. * @txrx_peer: peer object from which the pkt is rx
  805. *
  806. * Return: void
  807. */
  808. void
  809. dp_rx_deliver_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf_list,
  810. struct dp_txrx_peer *txrx_peer)
  811. {
  812. qdf_nbuf_t deliver_list_head = NULL;
  813. qdf_nbuf_t deliver_list_tail = NULL;
  814. qdf_nbuf_t nbuf;
  815. nbuf = nbuf_list;
  816. while (nbuf) {
  817. qdf_nbuf_t next = qdf_nbuf_next(nbuf);
  818. DP_RX_LIST_APPEND(deliver_list_head, deliver_list_tail, nbuf);
  819. DP_STATS_INC(vdev->pdev, rx_raw_pkts, 1);
  820. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.raw, 1,
  821. qdf_nbuf_len(nbuf));
  822. /*
  823. * reset the chfrag_start and chfrag_end bits in nbuf cb
  824. * as this is a non-amsdu pkt and RAW mode simulation expects
  825. * these bit s to be 0 for non-amsdu pkt.
  826. */
  827. if (qdf_nbuf_is_rx_chfrag_start(nbuf) &&
  828. qdf_nbuf_is_rx_chfrag_end(nbuf)) {
  829. qdf_nbuf_set_rx_chfrag_start(nbuf, 0);
  830. qdf_nbuf_set_rx_chfrag_end(nbuf, 0);
  831. }
  832. nbuf = next;
  833. }
  834. vdev->osif_rsim_rx_decap(vdev->osif_vdev, &deliver_list_head,
  835. &deliver_list_tail);
  836. vdev->osif_rx(vdev->osif_vdev, deliver_list_head);
  837. }
  838. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  839. #ifndef FEATURE_WDS
  840. void dp_rx_da_learn(struct dp_soc *soc, uint8_t *rx_tlv_hdr,
  841. struct dp_txrx_peer *ta_peer, qdf_nbuf_t nbuf)
  842. {
  843. }
  844. #endif
  845. #ifdef QCA_SUPPORT_TX_MIN_RATES_FOR_SPECIAL_FRAMES
  846. /*
  847. * dp_classify_critical_pkts() - API for marking critical packets
  848. * @soc: dp_soc context
  849. * @vdev: vdev on which packet is to be sent
  850. * @nbuf: nbuf that has to be classified
  851. *
  852. * The function parses the packet, identifies whether its a critical frame and
  853. * marks QDF_NBUF_CB_TX_EXTRA_IS_CRITICAL bit in qdf_nbuf_cb for the nbuf.
  854. * Code for marking which frames are CRITICAL is accessed via callback.
  855. * EAPOL, ARP, DHCP, DHCPv6, ICMPv6 NS/NA are the typical critical frames.
  856. *
  857. * Return: None
  858. */
  859. static
  860. void dp_classify_critical_pkts(struct dp_soc *soc, struct dp_vdev *vdev,
  861. qdf_nbuf_t nbuf)
  862. {
  863. if (vdev->tx_classify_critical_pkt_cb)
  864. vdev->tx_classify_critical_pkt_cb(vdev->osif_vdev, nbuf);
  865. }
  866. #else
  867. static inline
  868. void dp_classify_critical_pkts(struct dp_soc *soc, struct dp_vdev *vdev,
  869. qdf_nbuf_t nbuf)
  870. {
  871. }
  872. #endif
  873. #ifdef QCA_OL_TX_MULTIQ_SUPPORT
  874. static inline
  875. void dp_rx_nbuf_queue_mapping_set(qdf_nbuf_t nbuf, uint8_t ring_id)
  876. {
  877. qdf_nbuf_set_queue_mapping(nbuf, ring_id);
  878. }
  879. #else
  880. static inline
  881. void dp_rx_nbuf_queue_mapping_set(qdf_nbuf_t nbuf, uint8_t ring_id)
  882. {
  883. }
  884. #endif
  885. /*
  886. * dp_rx_intrabss_mcbc_fwd() - Does intrabss forward for mcast packets
  887. *
  888. * @soc: core txrx main context
  889. * @ta_peer : source peer entry
  890. * @rx_tlv_hdr : start address of rx tlvs
  891. * @nbuf : nbuf that has to be intrabss forwarded
  892. * @tid_stats : tid stats pointer
  893. *
  894. * Return: bool: true if it is forwarded else false
  895. */
  896. bool dp_rx_intrabss_mcbc_fwd(struct dp_soc *soc, struct dp_txrx_peer *ta_peer,
  897. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  898. struct cdp_tid_rx_stats *tid_stats)
  899. {
  900. uint16_t len;
  901. qdf_nbuf_t nbuf_copy;
  902. if (dp_rx_intrabss_eapol_drop_check(soc, ta_peer, rx_tlv_hdr,
  903. nbuf))
  904. return true;
  905. if (!dp_rx_check_ndi_mdns_fwding(ta_peer, nbuf))
  906. return false;
  907. /* If the source peer in the isolation list
  908. * then dont forward instead push to bridge stack
  909. */
  910. if (dp_get_peer_isolation(ta_peer))
  911. return false;
  912. nbuf_copy = qdf_nbuf_copy(nbuf);
  913. if (!nbuf_copy)
  914. return false;
  915. len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  916. qdf_mem_set(nbuf_copy->cb, 0x0, sizeof(nbuf_copy->cb));
  917. dp_classify_critical_pkts(soc, ta_peer->vdev, nbuf_copy);
  918. if (soc->arch_ops.dp_rx_intrabss_handle_nawds(soc, ta_peer, nbuf_copy,
  919. tid_stats))
  920. return false;
  921. if (dp_tx_send((struct cdp_soc_t *)soc,
  922. ta_peer->vdev->vdev_id, nbuf_copy)) {
  923. DP_PEER_PER_PKT_STATS_INC_PKT(ta_peer, rx.intra_bss.fail, 1,
  924. len);
  925. tid_stats->fail_cnt[INTRABSS_DROP]++;
  926. dp_rx_nbuf_free(nbuf_copy);
  927. } else {
  928. DP_PEER_PER_PKT_STATS_INC_PKT(ta_peer, rx.intra_bss.pkts, 1,
  929. len);
  930. tid_stats->intrabss_cnt++;
  931. }
  932. return false;
  933. }
  934. /*
  935. * dp_rx_intrabss_ucast_fwd() - Does intrabss forward for unicast packets
  936. *
  937. * @soc: core txrx main context
  938. * @ta_peer: source peer entry
  939. * @tx_vdev_id: VDEV ID for Intra-BSS TX
  940. * @rx_tlv_hdr: start address of rx tlvs
  941. * @nbuf: nbuf that has to be intrabss forwarded
  942. * @tid_stats: tid stats pointer
  943. *
  944. * Return: bool: true if it is forwarded else false
  945. */
  946. bool dp_rx_intrabss_ucast_fwd(struct dp_soc *soc, struct dp_txrx_peer *ta_peer,
  947. uint8_t tx_vdev_id,
  948. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  949. struct cdp_tid_rx_stats *tid_stats)
  950. {
  951. uint16_t len;
  952. len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  953. /* linearize the nbuf just before we send to
  954. * dp_tx_send()
  955. */
  956. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  957. if (qdf_nbuf_linearize(nbuf) == -ENOMEM)
  958. return false;
  959. nbuf = qdf_nbuf_unshare(nbuf);
  960. if (!nbuf) {
  961. DP_PEER_PER_PKT_STATS_INC_PKT(ta_peer,
  962. rx.intra_bss.fail,
  963. 1, len);
  964. /* return true even though the pkt is
  965. * not forwarded. Basically skb_unshare
  966. * failed and we want to continue with
  967. * next nbuf.
  968. */
  969. tid_stats->fail_cnt[INTRABSS_DROP]++;
  970. return false;
  971. }
  972. }
  973. qdf_mem_set(nbuf->cb, 0x0, sizeof(nbuf->cb));
  974. dp_classify_critical_pkts(soc, ta_peer->vdev, nbuf);
  975. if (!dp_tx_send((struct cdp_soc_t *)soc,
  976. tx_vdev_id, nbuf)) {
  977. DP_PEER_PER_PKT_STATS_INC_PKT(ta_peer, rx.intra_bss.pkts, 1,
  978. len);
  979. } else {
  980. DP_PEER_PER_PKT_STATS_INC_PKT(ta_peer, rx.intra_bss.fail, 1,
  981. len);
  982. tid_stats->fail_cnt[INTRABSS_DROP]++;
  983. return false;
  984. }
  985. return true;
  986. }
  987. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  988. #ifdef MESH_MODE_SUPPORT
  989. /**
  990. * dp_rx_fill_mesh_stats() - Fills the mesh per packet receive stats
  991. *
  992. * @vdev: DP Virtual device handle
  993. * @nbuf: Buffer pointer
  994. * @rx_tlv_hdr: start of rx tlv header
  995. * @txrx_peer: pointer to peer
  996. *
  997. * This function allocated memory for mesh receive stats and fill the
  998. * required stats. Stores the memory address in skb cb.
  999. *
  1000. * Return: void
  1001. */
  1002. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1003. uint8_t *rx_tlv_hdr,
  1004. struct dp_txrx_peer *txrx_peer)
  1005. {
  1006. struct mesh_recv_hdr_s *rx_info = NULL;
  1007. uint32_t pkt_type;
  1008. uint32_t nss;
  1009. uint32_t rate_mcs;
  1010. uint32_t bw;
  1011. uint8_t primary_chan_num;
  1012. uint32_t center_chan_freq;
  1013. struct dp_soc *soc = vdev->pdev->soc;
  1014. struct dp_peer *peer;
  1015. struct dp_peer *primary_link_peer;
  1016. struct dp_soc *link_peer_soc;
  1017. cdp_peer_stats_param_t buf = {0};
  1018. /* fill recv mesh stats */
  1019. rx_info = qdf_mem_malloc(sizeof(struct mesh_recv_hdr_s));
  1020. /* upper layers are responsible to free this memory */
  1021. if (!rx_info) {
  1022. dp_rx_err("%pK: Memory allocation failed for mesh rx stats",
  1023. vdev->pdev->soc);
  1024. DP_STATS_INC(vdev->pdev, mesh_mem_alloc, 1);
  1025. return;
  1026. }
  1027. rx_info->rs_flags = MESH_RXHDR_VER1;
  1028. if (qdf_nbuf_is_rx_chfrag_start(nbuf))
  1029. rx_info->rs_flags |= MESH_RX_FIRST_MSDU;
  1030. if (qdf_nbuf_is_rx_chfrag_end(nbuf))
  1031. rx_info->rs_flags |= MESH_RX_LAST_MSDU;
  1032. peer = dp_peer_get_ref_by_id(soc, txrx_peer->peer_id, DP_MOD_ID_MESH);
  1033. if (peer) {
  1034. if (hal_rx_tlv_get_is_decrypted(soc->hal_soc, rx_tlv_hdr)) {
  1035. rx_info->rs_flags |= MESH_RX_DECRYPTED;
  1036. rx_info->rs_keyix = hal_rx_msdu_get_keyid(soc->hal_soc,
  1037. rx_tlv_hdr);
  1038. if (vdev->osif_get_key)
  1039. vdev->osif_get_key(vdev->osif_vdev,
  1040. &rx_info->rs_decryptkey[0],
  1041. &peer->mac_addr.raw[0],
  1042. rx_info->rs_keyix);
  1043. }
  1044. dp_peer_unref_delete(peer, DP_MOD_ID_MESH);
  1045. }
  1046. primary_link_peer = dp_get_primary_link_peer_by_id(soc,
  1047. txrx_peer->peer_id,
  1048. DP_MOD_ID_MESH);
  1049. if (qdf_likely(primary_link_peer)) {
  1050. link_peer_soc = primary_link_peer->vdev->pdev->soc;
  1051. dp_monitor_peer_get_stats_param(link_peer_soc,
  1052. primary_link_peer,
  1053. cdp_peer_rx_snr, &buf);
  1054. rx_info->rs_snr = buf.rx_snr;
  1055. dp_peer_unref_delete(primary_link_peer, DP_MOD_ID_MESH);
  1056. }
  1057. rx_info->rs_rssi = rx_info->rs_snr + DP_DEFAULT_NOISEFLOOR;
  1058. soc = vdev->pdev->soc;
  1059. primary_chan_num = hal_rx_tlv_get_freq(soc->hal_soc, rx_tlv_hdr);
  1060. center_chan_freq = hal_rx_tlv_get_freq(soc->hal_soc, rx_tlv_hdr) >> 16;
  1061. if (soc->cdp_soc.ol_ops && soc->cdp_soc.ol_ops->freq_to_band) {
  1062. rx_info->rs_band = soc->cdp_soc.ol_ops->freq_to_band(
  1063. soc->ctrl_psoc,
  1064. vdev->pdev->pdev_id,
  1065. center_chan_freq);
  1066. }
  1067. rx_info->rs_channel = primary_chan_num;
  1068. pkt_type = hal_rx_tlv_get_pkt_type(soc->hal_soc, rx_tlv_hdr);
  1069. rate_mcs = hal_rx_tlv_rate_mcs_get(soc->hal_soc, rx_tlv_hdr);
  1070. bw = hal_rx_tlv_bw_get(soc->hal_soc, rx_tlv_hdr);
  1071. nss = hal_rx_msdu_start_nss_get(soc->hal_soc, rx_tlv_hdr);
  1072. rx_info->rs_ratephy1 = rate_mcs | (nss << 0x8) | (pkt_type << 16) |
  1073. (bw << 24);
  1074. qdf_nbuf_set_rx_fctx_type(nbuf, (void *)rx_info, CB_FTYPE_MESH_RX_INFO);
  1075. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_MED,
  1076. FL("Mesh rx stats: flags %x, rssi %x, chn %x, rate %x, kix %x, snr %x"),
  1077. rx_info->rs_flags,
  1078. rx_info->rs_rssi,
  1079. rx_info->rs_channel,
  1080. rx_info->rs_ratephy1,
  1081. rx_info->rs_keyix,
  1082. rx_info->rs_snr);
  1083. }
  1084. /**
  1085. * dp_rx_filter_mesh_packets() - Filters mesh unwanted packets
  1086. *
  1087. * @vdev: DP Virtual device handle
  1088. * @nbuf: Buffer pointer
  1089. * @rx_tlv_hdr: start of rx tlv header
  1090. *
  1091. * This checks if the received packet is matching any filter out
  1092. * catogery and and drop the packet if it matches.
  1093. *
  1094. * Return: status(0 indicates drop, 1 indicate to no drop)
  1095. */
  1096. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1097. uint8_t *rx_tlv_hdr)
  1098. {
  1099. union dp_align_mac_addr mac_addr;
  1100. struct dp_soc *soc = vdev->pdev->soc;
  1101. if (qdf_unlikely(vdev->mesh_rx_filter)) {
  1102. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_FROMDS)
  1103. if (hal_rx_mpdu_get_fr_ds(soc->hal_soc,
  1104. rx_tlv_hdr))
  1105. return QDF_STATUS_SUCCESS;
  1106. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_TODS)
  1107. if (hal_rx_mpdu_get_to_ds(soc->hal_soc,
  1108. rx_tlv_hdr))
  1109. return QDF_STATUS_SUCCESS;
  1110. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_NODS)
  1111. if (!hal_rx_mpdu_get_fr_ds(soc->hal_soc,
  1112. rx_tlv_hdr) &&
  1113. !hal_rx_mpdu_get_to_ds(soc->hal_soc,
  1114. rx_tlv_hdr))
  1115. return QDF_STATUS_SUCCESS;
  1116. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_RA) {
  1117. if (hal_rx_mpdu_get_addr1(soc->hal_soc,
  1118. rx_tlv_hdr,
  1119. &mac_addr.raw[0]))
  1120. return QDF_STATUS_E_FAILURE;
  1121. if (!qdf_mem_cmp(&mac_addr.raw[0],
  1122. &vdev->mac_addr.raw[0],
  1123. QDF_MAC_ADDR_SIZE))
  1124. return QDF_STATUS_SUCCESS;
  1125. }
  1126. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_TA) {
  1127. if (hal_rx_mpdu_get_addr2(soc->hal_soc,
  1128. rx_tlv_hdr,
  1129. &mac_addr.raw[0]))
  1130. return QDF_STATUS_E_FAILURE;
  1131. if (!qdf_mem_cmp(&mac_addr.raw[0],
  1132. &vdev->mac_addr.raw[0],
  1133. QDF_MAC_ADDR_SIZE))
  1134. return QDF_STATUS_SUCCESS;
  1135. }
  1136. }
  1137. return QDF_STATUS_E_FAILURE;
  1138. }
  1139. #else
  1140. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1141. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer)
  1142. {
  1143. }
  1144. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1145. uint8_t *rx_tlv_hdr)
  1146. {
  1147. return QDF_STATUS_E_FAILURE;
  1148. }
  1149. #endif
  1150. #ifdef FEATURE_NAC_RSSI
  1151. /**
  1152. * dp_rx_process_invalid_peer(): Function to pass invalid peer list to umac
  1153. * @soc: DP SOC handle
  1154. * @mpdu: mpdu for which peer is invalid
  1155. * @mac_id: mac_id which is one of 3 mac_ids(Assuming mac_id and
  1156. * pool_id has same mapping)
  1157. *
  1158. * return: integer type
  1159. */
  1160. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t mpdu,
  1161. uint8_t mac_id)
  1162. {
  1163. struct dp_invalid_peer_msg msg;
  1164. struct dp_vdev *vdev = NULL;
  1165. struct dp_pdev *pdev = NULL;
  1166. struct ieee80211_frame *wh;
  1167. qdf_nbuf_t curr_nbuf, next_nbuf;
  1168. uint8_t *rx_tlv_hdr = qdf_nbuf_data(mpdu);
  1169. uint8_t *rx_pkt_hdr = NULL;
  1170. int i = 0;
  1171. if (!HAL_IS_DECAP_FORMAT_RAW(soc->hal_soc, rx_tlv_hdr)) {
  1172. dp_rx_debug("%pK: Drop decapped frames", soc);
  1173. goto free;
  1174. }
  1175. /* In RAW packet, packet header will be part of data */
  1176. rx_pkt_hdr = rx_tlv_hdr + soc->rx_pkt_tlv_size;
  1177. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  1178. if (!DP_FRAME_IS_DATA(wh)) {
  1179. dp_rx_debug("%pK: NAWDS valid only for data frames", soc);
  1180. goto free;
  1181. }
  1182. if (qdf_nbuf_len(mpdu) < sizeof(struct ieee80211_frame)) {
  1183. dp_rx_err("%pK: Invalid nbuf length", soc);
  1184. goto free;
  1185. }
  1186. /* In DMAC case the rx_desc_pools are common across PDEVs
  1187. * so PDEV cannot be derived from the pool_id.
  1188. *
  1189. * link_id need to derived from the TLV tag word which is
  1190. * disabled by default. For now adding a WAR to get vdev
  1191. * with brute force this need to fixed with word based subscription
  1192. * support is added by enabling TLV tag word
  1193. */
  1194. if (soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  1195. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1196. pdev = soc->pdev_list[i];
  1197. if (!pdev || qdf_unlikely(pdev->is_pdev_down))
  1198. continue;
  1199. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1200. if (qdf_mem_cmp(wh->i_addr1, vdev->mac_addr.raw,
  1201. QDF_MAC_ADDR_SIZE) == 0) {
  1202. goto out;
  1203. }
  1204. }
  1205. }
  1206. } else {
  1207. pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1208. if (!pdev || qdf_unlikely(pdev->is_pdev_down)) {
  1209. dp_rx_err("%pK: PDEV %s",
  1210. soc, !pdev ? "not found" : "down");
  1211. goto free;
  1212. }
  1213. if (dp_monitor_filter_neighbour_peer(pdev, rx_pkt_hdr) ==
  1214. QDF_STATUS_SUCCESS)
  1215. return 0;
  1216. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1217. if (qdf_mem_cmp(wh->i_addr1, vdev->mac_addr.raw,
  1218. QDF_MAC_ADDR_SIZE) == 0) {
  1219. goto out;
  1220. }
  1221. }
  1222. }
  1223. if (!vdev) {
  1224. dp_rx_err("%pK: VDEV not found", soc);
  1225. goto free;
  1226. }
  1227. out:
  1228. msg.wh = wh;
  1229. qdf_nbuf_pull_head(mpdu, soc->rx_pkt_tlv_size);
  1230. msg.nbuf = mpdu;
  1231. msg.vdev_id = vdev->vdev_id;
  1232. /*
  1233. * NOTE: Only valid for HKv1.
  1234. * If smart monitor mode is enabled on RE, we are getting invalid
  1235. * peer frames with RA as STA mac of RE and the TA not matching
  1236. * with any NAC list or the the BSSID.Such frames need to dropped
  1237. * in order to avoid HM_WDS false addition.
  1238. */
  1239. if (pdev->soc->cdp_soc.ol_ops->rx_invalid_peer) {
  1240. if (dp_monitor_drop_inv_peer_pkts(vdev) == QDF_STATUS_SUCCESS) {
  1241. dp_rx_warn("%pK: Drop inv peer pkts with STA RA:%pm",
  1242. soc, wh->i_addr1);
  1243. goto free;
  1244. }
  1245. pdev->soc->cdp_soc.ol_ops->rx_invalid_peer(
  1246. (struct cdp_ctrl_objmgr_psoc *)soc->ctrl_psoc,
  1247. pdev->pdev_id, &msg);
  1248. }
  1249. free:
  1250. /* Drop and free packet */
  1251. curr_nbuf = mpdu;
  1252. while (curr_nbuf) {
  1253. next_nbuf = qdf_nbuf_next(curr_nbuf);
  1254. dp_rx_nbuf_free(curr_nbuf);
  1255. curr_nbuf = next_nbuf;
  1256. }
  1257. return 0;
  1258. }
  1259. /**
  1260. * dp_rx_process_invalid_peer_wrapper(): Function to wrap invalid peer handler
  1261. * @soc: DP SOC handle
  1262. * @mpdu: mpdu for which peer is invalid
  1263. * @mpdu_done: if an mpdu is completed
  1264. * @mac_id: mac_id which is one of 3 mac_ids(Assuming mac_id and
  1265. * pool_id has same mapping)
  1266. *
  1267. * return: integer type
  1268. */
  1269. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  1270. qdf_nbuf_t mpdu, bool mpdu_done,
  1271. uint8_t mac_id)
  1272. {
  1273. /* Only trigger the process when mpdu is completed */
  1274. if (mpdu_done)
  1275. dp_rx_process_invalid_peer(soc, mpdu, mac_id);
  1276. }
  1277. #else
  1278. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t mpdu,
  1279. uint8_t mac_id)
  1280. {
  1281. qdf_nbuf_t curr_nbuf, next_nbuf;
  1282. struct dp_pdev *pdev;
  1283. struct dp_vdev *vdev = NULL;
  1284. struct ieee80211_frame *wh;
  1285. uint8_t *rx_tlv_hdr = qdf_nbuf_data(mpdu);
  1286. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(soc->hal_soc, rx_tlv_hdr);
  1287. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  1288. if (!DP_FRAME_IS_DATA(wh)) {
  1289. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP,
  1290. "only for data frames");
  1291. goto free;
  1292. }
  1293. if (qdf_nbuf_len(mpdu) < sizeof(struct ieee80211_frame)) {
  1294. dp_rx_info_rl("%pK: Invalid nbuf length", soc);
  1295. goto free;
  1296. }
  1297. pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1298. if (!pdev) {
  1299. dp_rx_info_rl("%pK: PDEV not found", soc);
  1300. goto free;
  1301. }
  1302. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1303. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1304. if (qdf_mem_cmp(wh->i_addr1, vdev->mac_addr.raw,
  1305. QDF_MAC_ADDR_SIZE) == 0) {
  1306. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1307. goto out;
  1308. }
  1309. }
  1310. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1311. if (!vdev) {
  1312. dp_rx_info_rl("%pK: VDEV not found", soc);
  1313. goto free;
  1314. }
  1315. out:
  1316. if (soc->cdp_soc.ol_ops->rx_invalid_peer)
  1317. soc->cdp_soc.ol_ops->rx_invalid_peer(vdev->vdev_id, wh);
  1318. free:
  1319. /* Drop and free packet */
  1320. curr_nbuf = mpdu;
  1321. while (curr_nbuf) {
  1322. next_nbuf = qdf_nbuf_next(curr_nbuf);
  1323. dp_rx_nbuf_free(curr_nbuf);
  1324. curr_nbuf = next_nbuf;
  1325. }
  1326. /* Reset the head and tail pointers */
  1327. pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1328. if (pdev) {
  1329. pdev->invalid_peer_head_msdu = NULL;
  1330. pdev->invalid_peer_tail_msdu = NULL;
  1331. }
  1332. return 0;
  1333. }
  1334. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  1335. qdf_nbuf_t mpdu, bool mpdu_done,
  1336. uint8_t mac_id)
  1337. {
  1338. /* Process the nbuf */
  1339. dp_rx_process_invalid_peer(soc, mpdu, mac_id);
  1340. }
  1341. #endif
  1342. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1343. #ifdef RECEIVE_OFFLOAD
  1344. /**
  1345. * dp_rx_print_offload_info() - Print offload info from RX TLV
  1346. * @soc: dp soc handle
  1347. * @msdu: MSDU for which the offload info is to be printed
  1348. *
  1349. * Return: None
  1350. */
  1351. static void dp_rx_print_offload_info(struct dp_soc *soc,
  1352. qdf_nbuf_t msdu)
  1353. {
  1354. dp_verbose_debug("----------------------RX DESC LRO/GRO----------------------");
  1355. dp_verbose_debug("lro_eligible 0x%x",
  1356. QDF_NBUF_CB_RX_LRO_ELIGIBLE(msdu));
  1357. dp_verbose_debug("pure_ack 0x%x", QDF_NBUF_CB_RX_TCP_PURE_ACK(msdu));
  1358. dp_verbose_debug("chksum 0x%x", QDF_NBUF_CB_RX_TCP_CHKSUM(msdu));
  1359. dp_verbose_debug("TCP seq num 0x%x", QDF_NBUF_CB_RX_TCP_SEQ_NUM(msdu));
  1360. dp_verbose_debug("TCP ack num 0x%x", QDF_NBUF_CB_RX_TCP_ACK_NUM(msdu));
  1361. dp_verbose_debug("TCP window 0x%x", QDF_NBUF_CB_RX_TCP_WIN(msdu));
  1362. dp_verbose_debug("TCP protocol 0x%x", QDF_NBUF_CB_RX_TCP_PROTO(msdu));
  1363. dp_verbose_debug("TCP offset 0x%x", QDF_NBUF_CB_RX_TCP_OFFSET(msdu));
  1364. dp_verbose_debug("toeplitz 0x%x", QDF_NBUF_CB_RX_FLOW_ID(msdu));
  1365. dp_verbose_debug("---------------------------------------------------------");
  1366. }
  1367. /**
  1368. * dp_rx_fill_gro_info() - Fill GRO info from RX TLV into skb->cb
  1369. * @soc: DP SOC handle
  1370. * @rx_tlv: RX TLV received for the msdu
  1371. * @msdu: msdu for which GRO info needs to be filled
  1372. * @rx_ol_pkt_cnt: counter to be incremented for GRO eligible packets
  1373. *
  1374. * Return: None
  1375. */
  1376. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1377. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt)
  1378. {
  1379. struct hal_offload_info offload_info;
  1380. if (!wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx))
  1381. return;
  1382. if (hal_rx_tlv_get_offload_info(soc->hal_soc, rx_tlv, &offload_info))
  1383. return;
  1384. *rx_ol_pkt_cnt = *rx_ol_pkt_cnt + 1;
  1385. QDF_NBUF_CB_RX_LRO_ELIGIBLE(msdu) = offload_info.lro_eligible;
  1386. QDF_NBUF_CB_RX_TCP_PURE_ACK(msdu) = offload_info.tcp_pure_ack;
  1387. QDF_NBUF_CB_RX_TCP_CHKSUM(msdu) =
  1388. hal_rx_tlv_get_tcp_chksum(soc->hal_soc,
  1389. rx_tlv);
  1390. QDF_NBUF_CB_RX_TCP_SEQ_NUM(msdu) = offload_info.tcp_seq_num;
  1391. QDF_NBUF_CB_RX_TCP_ACK_NUM(msdu) = offload_info.tcp_ack_num;
  1392. QDF_NBUF_CB_RX_TCP_WIN(msdu) = offload_info.tcp_win;
  1393. QDF_NBUF_CB_RX_TCP_PROTO(msdu) = offload_info.tcp_proto;
  1394. QDF_NBUF_CB_RX_IPV6_PROTO(msdu) = offload_info.ipv6_proto;
  1395. QDF_NBUF_CB_RX_TCP_OFFSET(msdu) = offload_info.tcp_offset;
  1396. QDF_NBUF_CB_RX_FLOW_ID(msdu) = offload_info.flow_id;
  1397. dp_rx_print_offload_info(soc, msdu);
  1398. }
  1399. #endif /* RECEIVE_OFFLOAD */
  1400. /**
  1401. * dp_rx_adjust_nbuf_len() - set appropriate msdu length in nbuf.
  1402. *
  1403. * @soc: DP soc handle
  1404. * @nbuf: pointer to msdu.
  1405. * @mpdu_len: mpdu length
  1406. * @l3_pad_len: L3 padding length by HW
  1407. *
  1408. * Return: returns true if nbuf is last msdu of mpdu else returns false.
  1409. */
  1410. static inline bool dp_rx_adjust_nbuf_len(struct dp_soc *soc,
  1411. qdf_nbuf_t nbuf,
  1412. uint16_t *mpdu_len,
  1413. uint32_t l3_pad_len)
  1414. {
  1415. bool last_nbuf;
  1416. uint32_t pkt_hdr_size;
  1417. pkt_hdr_size = soc->rx_pkt_tlv_size + l3_pad_len;
  1418. if ((*mpdu_len + pkt_hdr_size) > RX_DATA_BUFFER_SIZE) {
  1419. qdf_nbuf_set_pktlen(nbuf, RX_DATA_BUFFER_SIZE);
  1420. last_nbuf = false;
  1421. *mpdu_len -= (RX_DATA_BUFFER_SIZE - pkt_hdr_size);
  1422. } else {
  1423. qdf_nbuf_set_pktlen(nbuf, (*mpdu_len + pkt_hdr_size));
  1424. last_nbuf = true;
  1425. *mpdu_len = 0;
  1426. }
  1427. return last_nbuf;
  1428. }
  1429. /**
  1430. * dp_get_l3_hdr_pad_len() - get L3 header padding length.
  1431. *
  1432. * @soc: DP soc handle
  1433. * @nbuf: pointer to msdu.
  1434. *
  1435. * Return: returns padding length in bytes.
  1436. */
  1437. static inline uint32_t dp_get_l3_hdr_pad_len(struct dp_soc *soc,
  1438. qdf_nbuf_t nbuf)
  1439. {
  1440. uint32_t l3_hdr_pad = 0;
  1441. uint8_t *rx_tlv_hdr;
  1442. struct hal_rx_msdu_metadata msdu_metadata;
  1443. while (nbuf) {
  1444. if (!qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  1445. /* scattered msdu end with continuation is 0 */
  1446. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  1447. hal_rx_msdu_metadata_get(soc->hal_soc,
  1448. rx_tlv_hdr,
  1449. &msdu_metadata);
  1450. l3_hdr_pad = msdu_metadata.l3_hdr_pad;
  1451. break;
  1452. }
  1453. nbuf = nbuf->next;
  1454. }
  1455. return l3_hdr_pad;
  1456. }
  1457. /**
  1458. * dp_rx_sg_create() - create a frag_list for MSDUs which are spread across
  1459. * multiple nbufs.
  1460. * @soc: DP SOC handle
  1461. * @nbuf: pointer to the first msdu of an amsdu.
  1462. *
  1463. * This function implements the creation of RX frag_list for cases
  1464. * where an MSDU is spread across multiple nbufs.
  1465. *
  1466. * Return: returns the head nbuf which contains complete frag_list.
  1467. */
  1468. qdf_nbuf_t dp_rx_sg_create(struct dp_soc *soc, qdf_nbuf_t nbuf)
  1469. {
  1470. qdf_nbuf_t parent, frag_list, next = NULL;
  1471. uint16_t frag_list_len = 0;
  1472. uint16_t mpdu_len;
  1473. bool last_nbuf;
  1474. uint32_t l3_hdr_pad_offset = 0;
  1475. /*
  1476. * Use msdu len got from REO entry descriptor instead since
  1477. * there is case the RX PKT TLV is corrupted while msdu_len
  1478. * from REO descriptor is right for non-raw RX scatter msdu.
  1479. */
  1480. mpdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  1481. /*
  1482. * this is a case where the complete msdu fits in one single nbuf.
  1483. * in this case HW sets both start and end bit and we only need to
  1484. * reset these bits for RAW mode simulator to decap the pkt
  1485. */
  1486. if (qdf_nbuf_is_rx_chfrag_start(nbuf) &&
  1487. qdf_nbuf_is_rx_chfrag_end(nbuf)) {
  1488. qdf_nbuf_set_pktlen(nbuf, mpdu_len + soc->rx_pkt_tlv_size);
  1489. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1490. return nbuf;
  1491. }
  1492. l3_hdr_pad_offset = dp_get_l3_hdr_pad_len(soc, nbuf);
  1493. /*
  1494. * This is a case where we have multiple msdus (A-MSDU) spread across
  1495. * multiple nbufs. here we create a fraglist out of these nbufs.
  1496. *
  1497. * the moment we encounter a nbuf with continuation bit set we
  1498. * know for sure we have an MSDU which is spread across multiple
  1499. * nbufs. We loop through and reap nbufs till we reach last nbuf.
  1500. */
  1501. parent = nbuf;
  1502. frag_list = nbuf->next;
  1503. nbuf = nbuf->next;
  1504. /*
  1505. * set the start bit in the first nbuf we encounter with continuation
  1506. * bit set. This has the proper mpdu length set as it is the first
  1507. * msdu of the mpdu. this becomes the parent nbuf and the subsequent
  1508. * nbufs will form the frag_list of the parent nbuf.
  1509. */
  1510. qdf_nbuf_set_rx_chfrag_start(parent, 1);
  1511. /*
  1512. * L3 header padding is only needed for the 1st buffer
  1513. * in a scattered msdu
  1514. */
  1515. last_nbuf = dp_rx_adjust_nbuf_len(soc, parent, &mpdu_len,
  1516. l3_hdr_pad_offset);
  1517. /*
  1518. * MSDU cont bit is set but reported MPDU length can fit
  1519. * in to single buffer
  1520. *
  1521. * Increment error stats and avoid SG list creation
  1522. */
  1523. if (last_nbuf) {
  1524. DP_STATS_INC(soc, rx.err.msdu_continuation_err, 1);
  1525. qdf_nbuf_pull_head(parent,
  1526. soc->rx_pkt_tlv_size + l3_hdr_pad_offset);
  1527. return parent;
  1528. }
  1529. /*
  1530. * this is where we set the length of the fragments which are
  1531. * associated to the parent nbuf. We iterate through the frag_list
  1532. * till we hit the last_nbuf of the list.
  1533. */
  1534. do {
  1535. last_nbuf = dp_rx_adjust_nbuf_len(soc, nbuf, &mpdu_len, 0);
  1536. qdf_nbuf_pull_head(nbuf,
  1537. soc->rx_pkt_tlv_size);
  1538. frag_list_len += qdf_nbuf_len(nbuf);
  1539. if (last_nbuf) {
  1540. next = nbuf->next;
  1541. nbuf->next = NULL;
  1542. break;
  1543. } else if (qdf_nbuf_is_rx_chfrag_end(nbuf)) {
  1544. dp_err("Invalid packet length\n");
  1545. qdf_assert_always(0);
  1546. }
  1547. nbuf = nbuf->next;
  1548. } while (!last_nbuf);
  1549. qdf_nbuf_set_rx_chfrag_start(nbuf, 0);
  1550. qdf_nbuf_append_ext_list(parent, frag_list, frag_list_len);
  1551. parent->next = next;
  1552. qdf_nbuf_pull_head(parent,
  1553. soc->rx_pkt_tlv_size + l3_hdr_pad_offset);
  1554. return parent;
  1555. }
  1556. #ifdef DP_RX_SG_FRAME_SUPPORT
  1557. /**
  1558. * dp_rx_is_sg_supported() - SG packets processing supported or not.
  1559. *
  1560. * Return: returns true when processing is supported else false.
  1561. */
  1562. bool dp_rx_is_sg_supported(void)
  1563. {
  1564. return true;
  1565. }
  1566. #else
  1567. bool dp_rx_is_sg_supported(void)
  1568. {
  1569. return false;
  1570. }
  1571. #endif
  1572. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1573. #ifdef QCA_PEER_EXT_STATS
  1574. /*
  1575. * dp_rx_compute_tid_delay - Computer per TID delay stats
  1576. * @peer: DP soc context
  1577. * @nbuf: NBuffer
  1578. *
  1579. * Return: Void
  1580. */
  1581. void dp_rx_compute_tid_delay(struct cdp_delay_tid_stats *stats,
  1582. qdf_nbuf_t nbuf)
  1583. {
  1584. struct cdp_delay_rx_stats *rx_delay = &stats->rx_delay;
  1585. uint32_t to_stack = qdf_nbuf_get_timedelta_ms(nbuf);
  1586. dp_hist_update_stats(&rx_delay->to_stack_delay, to_stack);
  1587. }
  1588. #endif /* QCA_PEER_EXT_STATS */
  1589. /**
  1590. * dp_rx_compute_delay() - Compute and fill in all timestamps
  1591. * to pass in correct fields
  1592. *
  1593. * @vdev: pdev handle
  1594. * @tx_desc: tx descriptor
  1595. * @tid: tid value
  1596. * Return: none
  1597. */
  1598. void dp_rx_compute_delay(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  1599. {
  1600. uint8_t ring_id = QDF_NBUF_CB_RX_CTX_ID(nbuf);
  1601. int64_t current_ts = qdf_ktime_to_ms(qdf_ktime_get());
  1602. uint32_t to_stack = qdf_nbuf_get_timedelta_ms(nbuf);
  1603. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  1604. uint32_t interframe_delay =
  1605. (uint32_t)(current_ts - vdev->prev_rx_deliver_tstamp);
  1606. struct cdp_tid_rx_stats *rstats =
  1607. &vdev->pdev->stats.tid_stats.tid_rx_stats[ring_id][tid];
  1608. dp_update_delay_stats(NULL, rstats, to_stack, tid,
  1609. CDP_DELAY_STATS_REAP_STACK, ring_id, false);
  1610. /*
  1611. * Update interframe delay stats calculated at deliver_data_ol point.
  1612. * Value of vdev->prev_rx_deliver_tstamp will be 0 for 1st frame, so
  1613. * interframe delay will not be calculate correctly for 1st frame.
  1614. * On the other side, this will help in avoiding extra per packet check
  1615. * of vdev->prev_rx_deliver_tstamp.
  1616. */
  1617. dp_update_delay_stats(NULL, rstats, interframe_delay, tid,
  1618. CDP_DELAY_STATS_RX_INTERFRAME, ring_id, false);
  1619. vdev->prev_rx_deliver_tstamp = current_ts;
  1620. }
  1621. /**
  1622. * dp_rx_drop_nbuf_list() - drop an nbuf list
  1623. * @pdev: dp pdev reference
  1624. * @buf_list: buffer list to be dropepd
  1625. *
  1626. * Return: int (number of bufs dropped)
  1627. */
  1628. static inline int dp_rx_drop_nbuf_list(struct dp_pdev *pdev,
  1629. qdf_nbuf_t buf_list)
  1630. {
  1631. struct cdp_tid_rx_stats *stats = NULL;
  1632. uint8_t tid = 0, ring_id = 0;
  1633. int num_dropped = 0;
  1634. qdf_nbuf_t buf, next_buf;
  1635. buf = buf_list;
  1636. while (buf) {
  1637. ring_id = QDF_NBUF_CB_RX_CTX_ID(buf);
  1638. next_buf = qdf_nbuf_queue_next(buf);
  1639. tid = qdf_nbuf_get_tid_val(buf);
  1640. if (qdf_likely(pdev)) {
  1641. stats = &pdev->stats.tid_stats.tid_rx_stats[ring_id][tid];
  1642. stats->fail_cnt[INVALID_PEER_VDEV]++;
  1643. stats->delivered_to_stack--;
  1644. }
  1645. dp_rx_nbuf_free(buf);
  1646. buf = next_buf;
  1647. num_dropped++;
  1648. }
  1649. return num_dropped;
  1650. }
  1651. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1652. /**
  1653. * dp_rx_deliver_to_stack_ext() - Deliver to netdev per sta
  1654. * @soc: core txrx main context
  1655. * @vdev: vdev
  1656. * @txrx_peer: txrx peer
  1657. * @nbuf_head: skb list head
  1658. *
  1659. * Return: true if packet is delivered to netdev per STA.
  1660. */
  1661. static inline bool
  1662. dp_rx_deliver_to_stack_ext(struct dp_soc *soc, struct dp_vdev *vdev,
  1663. struct dp_txrx_peer *txrx_peer, qdf_nbuf_t nbuf_head)
  1664. {
  1665. /*
  1666. * When extended WDS is disabled, frames are sent to AP netdevice.
  1667. */
  1668. if (qdf_likely(!vdev->wds_ext_enabled))
  1669. return false;
  1670. /*
  1671. * There can be 2 cases:
  1672. * 1. Send frame to parent netdev if its not for netdev per STA
  1673. * 2. If frame is meant for netdev per STA:
  1674. * a. Send frame to appropriate netdev using registered fp.
  1675. * b. If fp is NULL, drop the frames.
  1676. */
  1677. if (!txrx_peer->wds_ext.init)
  1678. return false;
  1679. if (txrx_peer->osif_rx)
  1680. txrx_peer->osif_rx(txrx_peer->wds_ext.osif_peer, nbuf_head);
  1681. else
  1682. dp_rx_drop_nbuf_list(vdev->pdev, nbuf_head);
  1683. return true;
  1684. }
  1685. #else
  1686. static inline bool
  1687. dp_rx_deliver_to_stack_ext(struct dp_soc *soc, struct dp_vdev *vdev,
  1688. struct dp_txrx_peer *txrx_peer, qdf_nbuf_t nbuf_head)
  1689. {
  1690. return false;
  1691. }
  1692. #endif
  1693. #ifdef PEER_CACHE_RX_PKTS
  1694. /**
  1695. * dp_rx_flush_rx_cached() - flush cached rx frames
  1696. * @peer: peer
  1697. * @drop: flag to drop frames or forward to net stack
  1698. *
  1699. * Return: None
  1700. */
  1701. void dp_rx_flush_rx_cached(struct dp_peer *peer, bool drop)
  1702. {
  1703. struct dp_peer_cached_bufq *bufqi;
  1704. struct dp_rx_cached_buf *cache_buf = NULL;
  1705. ol_txrx_rx_fp data_rx = NULL;
  1706. int num_buff_elem;
  1707. QDF_STATUS status;
  1708. /*
  1709. * Flush dp cached frames only for mld peers and legacy peers, as
  1710. * link peers don't store cached frames
  1711. */
  1712. if (IS_MLO_DP_LINK_PEER(peer))
  1713. return;
  1714. if (!peer->txrx_peer) {
  1715. dp_err("txrx_peer NULL!! peer mac_addr("QDF_MAC_ADDR_FMT")",
  1716. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  1717. return;
  1718. }
  1719. if (qdf_atomic_inc_return(&peer->txrx_peer->flush_in_progress) > 1) {
  1720. qdf_atomic_dec(&peer->txrx_peer->flush_in_progress);
  1721. return;
  1722. }
  1723. qdf_spin_lock_bh(&peer->peer_info_lock);
  1724. if (peer->state >= OL_TXRX_PEER_STATE_CONN && peer->vdev->osif_rx)
  1725. data_rx = peer->vdev->osif_rx;
  1726. else
  1727. drop = true;
  1728. qdf_spin_unlock_bh(&peer->peer_info_lock);
  1729. bufqi = &peer->txrx_peer->bufq_info;
  1730. qdf_spin_lock_bh(&bufqi->bufq_lock);
  1731. qdf_list_remove_front(&bufqi->cached_bufq,
  1732. (qdf_list_node_t **)&cache_buf);
  1733. while (cache_buf) {
  1734. num_buff_elem = QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(
  1735. cache_buf->buf);
  1736. bufqi->entries -= num_buff_elem;
  1737. qdf_spin_unlock_bh(&bufqi->bufq_lock);
  1738. if (drop) {
  1739. bufqi->dropped = dp_rx_drop_nbuf_list(peer->vdev->pdev,
  1740. cache_buf->buf);
  1741. } else {
  1742. /* Flush the cached frames to OSIF DEV */
  1743. status = data_rx(peer->vdev->osif_vdev, cache_buf->buf);
  1744. if (status != QDF_STATUS_SUCCESS)
  1745. bufqi->dropped = dp_rx_drop_nbuf_list(
  1746. peer->vdev->pdev,
  1747. cache_buf->buf);
  1748. }
  1749. qdf_mem_free(cache_buf);
  1750. cache_buf = NULL;
  1751. qdf_spin_lock_bh(&bufqi->bufq_lock);
  1752. qdf_list_remove_front(&bufqi->cached_bufq,
  1753. (qdf_list_node_t **)&cache_buf);
  1754. }
  1755. qdf_spin_unlock_bh(&bufqi->bufq_lock);
  1756. qdf_atomic_dec(&peer->txrx_peer->flush_in_progress);
  1757. }
  1758. /**
  1759. * dp_rx_enqueue_rx() - cache rx frames
  1760. * @peer: peer
  1761. * @txrx_peer: DP txrx_peer
  1762. * @rx_buf_list: cache buffer list
  1763. *
  1764. * Return: None
  1765. */
  1766. static QDF_STATUS
  1767. dp_rx_enqueue_rx(struct dp_peer *peer,
  1768. struct dp_txrx_peer *txrx_peer,
  1769. qdf_nbuf_t rx_buf_list)
  1770. {
  1771. struct dp_rx_cached_buf *cache_buf;
  1772. struct dp_peer_cached_bufq *bufqi = &txrx_peer->bufq_info;
  1773. int num_buff_elem;
  1774. QDF_STATUS ret = QDF_STATUS_SUCCESS;
  1775. struct dp_soc *soc = txrx_peer->vdev->pdev->soc;
  1776. struct dp_peer *ta_peer = NULL;
  1777. /*
  1778. * If peer id is invalid which likely peer map has not completed,
  1779. * then need caller provide dp_peer pointer, else it's ok to use
  1780. * txrx_peer->peer_id to get dp_peer.
  1781. */
  1782. if (peer) {
  1783. if (QDF_STATUS_SUCCESS ==
  1784. dp_peer_get_ref(soc, peer, DP_MOD_ID_RX))
  1785. ta_peer = peer;
  1786. } else {
  1787. ta_peer = dp_peer_get_ref_by_id(soc, txrx_peer->peer_id,
  1788. DP_MOD_ID_RX);
  1789. }
  1790. if (!ta_peer) {
  1791. bufqi->dropped = dp_rx_drop_nbuf_list(txrx_peer->vdev->pdev,
  1792. rx_buf_list);
  1793. return QDF_STATUS_E_INVAL;
  1794. }
  1795. dp_debug_rl("bufq->curr %d bufq->drops %d", bufqi->entries,
  1796. bufqi->dropped);
  1797. if (!ta_peer->valid) {
  1798. bufqi->dropped = dp_rx_drop_nbuf_list(txrx_peer->vdev->pdev,
  1799. rx_buf_list);
  1800. ret = QDF_STATUS_E_INVAL;
  1801. goto fail;
  1802. }
  1803. qdf_spin_lock_bh(&bufqi->bufq_lock);
  1804. if (bufqi->entries >= bufqi->thresh) {
  1805. bufqi->dropped = dp_rx_drop_nbuf_list(txrx_peer->vdev->pdev,
  1806. rx_buf_list);
  1807. qdf_spin_unlock_bh(&bufqi->bufq_lock);
  1808. ret = QDF_STATUS_E_RESOURCES;
  1809. goto fail;
  1810. }
  1811. qdf_spin_unlock_bh(&bufqi->bufq_lock);
  1812. num_buff_elem = QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(rx_buf_list);
  1813. cache_buf = qdf_mem_malloc_atomic(sizeof(*cache_buf));
  1814. if (!cache_buf) {
  1815. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1816. "Failed to allocate buf to cache rx frames");
  1817. bufqi->dropped = dp_rx_drop_nbuf_list(txrx_peer->vdev->pdev,
  1818. rx_buf_list);
  1819. ret = QDF_STATUS_E_NOMEM;
  1820. goto fail;
  1821. }
  1822. cache_buf->buf = rx_buf_list;
  1823. qdf_spin_lock_bh(&bufqi->bufq_lock);
  1824. qdf_list_insert_back(&bufqi->cached_bufq,
  1825. &cache_buf->node);
  1826. bufqi->entries += num_buff_elem;
  1827. qdf_spin_unlock_bh(&bufqi->bufq_lock);
  1828. fail:
  1829. dp_peer_unref_delete(ta_peer, DP_MOD_ID_RX);
  1830. return ret;
  1831. }
  1832. static inline
  1833. bool dp_rx_is_peer_cache_bufq_supported(void)
  1834. {
  1835. return true;
  1836. }
  1837. #else
  1838. static inline
  1839. bool dp_rx_is_peer_cache_bufq_supported(void)
  1840. {
  1841. return false;
  1842. }
  1843. static inline QDF_STATUS
  1844. dp_rx_enqueue_rx(struct dp_peer *peer,
  1845. struct dp_txrx_peer *txrx_peer,
  1846. qdf_nbuf_t rx_buf_list)
  1847. {
  1848. return QDF_STATUS_SUCCESS;
  1849. }
  1850. #endif
  1851. #ifndef DELIVERY_TO_STACK_STATUS_CHECK
  1852. /**
  1853. * dp_rx_check_delivery_to_stack() - Deliver pkts to network
  1854. * using the appropriate call back functions.
  1855. * @soc: soc
  1856. * @vdev: vdev
  1857. * @peer: peer
  1858. * @nbuf_head: skb list head
  1859. * @nbuf_tail: skb list tail
  1860. *
  1861. * Return: None
  1862. */
  1863. static void dp_rx_check_delivery_to_stack(struct dp_soc *soc,
  1864. struct dp_vdev *vdev,
  1865. struct dp_txrx_peer *txrx_peer,
  1866. qdf_nbuf_t nbuf_head)
  1867. {
  1868. if (qdf_unlikely(dp_rx_deliver_to_stack_ext(soc, vdev,
  1869. txrx_peer, nbuf_head)))
  1870. return;
  1871. /* Function pointer initialized only when FISA is enabled */
  1872. if (vdev->osif_fisa_rx)
  1873. /* on failure send it via regular path */
  1874. vdev->osif_fisa_rx(soc, vdev, nbuf_head);
  1875. else
  1876. vdev->osif_rx(vdev->osif_vdev, nbuf_head);
  1877. }
  1878. #else
  1879. /**
  1880. * dp_rx_check_delivery_to_stack() - Deliver pkts to network
  1881. * using the appropriate call back functions.
  1882. * @soc: soc
  1883. * @vdev: vdev
  1884. * @txrx_peer: txrx peer
  1885. * @nbuf_head: skb list head
  1886. * @nbuf_tail: skb list tail
  1887. *
  1888. * Check the return status of the call back function and drop
  1889. * the packets if the return status indicates a failure.
  1890. *
  1891. * Return: None
  1892. */
  1893. static void dp_rx_check_delivery_to_stack(struct dp_soc *soc,
  1894. struct dp_vdev *vdev,
  1895. struct dp_txrx_peer *txrx_peer,
  1896. qdf_nbuf_t nbuf_head)
  1897. {
  1898. int num_nbuf = 0;
  1899. QDF_STATUS ret_val = QDF_STATUS_E_FAILURE;
  1900. /* Function pointer initialized only when FISA is enabled */
  1901. if (vdev->osif_fisa_rx)
  1902. /* on failure send it via regular path */
  1903. ret_val = vdev->osif_fisa_rx(soc, vdev, nbuf_head);
  1904. else if (vdev->osif_rx)
  1905. ret_val = vdev->osif_rx(vdev->osif_vdev, nbuf_head);
  1906. if (!QDF_IS_STATUS_SUCCESS(ret_val)) {
  1907. num_nbuf = dp_rx_drop_nbuf_list(vdev->pdev, nbuf_head);
  1908. DP_STATS_INC(soc, rx.err.rejected, num_nbuf);
  1909. if (txrx_peer)
  1910. DP_PEER_STATS_FLAT_DEC(txrx_peer, to_stack.num,
  1911. num_nbuf);
  1912. }
  1913. }
  1914. #endif /* ifdef DELIVERY_TO_STACK_STATUS_CHECK */
  1915. /*
  1916. * dp_rx_validate_rx_callbacks() - validate rx callbacks
  1917. * @soc DP soc
  1918. * @vdev: DP vdev handle
  1919. * @txrx_peer: pointer to the txrx peer object
  1920. * nbuf_head: skb list head
  1921. *
  1922. * Return: QDF_STATUS - QDF_STATUS_SUCCESS
  1923. * QDF_STATUS_E_FAILURE
  1924. */
  1925. static inline QDF_STATUS
  1926. dp_rx_validate_rx_callbacks(struct dp_soc *soc,
  1927. struct dp_vdev *vdev,
  1928. struct dp_txrx_peer *txrx_peer,
  1929. qdf_nbuf_t nbuf_head)
  1930. {
  1931. int num_nbuf;
  1932. if (qdf_unlikely(!vdev || vdev->delete.pending)) {
  1933. num_nbuf = dp_rx_drop_nbuf_list(NULL, nbuf_head);
  1934. /*
  1935. * This is a special case where vdev is invalid,
  1936. * so we cannot know the pdev to which this packet
  1937. * belonged. Hence we update the soc rx error stats.
  1938. */
  1939. DP_STATS_INC(soc, rx.err.invalid_vdev, num_nbuf);
  1940. return QDF_STATUS_E_FAILURE;
  1941. }
  1942. /*
  1943. * highly unlikely to have a vdev without a registered rx
  1944. * callback function. if so let us free the nbuf_list.
  1945. */
  1946. if (qdf_unlikely(!vdev->osif_rx)) {
  1947. if (txrx_peer && dp_rx_is_peer_cache_bufq_supported()) {
  1948. dp_rx_enqueue_rx(NULL, txrx_peer, nbuf_head);
  1949. } else {
  1950. num_nbuf = dp_rx_drop_nbuf_list(vdev->pdev,
  1951. nbuf_head);
  1952. DP_PEER_TO_STACK_DECC(txrx_peer, num_nbuf,
  1953. vdev->pdev->enhanced_stats_en);
  1954. }
  1955. return QDF_STATUS_E_FAILURE;
  1956. }
  1957. return QDF_STATUS_SUCCESS;
  1958. }
  1959. QDF_STATUS dp_rx_deliver_to_stack(struct dp_soc *soc,
  1960. struct dp_vdev *vdev,
  1961. struct dp_txrx_peer *txrx_peer,
  1962. qdf_nbuf_t nbuf_head,
  1963. qdf_nbuf_t nbuf_tail)
  1964. {
  1965. if (dp_rx_validate_rx_callbacks(soc, vdev, txrx_peer, nbuf_head) !=
  1966. QDF_STATUS_SUCCESS)
  1967. return QDF_STATUS_E_FAILURE;
  1968. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw) ||
  1969. (vdev->rx_decap_type == htt_cmn_pkt_type_native_wifi)) {
  1970. vdev->osif_rsim_rx_decap(vdev->osif_vdev, &nbuf_head,
  1971. &nbuf_tail);
  1972. }
  1973. dp_rx_check_delivery_to_stack(soc, vdev, txrx_peer, nbuf_head);
  1974. return QDF_STATUS_SUCCESS;
  1975. }
  1976. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  1977. QDF_STATUS dp_rx_eapol_deliver_to_stack(struct dp_soc *soc,
  1978. struct dp_vdev *vdev,
  1979. struct dp_txrx_peer *txrx_peer,
  1980. qdf_nbuf_t nbuf_head,
  1981. qdf_nbuf_t nbuf_tail)
  1982. {
  1983. if (dp_rx_validate_rx_callbacks(soc, vdev, txrx_peer, nbuf_head) !=
  1984. QDF_STATUS_SUCCESS)
  1985. return QDF_STATUS_E_FAILURE;
  1986. vdev->osif_rx_eapol(vdev->osif_vdev, nbuf_head);
  1987. return QDF_STATUS_SUCCESS;
  1988. }
  1989. #endif
  1990. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1991. #ifdef VDEV_PEER_PROTOCOL_COUNT
  1992. #define dp_rx_msdu_stats_update_prot_cnts(vdev_hdl, nbuf, txrx_peer) \
  1993. { \
  1994. qdf_nbuf_t nbuf_local; \
  1995. struct dp_txrx_peer *txrx_peer_local; \
  1996. struct dp_vdev *vdev_local = vdev_hdl; \
  1997. do { \
  1998. if (qdf_likely(!((vdev_local)->peer_protocol_count_track))) \
  1999. break; \
  2000. nbuf_local = nbuf; \
  2001. txrx_peer_local = txrx_peer; \
  2002. if (qdf_unlikely(qdf_nbuf_is_frag((nbuf_local)))) \
  2003. break; \
  2004. else if (qdf_unlikely(qdf_nbuf_is_raw_frame((nbuf_local)))) \
  2005. break; \
  2006. dp_vdev_peer_stats_update_protocol_cnt((vdev_local), \
  2007. (nbuf_local), \
  2008. (txrx_peer_local), 0, 1); \
  2009. } while (0); \
  2010. }
  2011. #else
  2012. #define dp_rx_msdu_stats_update_prot_cnts(vdev_hdl, nbuf, txrx_peer)
  2013. #endif
  2014. #ifdef FEATURE_RX_LINKSPEED_ROAM_TRIGGER
  2015. /**
  2016. * dp_rx_rates_stats_update() - update rate stats
  2017. * from rx msdu.
  2018. * @soc: datapath soc handle
  2019. * @nbuf: received msdu buffer
  2020. * @rx_tlv_hdr: rx tlv header
  2021. * @txrx_peer: datapath txrx_peer handle
  2022. * @sgi: Short Guard Interval
  2023. * @mcs: Modulation and Coding Set
  2024. * @nss: Number of Spatial Streams
  2025. * @bw: BandWidth
  2026. * @pkt_type: Corresponds to preamble
  2027. *
  2028. * To be precisely record rates, following factors are considered:
  2029. * Exclude specific frames, ARP, DHCP, ssdp, etc.
  2030. * Make sure to affect rx throughput as least as possible.
  2031. *
  2032. * Return: void
  2033. */
  2034. static void
  2035. dp_rx_rates_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  2036. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *txrx_peer,
  2037. uint32_t sgi, uint32_t mcs,
  2038. uint32_t nss, uint32_t bw, uint32_t pkt_type)
  2039. {
  2040. uint32_t rix;
  2041. uint16_t ratecode;
  2042. uint32_t avg_rx_rate;
  2043. uint32_t ratekbps;
  2044. enum cdp_punctured_modes punc_mode = NO_PUNCTURE;
  2045. if (soc->high_throughput ||
  2046. dp_rx_data_is_specific(soc->hal_soc, rx_tlv_hdr, nbuf)) {
  2047. return;
  2048. }
  2049. DP_PEER_EXTD_STATS_UPD(txrx_peer, rx.rx_rate, mcs);
  2050. /* In 11b mode, the nss we get from tlv is 0, invalid and should be 1 */
  2051. if (qdf_unlikely(pkt_type == DOT11_B))
  2052. nss = 1;
  2053. /* here pkt_type corresponds to preamble */
  2054. ratekbps = dp_getrateindex(sgi,
  2055. mcs,
  2056. nss - 1,
  2057. pkt_type,
  2058. bw,
  2059. punc_mode,
  2060. &rix,
  2061. &ratecode);
  2062. DP_PEER_EXTD_STATS_UPD(txrx_peer, rx.last_rx_rate, ratekbps);
  2063. avg_rx_rate =
  2064. dp_ath_rate_lpf(txrx_peer->stats.extd_stats.rx.avg_rx_rate,
  2065. ratekbps);
  2066. DP_PEER_EXTD_STATS_UPD(txrx_peer, rx.avg_rx_rate, avg_rx_rate);
  2067. DP_PEER_EXTD_STATS_UPD(txrx_peer, rx.nss_info, nss);
  2068. DP_PEER_EXTD_STATS_UPD(txrx_peer, rx.mcs_info, mcs);
  2069. DP_PEER_EXTD_STATS_UPD(txrx_peer, rx.bw_info, bw);
  2070. DP_PEER_EXTD_STATS_UPD(txrx_peer, rx.gi_info, sgi);
  2071. DP_PEER_EXTD_STATS_UPD(txrx_peer, rx.preamble_info, pkt_type);
  2072. }
  2073. #else
  2074. static inline void
  2075. dp_rx_rates_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  2076. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *txrx_peer,
  2077. uint32_t sgi, uint32_t mcs,
  2078. uint32_t nss, uint32_t bw, uint32_t pkt_type)
  2079. {
  2080. }
  2081. #endif /* FEATURE_RX_LINKSPEED_ROAM_TRIGGER */
  2082. #ifndef QCA_ENHANCED_STATS_SUPPORT
  2083. /**
  2084. * dp_rx_msdu_extd_stats_update(): Update Rx extended path stats for peer
  2085. *
  2086. * @soc: datapath soc handle
  2087. * @nbuf: received msdu buffer
  2088. * @rx_tlv_hdr: rx tlv header
  2089. * @txrx_peer: datapath txrx_peer handle
  2090. *
  2091. * Return: void
  2092. */
  2093. static inline
  2094. void dp_rx_msdu_extd_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  2095. uint8_t *rx_tlv_hdr,
  2096. struct dp_txrx_peer *txrx_peer)
  2097. {
  2098. bool is_ampdu;
  2099. uint32_t sgi, mcs, tid, nss, bw, reception_type, pkt_type;
  2100. uint8_t dst_mcs_idx;
  2101. /*
  2102. * TODO - For KIWI this field is present in ring_desc
  2103. * Try to use ring desc instead of tlv.
  2104. */
  2105. is_ampdu = hal_rx_mpdu_info_ampdu_flag_get(soc->hal_soc, rx_tlv_hdr);
  2106. DP_PEER_EXTD_STATS_INCC(txrx_peer, rx.ampdu_cnt, 1, is_ampdu);
  2107. DP_PEER_EXTD_STATS_INCC(txrx_peer, rx.non_ampdu_cnt, 1, !(is_ampdu));
  2108. sgi = hal_rx_tlv_sgi_get(soc->hal_soc, rx_tlv_hdr);
  2109. mcs = hal_rx_tlv_rate_mcs_get(soc->hal_soc, rx_tlv_hdr);
  2110. tid = qdf_nbuf_get_tid_val(nbuf);
  2111. bw = hal_rx_tlv_bw_get(soc->hal_soc, rx_tlv_hdr);
  2112. reception_type = hal_rx_msdu_start_reception_type_get(soc->hal_soc,
  2113. rx_tlv_hdr);
  2114. nss = hal_rx_msdu_start_nss_get(soc->hal_soc, rx_tlv_hdr);
  2115. pkt_type = hal_rx_tlv_get_pkt_type(soc->hal_soc, rx_tlv_hdr);
  2116. /* do HW to SW pkt type conversion */
  2117. pkt_type = (pkt_type >= HAL_DOT11_MAX ? DOT11_MAX :
  2118. hal_2_dp_pkt_type_map[pkt_type]);
  2119. DP_PEER_EXTD_STATS_INCC(txrx_peer, rx.rx_mpdu_cnt[mcs], 1,
  2120. ((mcs < MAX_MCS) && QDF_NBUF_CB_RX_CHFRAG_START(nbuf)));
  2121. DP_PEER_EXTD_STATS_INCC(txrx_peer, rx.rx_mpdu_cnt[MAX_MCS - 1], 1,
  2122. ((mcs >= MAX_MCS) && QDF_NBUF_CB_RX_CHFRAG_START(nbuf)));
  2123. DP_PEER_EXTD_STATS_INC(txrx_peer, rx.bw[bw], 1);
  2124. /*
  2125. * only if nss > 0 and pkt_type is 11N/AC/AX,
  2126. * then increase index [nss - 1] in array counter.
  2127. */
  2128. if (nss > 0 && CDP_IS_PKT_TYPE_SUPPORT_NSS(pkt_type))
  2129. DP_PEER_EXTD_STATS_INC(txrx_peer, rx.nss[nss - 1], 1);
  2130. DP_PEER_EXTD_STATS_INC(txrx_peer, rx.sgi_count[sgi], 1);
  2131. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, rx.err.mic_err, 1,
  2132. hal_rx_tlv_mic_err_get(soc->hal_soc,
  2133. rx_tlv_hdr));
  2134. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, rx.err.decrypt_err, 1,
  2135. hal_rx_tlv_decrypt_err_get(soc->hal_soc,
  2136. rx_tlv_hdr));
  2137. DP_PEER_EXTD_STATS_INC(txrx_peer, rx.wme_ac_type[TID_TO_WME_AC(tid)], 1);
  2138. DP_PEER_EXTD_STATS_INC(txrx_peer, rx.reception_type[reception_type], 1);
  2139. dst_mcs_idx = dp_get_mcs_array_index_by_pkt_type_mcs(pkt_type, mcs);
  2140. if (MCS_INVALID_ARRAY_INDEX != dst_mcs_idx)
  2141. DP_PEER_EXTD_STATS_INC(txrx_peer,
  2142. rx.pkt_type[pkt_type].mcs_count[dst_mcs_idx],
  2143. 1);
  2144. dp_rx_rates_stats_update(soc, nbuf, rx_tlv_hdr, txrx_peer,
  2145. sgi, mcs, nss, bw, pkt_type);
  2146. }
  2147. #else
  2148. static inline
  2149. void dp_rx_msdu_extd_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  2150. uint8_t *rx_tlv_hdr,
  2151. struct dp_txrx_peer *txrx_peer)
  2152. {
  2153. }
  2154. #endif
  2155. #if defined(DP_PKT_STATS_PER_LMAC) && defined(WLAN_FEATURE_11BE_MLO)
  2156. static inline void
  2157. dp_peer_update_rx_pkt_per_lmac(struct dp_txrx_peer *txrx_peer,
  2158. qdf_nbuf_t nbuf)
  2159. {
  2160. uint8_t lmac_id = qdf_nbuf_get_lmac_id(nbuf);
  2161. if (qdf_unlikely(lmac_id >= CDP_MAX_LMACS)) {
  2162. dp_err_rl("Invalid lmac_id: %u vdev_id: %u",
  2163. lmac_id, QDF_NBUF_CB_RX_VDEV_ID(nbuf));
  2164. if (qdf_likely(txrx_peer))
  2165. dp_err_rl("peer_id: %u", txrx_peer->peer_id);
  2166. return;
  2167. }
  2168. /* only count stats per lmac for MLO connection*/
  2169. DP_PEER_PER_PKT_STATS_INCC_PKT(txrx_peer, rx.rx_lmac[lmac_id], 1,
  2170. QDF_NBUF_CB_RX_PKT_LEN(nbuf),
  2171. txrx_peer->mld_peer);
  2172. }
  2173. #else
  2174. static inline void
  2175. dp_peer_update_rx_pkt_per_lmac(struct dp_txrx_peer *txrx_peer,
  2176. qdf_nbuf_t nbuf)
  2177. {
  2178. }
  2179. #endif
  2180. /**
  2181. * dp_rx_msdu_stats_update() - update per msdu stats.
  2182. * @soc: core txrx main context
  2183. * @nbuf: pointer to the first msdu of an amsdu.
  2184. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  2185. * @txrx_peer: pointer to the txrx peer object.
  2186. * @ring_id: reo dest ring number on which pkt is reaped.
  2187. * @tid_stats: per tid rx stats.
  2188. *
  2189. * update all the per msdu stats for that nbuf.
  2190. * Return: void
  2191. */
  2192. void dp_rx_msdu_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  2193. uint8_t *rx_tlv_hdr,
  2194. struct dp_txrx_peer *txrx_peer,
  2195. uint8_t ring_id,
  2196. struct cdp_tid_rx_stats *tid_stats)
  2197. {
  2198. bool is_not_amsdu;
  2199. struct dp_vdev *vdev = txrx_peer->vdev;
  2200. bool enh_flag;
  2201. qdf_ether_header_t *eh;
  2202. uint16_t msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  2203. dp_rx_msdu_stats_update_prot_cnts(vdev, nbuf, txrx_peer);
  2204. is_not_amsdu = qdf_nbuf_is_rx_chfrag_start(nbuf) &
  2205. qdf_nbuf_is_rx_chfrag_end(nbuf);
  2206. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.rcvd_reo[ring_id], 1,
  2207. msdu_len);
  2208. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, rx.non_amsdu_cnt, 1,
  2209. is_not_amsdu);
  2210. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, rx.amsdu_cnt, 1, !is_not_amsdu);
  2211. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, rx.rx_retries, 1,
  2212. qdf_nbuf_is_rx_retry_flag(nbuf));
  2213. dp_peer_update_rx_pkt_per_lmac(txrx_peer, nbuf);
  2214. tid_stats->msdu_cnt++;
  2215. if (qdf_unlikely(qdf_nbuf_is_da_mcbc(nbuf) &&
  2216. (vdev->rx_decap_type == htt_cmn_pkt_type_ethernet))) {
  2217. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  2218. enh_flag = vdev->pdev->enhanced_stats_en;
  2219. DP_PEER_MC_INCC_PKT(txrx_peer, 1, msdu_len, enh_flag);
  2220. tid_stats->mcast_msdu_cnt++;
  2221. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost)) {
  2222. DP_PEER_BC_INCC_PKT(txrx_peer, 1, msdu_len, enh_flag);
  2223. tid_stats->bcast_msdu_cnt++;
  2224. }
  2225. }
  2226. txrx_peer->stats.per_pkt_stats.rx.last_rx_ts = qdf_system_ticks();
  2227. dp_rx_msdu_extd_stats_update(soc, nbuf, rx_tlv_hdr, txrx_peer);
  2228. }
  2229. #ifndef WDS_VENDOR_EXTENSION
  2230. int dp_wds_rx_policy_check(uint8_t *rx_tlv_hdr,
  2231. struct dp_vdev *vdev,
  2232. struct dp_txrx_peer *txrx_peer)
  2233. {
  2234. return 1;
  2235. }
  2236. #endif
  2237. #ifdef RX_DESC_DEBUG_CHECK
  2238. /**
  2239. * dp_rx_desc_nbuf_sanity_check - Add sanity check to catch REO rx_desc paddr
  2240. * corruption
  2241. *
  2242. * @ring_desc: REO ring descriptor
  2243. * @rx_desc: Rx descriptor
  2244. *
  2245. * Return: NONE
  2246. */
  2247. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  2248. hal_ring_desc_t ring_desc,
  2249. struct dp_rx_desc *rx_desc)
  2250. {
  2251. struct hal_buf_info hbi;
  2252. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2253. /* Sanity check for possible buffer paddr corruption */
  2254. if (dp_rx_desc_paddr_sanity_check(rx_desc, (&hbi)->paddr))
  2255. return QDF_STATUS_SUCCESS;
  2256. return QDF_STATUS_E_FAILURE;
  2257. }
  2258. /**
  2259. * dp_rx_desc_nbuf_len_sanity_check - Add sanity check to catch Rx buffer
  2260. * out of bound access from H.W
  2261. *
  2262. * @soc: DP soc
  2263. * @pkt_len: Packet length received from H.W
  2264. *
  2265. * Return: NONE
  2266. */
  2267. static inline void
  2268. dp_rx_desc_nbuf_len_sanity_check(struct dp_soc *soc,
  2269. uint32_t pkt_len)
  2270. {
  2271. struct rx_desc_pool *rx_desc_pool;
  2272. rx_desc_pool = &soc->rx_desc_buf[0];
  2273. qdf_assert_always(pkt_len <= rx_desc_pool->buf_size);
  2274. }
  2275. #else
  2276. static inline void
  2277. dp_rx_desc_nbuf_len_sanity_check(struct dp_soc *soc, uint32_t pkt_len) { }
  2278. #endif
  2279. #ifdef DP_RX_PKT_NO_PEER_DELIVER
  2280. #ifdef DP_RX_UDP_OVER_PEER_ROAM
  2281. /**
  2282. * dp_rx_is_udp_allowed_over_roam_peer() - check if udp data received
  2283. * during roaming
  2284. * @vdev: dp_vdev pointer
  2285. * @rx_tlv_hdr: rx tlv header
  2286. * @nbuf: pkt skb pointer
  2287. *
  2288. * This function will check if rx udp data is received from authorised
  2289. * roamed peer before peer map indication is received from FW after
  2290. * roaming. This is needed for VoIP scenarios in which packet loss
  2291. * expected during roaming is minimal.
  2292. *
  2293. * Return: bool
  2294. */
  2295. static bool dp_rx_is_udp_allowed_over_roam_peer(struct dp_vdev *vdev,
  2296. uint8_t *rx_tlv_hdr,
  2297. qdf_nbuf_t nbuf)
  2298. {
  2299. char *hdr_desc;
  2300. struct ieee80211_frame *wh = NULL;
  2301. hdr_desc = hal_rx_desc_get_80211_hdr(vdev->pdev->soc->hal_soc,
  2302. rx_tlv_hdr);
  2303. wh = (struct ieee80211_frame *)hdr_desc;
  2304. if (vdev->roaming_peer_status ==
  2305. WLAN_ROAM_PEER_AUTH_STATUS_AUTHENTICATED &&
  2306. !qdf_mem_cmp(vdev->roaming_peer_mac.raw, wh->i_addr2,
  2307. QDF_MAC_ADDR_SIZE) && (qdf_nbuf_is_ipv4_udp_pkt(nbuf) ||
  2308. qdf_nbuf_is_ipv6_udp_pkt(nbuf)))
  2309. return true;
  2310. return false;
  2311. }
  2312. #else
  2313. static bool dp_rx_is_udp_allowed_over_roam_peer(struct dp_vdev *vdev,
  2314. uint8_t *rx_tlv_hdr,
  2315. qdf_nbuf_t nbuf)
  2316. {
  2317. return false;
  2318. }
  2319. #endif
  2320. /**
  2321. * dp_rx_deliver_to_stack_no_peer() - try deliver rx data even if
  2322. * no corresbonding peer found
  2323. * @soc: core txrx main context
  2324. * @nbuf: pkt skb pointer
  2325. *
  2326. * This function will try to deliver some RX special frames to stack
  2327. * even there is no peer matched found. for instance, LFR case, some
  2328. * eapol data will be sent to host before peer_map done.
  2329. *
  2330. * Return: None
  2331. */
  2332. void dp_rx_deliver_to_stack_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf)
  2333. {
  2334. uint16_t peer_id;
  2335. uint8_t vdev_id;
  2336. struct dp_vdev *vdev = NULL;
  2337. uint32_t l2_hdr_offset = 0;
  2338. uint16_t msdu_len = 0;
  2339. uint32_t pkt_len = 0;
  2340. uint8_t *rx_tlv_hdr;
  2341. uint32_t frame_mask = FRAME_MASK_IPV4_ARP | FRAME_MASK_IPV4_DHCP |
  2342. FRAME_MASK_IPV4_EAPOL | FRAME_MASK_IPV6_DHCP;
  2343. bool is_special_frame = false;
  2344. struct dp_peer *peer = NULL;
  2345. peer_id = QDF_NBUF_CB_RX_PEER_ID(nbuf);
  2346. if (peer_id > soc->max_peer_id)
  2347. goto deliver_fail;
  2348. vdev_id = QDF_NBUF_CB_RX_VDEV_ID(nbuf);
  2349. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_RX);
  2350. if (!vdev || vdev->delete.pending)
  2351. goto deliver_fail;
  2352. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf)))
  2353. goto deliver_fail;
  2354. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  2355. l2_hdr_offset =
  2356. hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, rx_tlv_hdr);
  2357. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  2358. pkt_len = msdu_len + l2_hdr_offset + soc->rx_pkt_tlv_size;
  2359. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(nbuf) = 1;
  2360. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  2361. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size + l2_hdr_offset);
  2362. is_special_frame = dp_rx_is_special_frame(nbuf, frame_mask);
  2363. if (qdf_likely(vdev->osif_rx)) {
  2364. if (is_special_frame ||
  2365. dp_rx_is_udp_allowed_over_roam_peer(vdev, rx_tlv_hdr,
  2366. nbuf)) {
  2367. qdf_nbuf_set_exc_frame(nbuf, 1);
  2368. if (QDF_STATUS_SUCCESS !=
  2369. vdev->osif_rx(vdev->osif_vdev, nbuf))
  2370. goto deliver_fail;
  2371. DP_STATS_INC(soc, rx.err.pkt_delivered_no_peer, 1);
  2372. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_RX);
  2373. return;
  2374. }
  2375. } else if (is_special_frame) {
  2376. /*
  2377. * If MLO connection, txrx_peer for link peer does not exist,
  2378. * try to store these RX packets to txrx_peer's bufq of MLD
  2379. * peer until vdev->osif_rx is registered from CP and flush
  2380. * them to stack.
  2381. */
  2382. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id,
  2383. DP_MOD_ID_RX);
  2384. if (!peer)
  2385. goto deliver_fail;
  2386. /* only check for MLO connection */
  2387. if (IS_MLO_DP_MLD_PEER(peer) && peer->txrx_peer &&
  2388. dp_rx_is_peer_cache_bufq_supported()) {
  2389. qdf_nbuf_set_exc_frame(nbuf, 1);
  2390. if (QDF_STATUS_SUCCESS ==
  2391. dp_rx_enqueue_rx(peer, peer->txrx_peer, nbuf)) {
  2392. DP_STATS_INC(soc,
  2393. rx.err.pkt_delivered_no_peer,
  2394. 1);
  2395. } else {
  2396. DP_STATS_INC(soc,
  2397. rx.err.rx_invalid_peer.num,
  2398. 1);
  2399. }
  2400. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_RX);
  2401. dp_peer_unref_delete(peer, DP_MOD_ID_RX);
  2402. return;
  2403. }
  2404. dp_peer_unref_delete(peer, DP_MOD_ID_RX);
  2405. }
  2406. deliver_fail:
  2407. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  2408. QDF_NBUF_CB_RX_PKT_LEN(nbuf));
  2409. dp_rx_nbuf_free(nbuf);
  2410. if (vdev)
  2411. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_RX);
  2412. }
  2413. #else
  2414. void dp_rx_deliver_to_stack_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf)
  2415. {
  2416. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  2417. QDF_NBUF_CB_RX_PKT_LEN(nbuf));
  2418. dp_rx_nbuf_free(nbuf);
  2419. }
  2420. #endif
  2421. /**
  2422. * dp_rx_srng_get_num_pending() - get number of pending entries
  2423. * @hal_soc: hal soc opaque pointer
  2424. * @hal_ring: opaque pointer to the HAL Rx Ring
  2425. * @num_entries: number of entries in the hal_ring.
  2426. * @near_full: pointer to a boolean. This is set if ring is near full.
  2427. *
  2428. * The function returns the number of entries in a destination ring which are
  2429. * yet to be reaped. The function also checks if the ring is near full.
  2430. * If more than half of the ring needs to be reaped, the ring is considered
  2431. * approaching full.
  2432. * The function useses hal_srng_dst_num_valid_locked to get the number of valid
  2433. * entries. It should not be called within a SRNG lock. HW pointer value is
  2434. * synced into cached_hp.
  2435. *
  2436. * Return: Number of pending entries if any
  2437. */
  2438. uint32_t dp_rx_srng_get_num_pending(hal_soc_handle_t hal_soc,
  2439. hal_ring_handle_t hal_ring_hdl,
  2440. uint32_t num_entries,
  2441. bool *near_full)
  2442. {
  2443. uint32_t num_pending = 0;
  2444. num_pending = hal_srng_dst_num_valid_locked(hal_soc,
  2445. hal_ring_hdl,
  2446. true);
  2447. if (num_entries && (num_pending >= num_entries >> 1))
  2448. *near_full = true;
  2449. else
  2450. *near_full = false;
  2451. return num_pending;
  2452. }
  2453. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2454. #ifdef WLAN_SUPPORT_RX_FISA
  2455. void dp_rx_skip_tlvs(struct dp_soc *soc, qdf_nbuf_t nbuf, uint32_t l3_padding)
  2456. {
  2457. QDF_NBUF_CB_RX_PACKET_L3_HDR_PAD(nbuf) = l3_padding;
  2458. qdf_nbuf_pull_head(nbuf, l3_padding + soc->rx_pkt_tlv_size);
  2459. }
  2460. #else
  2461. void dp_rx_skip_tlvs(struct dp_soc *soc, qdf_nbuf_t nbuf, uint32_t l3_padding)
  2462. {
  2463. qdf_nbuf_pull_head(nbuf, l3_padding + soc->rx_pkt_tlv_size);
  2464. }
  2465. #endif
  2466. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2467. #ifdef DP_RX_DROP_RAW_FRM
  2468. /**
  2469. * dp_rx_is_raw_frame_dropped() - if raw frame nbuf, free and drop
  2470. * @nbuf: pkt skb pointer
  2471. *
  2472. * Return: true - raw frame, dropped
  2473. * false - not raw frame, do nothing
  2474. */
  2475. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf)
  2476. {
  2477. if (qdf_nbuf_is_raw_frame(nbuf)) {
  2478. dp_rx_nbuf_free(nbuf);
  2479. return true;
  2480. }
  2481. return false;
  2482. }
  2483. #endif
  2484. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  2485. /**
  2486. * dp_rx_ring_record_entry() - Record an entry into the rx ring history.
  2487. * @soc: Datapath soc structure
  2488. * @ring_num: REO ring number
  2489. * @ring_desc: REO ring descriptor
  2490. *
  2491. * Returns: None
  2492. */
  2493. void
  2494. dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  2495. hal_ring_desc_t ring_desc)
  2496. {
  2497. struct dp_buf_info_record *record;
  2498. struct hal_buf_info hbi;
  2499. uint32_t idx;
  2500. if (qdf_unlikely(!soc->rx_ring_history[ring_num]))
  2501. return;
  2502. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2503. /* buffer_addr_info is the first element of ring_desc */
  2504. hal_rx_buf_cookie_rbm_get(soc->hal_soc, (uint32_t *)ring_desc,
  2505. &hbi);
  2506. idx = dp_history_get_next_index(&soc->rx_ring_history[ring_num]->index,
  2507. DP_RX_HIST_MAX);
  2508. /* No NULL check needed for record since its an array */
  2509. record = &soc->rx_ring_history[ring_num]->entry[idx];
  2510. record->timestamp = qdf_get_log_timestamp();
  2511. record->hbi.paddr = hbi.paddr;
  2512. record->hbi.sw_cookie = hbi.sw_cookie;
  2513. record->hbi.rbm = hbi.rbm;
  2514. }
  2515. #endif
  2516. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  2517. /**
  2518. * dp_rx_update_stats() - Update soc level rx packet count
  2519. * @soc: DP soc handle
  2520. * @nbuf: nbuf received
  2521. *
  2522. * Returns: none
  2523. */
  2524. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf)
  2525. {
  2526. DP_STATS_INC_PKT(soc, rx.ingress, 1,
  2527. QDF_NBUF_CB_RX_PKT_LEN(nbuf));
  2528. }
  2529. #endif
  2530. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  2531. /**
  2532. * dp_rx_deliver_to_pkt_capture() - deliver rx packet to packet capture
  2533. * @soc : dp_soc handle
  2534. * @pdev: dp_pdev handle
  2535. * @peer_id: peer_id of the peer for which completion came
  2536. * @ppdu_id: ppdu_id
  2537. * @netbuf: Buffer pointer
  2538. *
  2539. * This function is used to deliver rx packet to packet capture
  2540. */
  2541. void dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  2542. uint16_t peer_id, uint32_t is_offload,
  2543. qdf_nbuf_t netbuf)
  2544. {
  2545. if (wlan_cfg_get_pkt_capture_mode(soc->wlan_cfg_ctx))
  2546. dp_wdi_event_handler(WDI_EVENT_PKT_CAPTURE_RX_DATA, soc, netbuf,
  2547. peer_id, is_offload, pdev->pdev_id);
  2548. }
  2549. void dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  2550. uint32_t is_offload)
  2551. {
  2552. if (wlan_cfg_get_pkt_capture_mode(soc->wlan_cfg_ctx))
  2553. dp_wdi_event_handler(WDI_EVENT_PKT_CAPTURE_RX_DATA_NO_PEER,
  2554. soc, nbuf, HTT_INVALID_VDEV,
  2555. is_offload, 0);
  2556. }
  2557. #endif
  2558. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2559. QDF_STATUS dp_rx_vdev_detach(struct dp_vdev *vdev)
  2560. {
  2561. QDF_STATUS ret;
  2562. if (vdev->osif_rx_flush) {
  2563. ret = vdev->osif_rx_flush(vdev->osif_vdev, vdev->vdev_id);
  2564. if (!QDF_IS_STATUS_SUCCESS(ret)) {
  2565. dp_err("Failed to flush rx pkts for vdev %d\n",
  2566. vdev->vdev_id);
  2567. return ret;
  2568. }
  2569. }
  2570. return QDF_STATUS_SUCCESS;
  2571. }
  2572. static QDF_STATUS
  2573. dp_pdev_nbuf_alloc_and_map(struct dp_soc *dp_soc,
  2574. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t,
  2575. struct dp_pdev *dp_pdev,
  2576. struct rx_desc_pool *rx_desc_pool)
  2577. {
  2578. QDF_STATUS ret = QDF_STATUS_E_FAILURE;
  2579. (nbuf_frag_info_t->virt_addr).nbuf =
  2580. qdf_nbuf_alloc(dp_soc->osdev, rx_desc_pool->buf_size,
  2581. RX_BUFFER_RESERVATION,
  2582. rx_desc_pool->buf_alignment, FALSE);
  2583. if (!((nbuf_frag_info_t->virt_addr).nbuf)) {
  2584. dp_err("nbuf alloc failed");
  2585. DP_STATS_INC(dp_pdev, replenish.nbuf_alloc_fail, 1);
  2586. return ret;
  2587. }
  2588. ret = qdf_nbuf_map_nbytes_single(dp_soc->osdev,
  2589. (nbuf_frag_info_t->virt_addr).nbuf,
  2590. QDF_DMA_FROM_DEVICE,
  2591. rx_desc_pool->buf_size);
  2592. if (qdf_unlikely(QDF_IS_STATUS_ERROR(ret))) {
  2593. qdf_nbuf_free((nbuf_frag_info_t->virt_addr).nbuf);
  2594. dp_err("nbuf map failed");
  2595. DP_STATS_INC(dp_pdev, replenish.map_err, 1);
  2596. return ret;
  2597. }
  2598. nbuf_frag_info_t->paddr =
  2599. qdf_nbuf_get_frag_paddr((nbuf_frag_info_t->virt_addr).nbuf, 0);
  2600. ret = dp_check_paddr(dp_soc, &((nbuf_frag_info_t->virt_addr).nbuf),
  2601. &nbuf_frag_info_t->paddr,
  2602. rx_desc_pool);
  2603. if (ret == QDF_STATUS_E_FAILURE) {
  2604. dp_err("nbuf check x86 failed");
  2605. DP_STATS_INC(dp_pdev, replenish.x86_fail, 1);
  2606. return ret;
  2607. }
  2608. return QDF_STATUS_SUCCESS;
  2609. }
  2610. QDF_STATUS
  2611. dp_pdev_rx_buffers_attach(struct dp_soc *dp_soc, uint32_t mac_id,
  2612. struct dp_srng *dp_rxdma_srng,
  2613. struct rx_desc_pool *rx_desc_pool,
  2614. uint32_t num_req_buffers)
  2615. {
  2616. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(dp_soc, mac_id);
  2617. hal_ring_handle_t rxdma_srng = dp_rxdma_srng->hal_srng;
  2618. union dp_rx_desc_list_elem_t *next;
  2619. void *rxdma_ring_entry;
  2620. qdf_dma_addr_t paddr;
  2621. struct dp_rx_nbuf_frag_info *nf_info;
  2622. uint32_t nr_descs, nr_nbuf = 0, nr_nbuf_total = 0;
  2623. uint32_t buffer_index, nbuf_ptrs_per_page;
  2624. qdf_nbuf_t nbuf;
  2625. QDF_STATUS ret;
  2626. int page_idx, total_pages;
  2627. union dp_rx_desc_list_elem_t *desc_list = NULL;
  2628. union dp_rx_desc_list_elem_t *tail = NULL;
  2629. int sync_hw_ptr = 1;
  2630. uint32_t num_entries_avail;
  2631. if (qdf_unlikely(!dp_pdev)) {
  2632. dp_rx_err("%pK: pdev is null for mac_id = %d",
  2633. dp_soc, mac_id);
  2634. return QDF_STATUS_E_FAILURE;
  2635. }
  2636. if (qdf_unlikely(!rxdma_srng)) {
  2637. DP_STATS_INC(dp_pdev, replenish.rxdma_err, num_req_buffers);
  2638. return QDF_STATUS_E_FAILURE;
  2639. }
  2640. dp_debug("requested %u RX buffers for driver attach", num_req_buffers);
  2641. hal_srng_access_start(dp_soc->hal_soc, rxdma_srng);
  2642. num_entries_avail = hal_srng_src_num_avail(dp_soc->hal_soc,
  2643. rxdma_srng,
  2644. sync_hw_ptr);
  2645. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  2646. if (!num_entries_avail) {
  2647. dp_err("Num of available entries is zero, nothing to do");
  2648. return QDF_STATUS_E_NOMEM;
  2649. }
  2650. if (num_entries_avail < num_req_buffers)
  2651. num_req_buffers = num_entries_avail;
  2652. nr_descs = dp_rx_get_free_desc_list(dp_soc, mac_id, rx_desc_pool,
  2653. num_req_buffers, &desc_list, &tail);
  2654. if (!nr_descs) {
  2655. dp_err("no free rx_descs in freelist");
  2656. DP_STATS_INC(dp_pdev, err.desc_alloc_fail, num_req_buffers);
  2657. return QDF_STATUS_E_NOMEM;
  2658. }
  2659. dp_debug("got %u RX descs for driver attach", nr_descs);
  2660. /*
  2661. * Try to allocate pointers to the nbuf one page at a time.
  2662. * Take pointers that can fit in one page of memory and
  2663. * iterate through the total descriptors that need to be
  2664. * allocated in order of pages. Reuse the pointers that
  2665. * have been allocated to fit in one page across each
  2666. * iteration to index into the nbuf.
  2667. */
  2668. total_pages = (nr_descs * sizeof(*nf_info)) / DP_BLOCKMEM_SIZE;
  2669. /*
  2670. * Add an extra page to store the remainder if any
  2671. */
  2672. if ((nr_descs * sizeof(*nf_info)) % DP_BLOCKMEM_SIZE)
  2673. total_pages++;
  2674. nf_info = qdf_mem_malloc(DP_BLOCKMEM_SIZE);
  2675. if (!nf_info) {
  2676. dp_err("failed to allocate nbuf array");
  2677. DP_STATS_INC(dp_pdev, replenish.rxdma_err, num_req_buffers);
  2678. QDF_BUG(0);
  2679. return QDF_STATUS_E_NOMEM;
  2680. }
  2681. nbuf_ptrs_per_page = DP_BLOCKMEM_SIZE / sizeof(*nf_info);
  2682. for (page_idx = 0; page_idx < total_pages; page_idx++) {
  2683. qdf_mem_zero(nf_info, DP_BLOCKMEM_SIZE);
  2684. for (nr_nbuf = 0; nr_nbuf < nbuf_ptrs_per_page; nr_nbuf++) {
  2685. /*
  2686. * The last page of buffer pointers may not be required
  2687. * completely based on the number of descriptors. Below
  2688. * check will ensure we are allocating only the
  2689. * required number of descriptors.
  2690. */
  2691. if (nr_nbuf_total >= nr_descs)
  2692. break;
  2693. /* Flag is set while pdev rx_desc_pool initialization */
  2694. if (qdf_unlikely(rx_desc_pool->rx_mon_dest_frag_enable))
  2695. ret = dp_pdev_frag_alloc_and_map(dp_soc,
  2696. &nf_info[nr_nbuf], dp_pdev,
  2697. rx_desc_pool);
  2698. else
  2699. ret = dp_pdev_nbuf_alloc_and_map(dp_soc,
  2700. &nf_info[nr_nbuf], dp_pdev,
  2701. rx_desc_pool);
  2702. if (QDF_IS_STATUS_ERROR(ret))
  2703. break;
  2704. nr_nbuf_total++;
  2705. }
  2706. hal_srng_access_start(dp_soc->hal_soc, rxdma_srng);
  2707. for (buffer_index = 0; buffer_index < nr_nbuf; buffer_index++) {
  2708. rxdma_ring_entry =
  2709. hal_srng_src_get_next(dp_soc->hal_soc,
  2710. rxdma_srng);
  2711. qdf_assert_always(rxdma_ring_entry);
  2712. next = desc_list->next;
  2713. paddr = nf_info[buffer_index].paddr;
  2714. nbuf = nf_info[buffer_index].virt_addr.nbuf;
  2715. /* Flag is set while pdev rx_desc_pool initialization */
  2716. if (qdf_unlikely(rx_desc_pool->rx_mon_dest_frag_enable))
  2717. dp_rx_desc_frag_prep(&desc_list->rx_desc,
  2718. &nf_info[buffer_index]);
  2719. else
  2720. dp_rx_desc_prep(&desc_list->rx_desc,
  2721. &nf_info[buffer_index]);
  2722. desc_list->rx_desc.in_use = 1;
  2723. dp_rx_desc_alloc_dbg_info(&desc_list->rx_desc);
  2724. dp_rx_desc_update_dbg_info(&desc_list->rx_desc,
  2725. __func__,
  2726. RX_DESC_REPLENISHED);
  2727. hal_rxdma_buff_addr_info_set(dp_soc->hal_soc ,rxdma_ring_entry, paddr,
  2728. desc_list->rx_desc.cookie,
  2729. rx_desc_pool->owner);
  2730. dp_ipa_handle_rx_buf_smmu_mapping(
  2731. dp_soc, nbuf,
  2732. rx_desc_pool->buf_size, true,
  2733. __func__, __LINE__);
  2734. desc_list = next;
  2735. }
  2736. dp_rx_refill_ring_record_entry(dp_soc, dp_pdev->lmac_id,
  2737. rxdma_srng, nr_nbuf, nr_nbuf);
  2738. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  2739. }
  2740. dp_info("filled %u RX buffers for driver attach", nr_nbuf_total);
  2741. qdf_mem_free(nf_info);
  2742. if (!nr_nbuf_total) {
  2743. dp_err("No nbuf's allocated");
  2744. QDF_BUG(0);
  2745. return QDF_STATUS_E_RESOURCES;
  2746. }
  2747. /* No need to count the number of bytes received during replenish.
  2748. * Therefore set replenish.pkts.bytes as 0.
  2749. */
  2750. DP_STATS_INC_PKT(dp_pdev, replenish.pkts, nr_nbuf, 0);
  2751. return QDF_STATUS_SUCCESS;
  2752. }
  2753. qdf_export_symbol(dp_pdev_rx_buffers_attach);
  2754. /**
  2755. * dp_rx_enable_mon_dest_frag() - Enable frag processing for
  2756. * monitor destination ring via frag.
  2757. *
  2758. * Enable this flag only for monitor destination buffer processing
  2759. * if DP_RX_MON_MEM_FRAG feature is enabled.
  2760. * If flag is set then frag based function will be called for alloc,
  2761. * map, prep desc and free ops for desc buffer else normal nbuf based
  2762. * function will be called.
  2763. *
  2764. * @rx_desc_pool: Rx desc pool
  2765. * @is_mon_dest_desc: Is it for monitor dest buffer
  2766. *
  2767. * Return: None
  2768. */
  2769. #ifdef DP_RX_MON_MEM_FRAG
  2770. void dp_rx_enable_mon_dest_frag(struct rx_desc_pool *rx_desc_pool,
  2771. bool is_mon_dest_desc)
  2772. {
  2773. rx_desc_pool->rx_mon_dest_frag_enable = is_mon_dest_desc;
  2774. if (is_mon_dest_desc)
  2775. dp_alert("Feature DP_RX_MON_MEM_FRAG for mon_dest is enabled");
  2776. }
  2777. #else
  2778. void dp_rx_enable_mon_dest_frag(struct rx_desc_pool *rx_desc_pool,
  2779. bool is_mon_dest_desc)
  2780. {
  2781. rx_desc_pool->rx_mon_dest_frag_enable = false;
  2782. if (is_mon_dest_desc)
  2783. dp_alert("Feature DP_RX_MON_MEM_FRAG for mon_dest is disabled");
  2784. }
  2785. #endif
  2786. qdf_export_symbol(dp_rx_enable_mon_dest_frag);
  2787. /*
  2788. * dp_rx_pdev_desc_pool_alloc() - allocate memory for software rx descriptor
  2789. * pool
  2790. *
  2791. * @pdev: core txrx pdev context
  2792. *
  2793. * Return: QDF_STATUS - QDF_STATUS_SUCCESS
  2794. * QDF_STATUS_E_NOMEM
  2795. */
  2796. QDF_STATUS
  2797. dp_rx_pdev_desc_pool_alloc(struct dp_pdev *pdev)
  2798. {
  2799. struct dp_soc *soc = pdev->soc;
  2800. uint32_t rxdma_entries;
  2801. uint32_t rx_sw_desc_num;
  2802. struct dp_srng *dp_rxdma_srng;
  2803. struct rx_desc_pool *rx_desc_pool;
  2804. uint32_t status = QDF_STATUS_SUCCESS;
  2805. int mac_for_pdev;
  2806. mac_for_pdev = pdev->lmac_id;
  2807. if (wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  2808. dp_rx_info("%pK: nss-wifi<4> skip Rx refil %d",
  2809. soc, mac_for_pdev);
  2810. return status;
  2811. }
  2812. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_for_pdev];
  2813. rxdma_entries = dp_rxdma_srng->num_entries;
  2814. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2815. rx_sw_desc_num = wlan_cfg_get_dp_soc_rx_sw_desc_num(soc->wlan_cfg_ctx);
  2816. rx_desc_pool->desc_type = DP_RX_DESC_BUF_TYPE;
  2817. status = dp_rx_desc_pool_alloc(soc,
  2818. rx_sw_desc_num,
  2819. rx_desc_pool);
  2820. if (status != QDF_STATUS_SUCCESS)
  2821. return status;
  2822. return status;
  2823. }
  2824. /*
  2825. * dp_rx_pdev_desc_pool_free() - free software rx descriptor pool
  2826. *
  2827. * @pdev: core txrx pdev context
  2828. */
  2829. void dp_rx_pdev_desc_pool_free(struct dp_pdev *pdev)
  2830. {
  2831. int mac_for_pdev = pdev->lmac_id;
  2832. struct dp_soc *soc = pdev->soc;
  2833. struct rx_desc_pool *rx_desc_pool;
  2834. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2835. dp_rx_desc_pool_free(soc, rx_desc_pool);
  2836. }
  2837. /*
  2838. * dp_rx_pdev_desc_pool_init() - initialize software rx descriptors
  2839. *
  2840. * @pdev: core txrx pdev context
  2841. *
  2842. * Return: QDF_STATUS - QDF_STATUS_SUCCESS
  2843. * QDF_STATUS_E_NOMEM
  2844. */
  2845. QDF_STATUS dp_rx_pdev_desc_pool_init(struct dp_pdev *pdev)
  2846. {
  2847. int mac_for_pdev = pdev->lmac_id;
  2848. struct dp_soc *soc = pdev->soc;
  2849. uint32_t rxdma_entries;
  2850. uint32_t rx_sw_desc_num;
  2851. struct dp_srng *dp_rxdma_srng;
  2852. struct rx_desc_pool *rx_desc_pool;
  2853. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2854. if (wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  2855. /**
  2856. * If NSS is enabled, rx_desc_pool is already filled.
  2857. * Hence, just disable desc_pool frag flag.
  2858. */
  2859. dp_rx_enable_mon_dest_frag(rx_desc_pool, false);
  2860. dp_rx_info("%pK: nss-wifi<4> skip Rx refil %d",
  2861. soc, mac_for_pdev);
  2862. return QDF_STATUS_SUCCESS;
  2863. }
  2864. if (dp_rx_desc_pool_is_allocated(rx_desc_pool) == QDF_STATUS_E_NOMEM)
  2865. return QDF_STATUS_E_NOMEM;
  2866. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_for_pdev];
  2867. rxdma_entries = dp_rxdma_srng->num_entries;
  2868. soc->process_rx_status = CONFIG_PROCESS_RX_STATUS;
  2869. rx_sw_desc_num =
  2870. wlan_cfg_get_dp_soc_rx_sw_desc_num(soc->wlan_cfg_ctx);
  2871. rx_desc_pool->owner = dp_rx_get_rx_bm_id(soc);
  2872. rx_desc_pool->buf_size = RX_DATA_BUFFER_SIZE;
  2873. rx_desc_pool->buf_alignment = RX_DATA_BUFFER_ALIGNMENT;
  2874. /* Disable monitor dest processing via frag */
  2875. dp_rx_enable_mon_dest_frag(rx_desc_pool, false);
  2876. dp_rx_desc_pool_init(soc, mac_for_pdev,
  2877. rx_sw_desc_num, rx_desc_pool);
  2878. return QDF_STATUS_SUCCESS;
  2879. }
  2880. /*
  2881. * dp_rx_pdev_desc_pool_deinit() - de-initialize software rx descriptor pools
  2882. * @pdev: core txrx pdev context
  2883. *
  2884. * This function resets the freelist of rx descriptors and destroys locks
  2885. * associated with this list of descriptors.
  2886. */
  2887. void dp_rx_pdev_desc_pool_deinit(struct dp_pdev *pdev)
  2888. {
  2889. int mac_for_pdev = pdev->lmac_id;
  2890. struct dp_soc *soc = pdev->soc;
  2891. struct rx_desc_pool *rx_desc_pool;
  2892. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2893. dp_rx_desc_pool_deinit(soc, rx_desc_pool, mac_for_pdev);
  2894. }
  2895. /*
  2896. * dp_rx_pdev_buffers_alloc() - Allocate nbufs (skbs) and replenish RxDMA ring
  2897. *
  2898. * @pdev: core txrx pdev context
  2899. *
  2900. * Return: QDF_STATUS - QDF_STATUS_SUCCESS
  2901. * QDF_STATUS_E_NOMEM
  2902. */
  2903. QDF_STATUS
  2904. dp_rx_pdev_buffers_alloc(struct dp_pdev *pdev)
  2905. {
  2906. int mac_for_pdev = pdev->lmac_id;
  2907. struct dp_soc *soc = pdev->soc;
  2908. struct dp_srng *dp_rxdma_srng;
  2909. struct rx_desc_pool *rx_desc_pool;
  2910. uint32_t rxdma_entries;
  2911. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_for_pdev];
  2912. rxdma_entries = dp_rxdma_srng->num_entries;
  2913. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2914. /* Initialize RX buffer pool which will be
  2915. * used during low memory conditions
  2916. */
  2917. dp_rx_buffer_pool_init(soc, mac_for_pdev);
  2918. return dp_pdev_rx_buffers_attach_simple(soc, mac_for_pdev,
  2919. dp_rxdma_srng,
  2920. rx_desc_pool,
  2921. rxdma_entries - 1);
  2922. }
  2923. /*
  2924. * dp_rx_pdev_buffers_free - Free nbufs (skbs)
  2925. *
  2926. * @pdev: core txrx pdev context
  2927. */
  2928. void
  2929. dp_rx_pdev_buffers_free(struct dp_pdev *pdev)
  2930. {
  2931. int mac_for_pdev = pdev->lmac_id;
  2932. struct dp_soc *soc = pdev->soc;
  2933. struct rx_desc_pool *rx_desc_pool;
  2934. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2935. dp_rx_desc_nbuf_free(soc, rx_desc_pool);
  2936. dp_rx_buffer_pool_deinit(soc, mac_for_pdev);
  2937. }
  2938. #ifdef DP_RX_SPECIAL_FRAME_NEED
  2939. bool dp_rx_deliver_special_frame(struct dp_soc *soc,
  2940. struct dp_txrx_peer *txrx_peer,
  2941. qdf_nbuf_t nbuf, uint32_t frame_mask,
  2942. uint8_t *rx_tlv_hdr)
  2943. {
  2944. uint32_t l2_hdr_offset = 0;
  2945. uint16_t msdu_len = 0;
  2946. uint32_t skip_len;
  2947. l2_hdr_offset =
  2948. hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, rx_tlv_hdr);
  2949. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  2950. skip_len = l2_hdr_offset;
  2951. } else {
  2952. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  2953. skip_len = l2_hdr_offset + soc->rx_pkt_tlv_size;
  2954. qdf_nbuf_set_pktlen(nbuf, msdu_len + skip_len);
  2955. }
  2956. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(nbuf) = 1;
  2957. dp_rx_set_hdr_pad(nbuf, l2_hdr_offset);
  2958. qdf_nbuf_pull_head(nbuf, skip_len);
  2959. if (txrx_peer->vdev) {
  2960. dp_rx_send_pktlog(soc, txrx_peer->vdev->pdev, nbuf,
  2961. QDF_TX_RX_STATUS_OK);
  2962. }
  2963. if (dp_rx_is_special_frame(nbuf, frame_mask)) {
  2964. dp_info("special frame, mpdu sn 0x%x",
  2965. hal_rx_get_rx_sequence(soc->hal_soc, rx_tlv_hdr));
  2966. qdf_nbuf_set_exc_frame(nbuf, 1);
  2967. dp_rx_deliver_to_stack(soc, txrx_peer->vdev, txrx_peer,
  2968. nbuf, NULL);
  2969. return true;
  2970. }
  2971. return false;
  2972. }
  2973. #endif
  2974. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  2975. void dp_rx_mark_first_packet_after_wow_wakeup(struct dp_pdev *pdev,
  2976. uint8_t *rx_tlv,
  2977. qdf_nbuf_t nbuf)
  2978. {
  2979. struct dp_soc *soc;
  2980. if (!pdev->is_first_wakeup_packet)
  2981. return;
  2982. soc = pdev->soc;
  2983. if (hal_get_first_wow_wakeup_packet(soc->hal_soc, rx_tlv)) {
  2984. qdf_nbuf_mark_wakeup_frame(nbuf);
  2985. dp_info("First packet after WOW Wakeup rcvd");
  2986. }
  2987. }
  2988. #endif