dp_rx_err.c 101 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "hal_hw_headers.h"
  20. #include "dp_types.h"
  21. #include "dp_rx.h"
  22. #include "dp_tx.h"
  23. #include "dp_peer.h"
  24. #include "dp_internal.h"
  25. #include "hal_api.h"
  26. #include "qdf_trace.h"
  27. #include "qdf_nbuf.h"
  28. #include "dp_rx_defrag.h"
  29. #include "dp_ipa.h"
  30. #ifdef WIFI_MONITOR_SUPPORT
  31. #include "dp_htt.h"
  32. #include <dp_mon.h>
  33. #endif
  34. #ifdef FEATURE_WDS
  35. #include "dp_txrx_wds.h"
  36. #endif
  37. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  38. #include "qdf_net_types.h"
  39. #include "dp_rx_buffer_pool.h"
  40. #define dp_rx_err_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX_ERROR, params)
  41. #define dp_rx_err_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX_ERROR, params)
  42. #define dp_rx_err_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX_ERROR, params)
  43. #define dp_rx_err_info(params...) \
  44. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  45. #define dp_rx_err_info_rl(params...) \
  46. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  47. #define dp_rx_err_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX_ERROR, params)
  48. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  49. /* Max buffer in invalid peer SG list*/
  50. #define DP_MAX_INVALID_BUFFERS 10
  51. /* Max regular Rx packet routing error */
  52. #define DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD 20
  53. #define DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT 10
  54. #define DP_RX_ERR_ROUTE_TIMEOUT_US (5 * 1000 * 1000) /* micro seconds */
  55. #ifdef FEATURE_MEC
  56. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  57. struct dp_txrx_peer *txrx_peer,
  58. uint8_t *rx_tlv_hdr,
  59. qdf_nbuf_t nbuf)
  60. {
  61. struct dp_vdev *vdev = txrx_peer->vdev;
  62. struct dp_pdev *pdev = vdev->pdev;
  63. struct dp_mec_entry *mecentry = NULL;
  64. struct dp_ast_entry *ase = NULL;
  65. uint16_t sa_idx = 0;
  66. uint8_t *data;
  67. /*
  68. * Multicast Echo Check is required only if vdev is STA and
  69. * received pkt is a multicast/broadcast pkt. otherwise
  70. * skip the MEC check.
  71. */
  72. if (vdev->opmode != wlan_op_mode_sta)
  73. return false;
  74. if (!hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  75. return false;
  76. data = qdf_nbuf_data(nbuf);
  77. /*
  78. * if the received pkts src mac addr matches with vdev
  79. * mac address then drop the pkt as it is looped back
  80. */
  81. if (!(qdf_mem_cmp(&data[QDF_MAC_ADDR_SIZE],
  82. vdev->mac_addr.raw,
  83. QDF_MAC_ADDR_SIZE)))
  84. return true;
  85. /*
  86. * In case of qwrap isolation mode, donot drop loopback packets.
  87. * In isolation mode, all packets from the wired stations need to go
  88. * to rootap and loop back to reach the wireless stations and
  89. * vice-versa.
  90. */
  91. if (qdf_unlikely(vdev->isolation_vdev))
  92. return false;
  93. /*
  94. * if the received pkts src mac addr matches with the
  95. * wired PCs MAC addr which is behind the STA or with
  96. * wireless STAs MAC addr which are behind the Repeater,
  97. * then drop the pkt as it is looped back
  98. */
  99. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  100. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  101. if ((sa_idx < 0) ||
  102. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  103. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  104. "invalid sa_idx: %d", sa_idx);
  105. qdf_assert_always(0);
  106. }
  107. qdf_spin_lock_bh(&soc->ast_lock);
  108. ase = soc->ast_table[sa_idx];
  109. /*
  110. * this check was not needed since MEC is not dependent on AST,
  111. * but if we dont have this check SON has some issues in
  112. * dual backhaul scenario. in APS SON mode, client connected
  113. * to RE 2G and sends multicast packets. the RE sends it to CAP
  114. * over 5G backhaul. the CAP loopback it on 2G to RE.
  115. * On receiving in 2G STA vap, we assume that client has roamed
  116. * and kickout the client.
  117. */
  118. if (ase && (ase->peer_id != txrx_peer->peer_id)) {
  119. qdf_spin_unlock_bh(&soc->ast_lock);
  120. goto drop;
  121. }
  122. qdf_spin_unlock_bh(&soc->ast_lock);
  123. }
  124. qdf_spin_lock_bh(&soc->mec_lock);
  125. mecentry = dp_peer_mec_hash_find_by_pdevid(soc, pdev->pdev_id,
  126. &data[QDF_MAC_ADDR_SIZE]);
  127. if (!mecentry) {
  128. qdf_spin_unlock_bh(&soc->mec_lock);
  129. return false;
  130. }
  131. qdf_spin_unlock_bh(&soc->mec_lock);
  132. drop:
  133. dp_rx_err_info("%pK: received pkt with same src mac " QDF_MAC_ADDR_FMT,
  134. soc, QDF_MAC_ADDR_REF(&data[QDF_MAC_ADDR_SIZE]));
  135. return true;
  136. }
  137. #endif
  138. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  139. void dp_rx_link_desc_refill_duplicate_check(
  140. struct dp_soc *soc,
  141. struct hal_buf_info *buf_info,
  142. hal_buff_addrinfo_t ring_buf_info)
  143. {
  144. struct hal_buf_info current_link_desc_buf_info = { 0 };
  145. /* do duplicate link desc address check */
  146. hal_rx_buffer_addr_info_get_paddr(ring_buf_info,
  147. &current_link_desc_buf_info);
  148. /*
  149. * TODO - Check if the hal soc api call can be removed
  150. * since the cookie is just used for print.
  151. * buffer_addr_info is the first element of ring_desc
  152. */
  153. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  154. (uint32_t *)ring_buf_info,
  155. &current_link_desc_buf_info);
  156. if (qdf_unlikely(current_link_desc_buf_info.paddr ==
  157. buf_info->paddr)) {
  158. dp_info_rl("duplicate link desc addr: %llu, cookie: 0x%x",
  159. current_link_desc_buf_info.paddr,
  160. current_link_desc_buf_info.sw_cookie);
  161. DP_STATS_INC(soc, rx.err.dup_refill_link_desc, 1);
  162. }
  163. *buf_info = current_link_desc_buf_info;
  164. }
  165. /**
  166. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  167. * (WBM) by address
  168. *
  169. * @soc: core DP main context
  170. * @link_desc_addr: link descriptor addr
  171. *
  172. * Return: QDF_STATUS
  173. */
  174. QDF_STATUS
  175. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  176. hal_buff_addrinfo_t link_desc_addr,
  177. uint8_t bm_action)
  178. {
  179. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  180. hal_ring_handle_t wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  181. hal_soc_handle_t hal_soc = soc->hal_soc;
  182. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  183. void *src_srng_desc;
  184. if (!wbm_rel_srng) {
  185. dp_rx_err_err("%pK: WBM RELEASE RING not initialized", soc);
  186. return status;
  187. }
  188. /* do duplicate link desc address check */
  189. dp_rx_link_desc_refill_duplicate_check(
  190. soc,
  191. &soc->last_op_info.wbm_rel_link_desc,
  192. link_desc_addr);
  193. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  194. /* TODO */
  195. /*
  196. * Need API to convert from hal_ring pointer to
  197. * Ring Type / Ring Id combo
  198. */
  199. dp_rx_err_err("%pK: HAL RING Access For WBM Release SRNG Failed - %pK",
  200. soc, wbm_rel_srng);
  201. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  202. goto done;
  203. }
  204. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  205. if (qdf_likely(src_srng_desc)) {
  206. /* Return link descriptor through WBM ring (SW2WBM)*/
  207. hal_rx_msdu_link_desc_set(hal_soc,
  208. src_srng_desc, link_desc_addr, bm_action);
  209. status = QDF_STATUS_SUCCESS;
  210. } else {
  211. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  212. DP_STATS_INC(soc, rx.err.hal_ring_access_full_fail, 1);
  213. dp_info_rl("WBM Release Ring (Id %d) Full(Fail CNT %u)",
  214. srng->ring_id,
  215. soc->stats.rx.err.hal_ring_access_full_fail);
  216. dp_info_rl("HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  217. *srng->u.src_ring.hp_addr,
  218. srng->u.src_ring.reap_hp,
  219. *srng->u.src_ring.tp_addr,
  220. srng->u.src_ring.cached_tp);
  221. QDF_BUG(0);
  222. }
  223. done:
  224. hal_srng_access_end(hal_soc, wbm_rel_srng);
  225. return status;
  226. }
  227. qdf_export_symbol(dp_rx_link_desc_return_by_addr);
  228. /**
  229. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  230. * (WBM), following error handling
  231. *
  232. * @soc: core DP main context
  233. * @ring_desc: opaque pointer to the REO error ring descriptor
  234. *
  235. * Return: QDF_STATUS
  236. */
  237. QDF_STATUS
  238. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  239. uint8_t bm_action)
  240. {
  241. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  242. return dp_rx_link_desc_return_by_addr(soc, buf_addr_info, bm_action);
  243. }
  244. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  245. /**
  246. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  247. *
  248. * @soc: core txrx main context
  249. * @ring_desc: opaque pointer to the REO error ring descriptor
  250. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  251. * @head: head of the local descriptor free-list
  252. * @tail: tail of the local descriptor free-list
  253. * @quota: No. of units (packets) that can be serviced in one shot.
  254. *
  255. * This function is used to drop all MSDU in an MPDU
  256. *
  257. * Return: uint32_t: No. of elements processed
  258. */
  259. static uint32_t
  260. dp_rx_msdus_drop(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  261. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  262. uint8_t *mac_id,
  263. uint32_t quota)
  264. {
  265. uint32_t rx_bufs_used = 0;
  266. void *link_desc_va;
  267. struct hal_buf_info buf_info;
  268. struct dp_pdev *pdev;
  269. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  270. int i;
  271. uint8_t *rx_tlv_hdr;
  272. uint32_t tid;
  273. struct rx_desc_pool *rx_desc_pool;
  274. struct dp_rx_desc *rx_desc;
  275. /* First field in REO Dst ring Desc is buffer_addr_info */
  276. void *buf_addr_info = ring_desc;
  277. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  278. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  279. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &buf_info);
  280. /* buffer_addr_info is the first element of ring_desc */
  281. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  282. (uint32_t *)ring_desc,
  283. &buf_info);
  284. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  285. if (!link_desc_va) {
  286. dp_rx_err_debug("link desc va is null, soc %pk", soc);
  287. return rx_bufs_used;
  288. }
  289. more_msdu_link_desc:
  290. /* No UNMAP required -- this is "malloc_consistent" memory */
  291. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  292. &mpdu_desc_info->msdu_count);
  293. for (i = 0; (i < mpdu_desc_info->msdu_count); i++) {
  294. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  295. soc, msdu_list.sw_cookie[i]);
  296. qdf_assert_always(rx_desc);
  297. /* all buffers from a MSDU link link belong to same pdev */
  298. *mac_id = rx_desc->pool_id;
  299. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  300. if (!pdev) {
  301. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  302. soc, rx_desc->pool_id);
  303. return rx_bufs_used;
  304. }
  305. if (!dp_rx_desc_check_magic(rx_desc)) {
  306. dp_rx_err_err("%pK: Invalid rx_desc cookie=%d",
  307. soc, msdu_list.sw_cookie[i]);
  308. return rx_bufs_used;
  309. }
  310. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  311. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  312. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  313. rx_desc->unmapped = 1;
  314. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  315. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  316. rx_bufs_used++;
  317. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  318. rx_desc->rx_buf_start);
  319. dp_rx_err_err("%pK: Packet received with PN error for tid :%d",
  320. soc, tid);
  321. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  322. if (hal_rx_encryption_info_valid(soc->hal_soc, rx_tlv_hdr))
  323. hal_rx_print_pn(soc->hal_soc, rx_tlv_hdr);
  324. dp_rx_err_send_pktlog(soc, pdev, mpdu_desc_info,
  325. rx_desc->nbuf,
  326. QDF_TX_RX_STATUS_DROP, true);
  327. /* Just free the buffers */
  328. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf, *mac_id);
  329. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  330. &pdev->free_list_tail, rx_desc);
  331. }
  332. /*
  333. * If the msdu's are spread across multiple link-descriptors,
  334. * we cannot depend solely on the msdu_count(e.g., if msdu is
  335. * spread across multiple buffers).Hence, it is
  336. * necessary to check the next link_descriptor and release
  337. * all the msdu's that are part of it.
  338. */
  339. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  340. link_desc_va,
  341. &next_link_desc_addr_info);
  342. if (hal_rx_is_buf_addr_info_valid(
  343. &next_link_desc_addr_info)) {
  344. /* Clear the next link desc info for the current link_desc */
  345. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  346. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  347. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  348. hal_rx_buffer_addr_info_get_paddr(
  349. &next_link_desc_addr_info,
  350. &buf_info);
  351. /* buffer_addr_info is the first element of ring_desc */
  352. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  353. (uint32_t *)&next_link_desc_addr_info,
  354. &buf_info);
  355. cur_link_desc_addr_info = next_link_desc_addr_info;
  356. buf_addr_info = &cur_link_desc_addr_info;
  357. link_desc_va =
  358. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  359. goto more_msdu_link_desc;
  360. }
  361. quota--;
  362. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  363. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  364. return rx_bufs_used;
  365. }
  366. /**
  367. * dp_rx_pn_error_handle() - Handles PN check errors
  368. *
  369. * @soc: core txrx main context
  370. * @ring_desc: opaque pointer to the REO error ring descriptor
  371. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  372. * @head: head of the local descriptor free-list
  373. * @tail: tail of the local descriptor free-list
  374. * @quota: No. of units (packets) that can be serviced in one shot.
  375. *
  376. * This function implements PN error handling
  377. * If the peer is configured to ignore the PN check errors
  378. * or if DP feels, that this frame is still OK, the frame can be
  379. * re-injected back to REO to use some of the other features
  380. * of REO e.g. duplicate detection/routing to other cores
  381. *
  382. * Return: uint32_t: No. of elements processed
  383. */
  384. static uint32_t
  385. dp_rx_pn_error_handle(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  386. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  387. uint8_t *mac_id,
  388. uint32_t quota)
  389. {
  390. uint16_t peer_id;
  391. uint32_t rx_bufs_used = 0;
  392. struct dp_txrx_peer *txrx_peer;
  393. bool peer_pn_policy = false;
  394. dp_txrx_ref_handle txrx_ref_handle = NULL;
  395. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  396. mpdu_desc_info->peer_meta_data);
  397. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  398. &txrx_ref_handle,
  399. DP_MOD_ID_RX_ERR);
  400. if (qdf_likely(txrx_peer)) {
  401. /*
  402. * TODO: Check for peer specific policies & set peer_pn_policy
  403. */
  404. dp_err_rl("discard rx due to PN error for peer %pK",
  405. txrx_peer);
  406. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  407. }
  408. dp_rx_err_err("%pK: Packet received with PN error", soc);
  409. /* No peer PN policy -- definitely drop */
  410. if (!peer_pn_policy)
  411. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  412. mpdu_desc_info,
  413. mac_id, quota);
  414. return rx_bufs_used;
  415. }
  416. #ifdef DP_RX_DELIVER_ALL_OOR_FRAMES
  417. /**
  418. * dp_rx_deliver_oor_frame() - deliver OOR frames to stack
  419. * @soc: Datapath soc handler
  420. * @peer: pointer to DP peer
  421. * @nbuf: pointer to the skb of RX frame
  422. * @frame_mask: the mask for speical frame needed
  423. * @rx_tlv_hdr: start of rx tlv header
  424. *
  425. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  426. * single nbuf is expected.
  427. *
  428. * return: true - nbuf has been delivered to stack, false - not.
  429. */
  430. static bool
  431. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  432. struct dp_txrx_peer *txrx_peer,
  433. qdf_nbuf_t nbuf, uint32_t frame_mask,
  434. uint8_t *rx_tlv_hdr)
  435. {
  436. uint32_t l2_hdr_offset = 0;
  437. uint16_t msdu_len = 0;
  438. uint32_t skip_len;
  439. l2_hdr_offset =
  440. hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, rx_tlv_hdr);
  441. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  442. skip_len = l2_hdr_offset;
  443. } else {
  444. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  445. skip_len = l2_hdr_offset + soc->rx_pkt_tlv_size;
  446. qdf_nbuf_set_pktlen(nbuf, msdu_len + skip_len);
  447. }
  448. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(nbuf) = 1;
  449. dp_rx_set_hdr_pad(nbuf, l2_hdr_offset);
  450. qdf_nbuf_pull_head(nbuf, skip_len);
  451. qdf_nbuf_set_exc_frame(nbuf, 1);
  452. dp_info_rl("OOR frame, mpdu sn 0x%x",
  453. hal_rx_get_rx_sequence(soc->hal_soc, rx_tlv_hdr));
  454. dp_rx_deliver_to_stack(soc, txrx_peer->vdev, txrx_peer, nbuf, NULL);
  455. return true;
  456. }
  457. #else
  458. static bool
  459. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  460. struct dp_txrx_peer *txrx_peer,
  461. qdf_nbuf_t nbuf, uint32_t frame_mask,
  462. uint8_t *rx_tlv_hdr)
  463. {
  464. return dp_rx_deliver_special_frame(soc, txrx_peer, nbuf, frame_mask,
  465. rx_tlv_hdr);
  466. }
  467. #endif
  468. /**
  469. * dp_rx_oor_handle() - Handles the msdu which is OOR error
  470. *
  471. * @soc: core txrx main context
  472. * @nbuf: pointer to msdu skb
  473. * @peer_id: dp peer ID
  474. * @rx_tlv_hdr: start of rx tlv header
  475. *
  476. * This function process the msdu delivered from REO2TCL
  477. * ring with error type OOR
  478. *
  479. * Return: None
  480. */
  481. static void
  482. dp_rx_oor_handle(struct dp_soc *soc,
  483. qdf_nbuf_t nbuf,
  484. uint16_t peer_id,
  485. uint8_t *rx_tlv_hdr)
  486. {
  487. uint32_t frame_mask = FRAME_MASK_IPV4_ARP | FRAME_MASK_IPV4_DHCP |
  488. FRAME_MASK_IPV4_EAPOL | FRAME_MASK_IPV6_DHCP;
  489. struct dp_txrx_peer *txrx_peer = NULL;
  490. dp_txrx_ref_handle txrx_ref_handle = NULL;
  491. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  492. &txrx_ref_handle,
  493. DP_MOD_ID_RX_ERR);
  494. if (!txrx_peer) {
  495. dp_info_rl("peer not found");
  496. goto free_nbuf;
  497. }
  498. if (dp_rx_deliver_oor_frame(soc, txrx_peer, nbuf, frame_mask,
  499. rx_tlv_hdr)) {
  500. DP_STATS_INC(soc, rx.err.reo_err_oor_to_stack, 1);
  501. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  502. return;
  503. }
  504. free_nbuf:
  505. if (txrx_peer)
  506. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  507. DP_STATS_INC(soc, rx.err.reo_err_oor_drop, 1);
  508. dp_rx_nbuf_free(nbuf);
  509. }
  510. /**
  511. * dp_rx_err_nbuf_pn_check() - Check if the PN number of this current packet
  512. * is a monotonous increment of packet number
  513. * from the previous successfully re-ordered
  514. * frame.
  515. * @soc: Datapath SOC handle
  516. * @ring_desc: REO ring descriptor
  517. * @nbuf: Current packet
  518. *
  519. * Return: QDF_STATUS_SUCCESS, if the pn check passes, else QDF_STATUS_E_FAILURE
  520. */
  521. static inline QDF_STATUS
  522. dp_rx_err_nbuf_pn_check(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  523. qdf_nbuf_t nbuf)
  524. {
  525. uint64_t prev_pn, curr_pn[2];
  526. if (!hal_rx_encryption_info_valid(soc->hal_soc, qdf_nbuf_data(nbuf)))
  527. return QDF_STATUS_SUCCESS;
  528. hal_rx_reo_prev_pn_get(soc->hal_soc, ring_desc, &prev_pn);
  529. hal_rx_tlv_get_pn_num(soc->hal_soc, qdf_nbuf_data(nbuf), curr_pn);
  530. if (curr_pn[0] > prev_pn)
  531. return QDF_STATUS_SUCCESS;
  532. return QDF_STATUS_E_FAILURE;
  533. }
  534. #ifdef WLAN_SKIP_BAR_UPDATE
  535. static
  536. void dp_rx_err_handle_bar(struct dp_soc *soc,
  537. struct dp_peer *peer,
  538. qdf_nbuf_t nbuf)
  539. {
  540. dp_info_rl("BAR update to H.W is skipped");
  541. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  542. }
  543. #else
  544. static
  545. void dp_rx_err_handle_bar(struct dp_soc *soc,
  546. struct dp_peer *peer,
  547. qdf_nbuf_t nbuf)
  548. {
  549. uint8_t *rx_tlv_hdr;
  550. unsigned char type, subtype;
  551. uint16_t start_seq_num;
  552. uint32_t tid;
  553. QDF_STATUS status;
  554. struct ieee80211_frame_bar *bar;
  555. /*
  556. * 1. Is this a BAR frame. If not Discard it.
  557. * 2. If it is, get the peer id, tid, ssn
  558. * 2a Do a tid update
  559. */
  560. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  561. bar = (struct ieee80211_frame_bar *)(rx_tlv_hdr + soc->rx_pkt_tlv_size);
  562. type = bar->i_fc[0] & IEEE80211_FC0_TYPE_MASK;
  563. subtype = bar->i_fc[0] & IEEE80211_FC0_SUBTYPE_MASK;
  564. if (!(type == IEEE80211_FC0_TYPE_CTL &&
  565. subtype == QDF_IEEE80211_FC0_SUBTYPE_BAR)) {
  566. dp_err_rl("Not a BAR frame!");
  567. return;
  568. }
  569. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, rx_tlv_hdr);
  570. qdf_assert_always(tid < DP_MAX_TIDS);
  571. start_seq_num = le16toh(bar->i_seq) >> IEEE80211_SEQ_SEQ_SHIFT;
  572. dp_info_rl("tid %u window_size %u start_seq_num %u",
  573. tid, peer->rx_tid[tid].ba_win_size, start_seq_num);
  574. status = dp_rx_tid_update_wifi3(peer, tid,
  575. peer->rx_tid[tid].ba_win_size,
  576. start_seq_num,
  577. true);
  578. if (status != QDF_STATUS_SUCCESS) {
  579. dp_err_rl("failed to handle bar frame update rx tid");
  580. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  581. } else {
  582. DP_STATS_INC(soc, rx.err.ssn_update_count, 1);
  583. }
  584. }
  585. #endif
  586. /**
  587. * _dp_rx_bar_frame_handle(): Core of the BAR frame handling
  588. * @soc: Datapath SoC handle
  589. * @nbuf: packet being processed
  590. * @mpdu_desc_info: mpdu desc info for the current packet
  591. * @tid: tid on which the packet arrived
  592. * @err_status: Flag to indicate if REO encountered an error while routing this
  593. * frame
  594. * @error_code: REO error code
  595. *
  596. * Return: None
  597. */
  598. static void
  599. _dp_rx_bar_frame_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  600. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  601. uint32_t tid, uint8_t err_status, uint32_t error_code)
  602. {
  603. uint16_t peer_id;
  604. struct dp_peer *peer;
  605. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  606. mpdu_desc_info->peer_meta_data);
  607. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  608. if (!peer)
  609. return;
  610. dp_info("BAR frame: "
  611. " peer_id = %d"
  612. " tid = %u"
  613. " SSN = %d"
  614. " error status = %d",
  615. peer->peer_id,
  616. tid,
  617. mpdu_desc_info->mpdu_seq,
  618. err_status);
  619. if (err_status == HAL_REO_ERROR_DETECTED) {
  620. switch (error_code) {
  621. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  622. case HAL_REO_ERR_BAR_FRAME_OOR:
  623. dp_rx_err_handle_bar(soc, peer, nbuf);
  624. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  625. break;
  626. default:
  627. DP_STATS_INC(soc, rx.bar_frame, 1);
  628. }
  629. }
  630. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  631. }
  632. #ifdef DP_INVALID_PEER_ASSERT
  633. #define DP_PDEV_INVALID_PEER_MSDU_CHECK(head, tail) \
  634. do { \
  635. qdf_assert_always(!(head)); \
  636. qdf_assert_always(!(tail)); \
  637. } while (0)
  638. #else
  639. #define DP_PDEV_INVALID_PEER_MSDU_CHECK(head, tail) /* no op */
  640. #endif
  641. /**
  642. * dp_rx_chain_msdus() - Function to chain all msdus of a mpdu
  643. * to pdev invalid peer list
  644. *
  645. * @soc: core DP main context
  646. * @nbuf: Buffer pointer
  647. * @rx_tlv_hdr: start of rx tlv header
  648. * @mac_id: mac id
  649. *
  650. * Return: bool: true for last msdu of mpdu
  651. */
  652. static bool
  653. dp_rx_chain_msdus(struct dp_soc *soc, qdf_nbuf_t nbuf,
  654. uint8_t *rx_tlv_hdr, uint8_t mac_id)
  655. {
  656. bool mpdu_done = false;
  657. qdf_nbuf_t curr_nbuf = NULL;
  658. qdf_nbuf_t tmp_nbuf = NULL;
  659. /* TODO: Currently only single radio is supported, hence
  660. * pdev hard coded to '0' index
  661. */
  662. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  663. if (!dp_pdev) {
  664. dp_rx_err_debug("%pK: pdev is null for mac_id = %d", soc, mac_id);
  665. return mpdu_done;
  666. }
  667. /* if invalid peer SG list has max values free the buffers in list
  668. * and treat current buffer as start of list
  669. *
  670. * current logic to detect the last buffer from attn_tlv is not reliable
  671. * in OFDMA UL scenario hence add max buffers check to avoid list pile
  672. * up
  673. */
  674. if (!dp_pdev->first_nbuf ||
  675. (dp_pdev->invalid_peer_head_msdu &&
  676. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST
  677. (dp_pdev->invalid_peer_head_msdu) >= DP_MAX_INVALID_BUFFERS)) {
  678. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  679. dp_pdev->ppdu_id = hal_rx_get_ppdu_id(soc->hal_soc,
  680. rx_tlv_hdr);
  681. dp_pdev->first_nbuf = true;
  682. /* If the new nbuf received is the first msdu of the
  683. * amsdu and there are msdus in the invalid peer msdu
  684. * list, then let us free all the msdus of the invalid
  685. * peer msdu list.
  686. * This scenario can happen when we start receiving
  687. * new a-msdu even before the previous a-msdu is completely
  688. * received.
  689. */
  690. curr_nbuf = dp_pdev->invalid_peer_head_msdu;
  691. while (curr_nbuf) {
  692. tmp_nbuf = curr_nbuf->next;
  693. dp_rx_nbuf_free(curr_nbuf);
  694. curr_nbuf = tmp_nbuf;
  695. }
  696. dp_pdev->invalid_peer_head_msdu = NULL;
  697. dp_pdev->invalid_peer_tail_msdu = NULL;
  698. dp_monitor_get_mpdu_status(dp_pdev, soc, rx_tlv_hdr);
  699. }
  700. if (dp_pdev->ppdu_id == hal_rx_attn_phy_ppdu_id_get(soc->hal_soc,
  701. rx_tlv_hdr) &&
  702. hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  703. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  704. qdf_assert_always(dp_pdev->first_nbuf == true);
  705. dp_pdev->first_nbuf = false;
  706. mpdu_done = true;
  707. }
  708. /*
  709. * For MCL, invalid_peer_head_msdu and invalid_peer_tail_msdu
  710. * should be NULL here, add the checking for debugging purpose
  711. * in case some corner case.
  712. */
  713. DP_PDEV_INVALID_PEER_MSDU_CHECK(dp_pdev->invalid_peer_head_msdu,
  714. dp_pdev->invalid_peer_tail_msdu);
  715. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  716. dp_pdev->invalid_peer_tail_msdu,
  717. nbuf);
  718. return mpdu_done;
  719. }
  720. /**
  721. * dp_rx_bar_frame_handle() - Function to handle err BAR frames
  722. * @soc: core DP main context
  723. * @ring_desc: Hal ring desc
  724. * @rx_desc: dp rx desc
  725. * @mpdu_desc_info: mpdu desc info
  726. *
  727. * Handle the error BAR frames received. Ensure the SOC level
  728. * stats are updated based on the REO error code. The BAR frames
  729. * are further processed by updating the Rx tids with the start
  730. * sequence number (SSN) and BA window size. Desc is returned
  731. * to the free desc list
  732. *
  733. * Return: none
  734. */
  735. static void
  736. dp_rx_bar_frame_handle(struct dp_soc *soc,
  737. hal_ring_desc_t ring_desc,
  738. struct dp_rx_desc *rx_desc,
  739. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  740. uint8_t err_status,
  741. uint32_t err_code)
  742. {
  743. qdf_nbuf_t nbuf;
  744. struct dp_pdev *pdev;
  745. struct rx_desc_pool *rx_desc_pool;
  746. uint8_t *rx_tlv_hdr;
  747. uint32_t tid;
  748. nbuf = rx_desc->nbuf;
  749. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  750. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  751. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  752. rx_desc->unmapped = 1;
  753. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  754. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  755. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  756. rx_tlv_hdr);
  757. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  758. _dp_rx_bar_frame_handle(soc, nbuf, mpdu_desc_info, tid, err_status,
  759. err_code);
  760. dp_rx_err_send_pktlog(soc, pdev, mpdu_desc_info, nbuf,
  761. QDF_TX_RX_STATUS_DROP, true);
  762. dp_rx_link_desc_return(soc, ring_desc,
  763. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  764. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  765. rx_desc->pool_id);
  766. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  767. &pdev->free_list_tail,
  768. rx_desc);
  769. }
  770. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  771. /**
  772. * dp_2k_jump_handle() - Function to handle 2k jump exception
  773. * on WBM ring
  774. *
  775. * @soc: core DP main context
  776. * @nbuf: buffer pointer
  777. * @rx_tlv_hdr: start of rx tlv header
  778. * @peer_id: peer id of first msdu
  779. * @tid: Tid for which exception occurred
  780. *
  781. * This function handles 2k jump violations arising out
  782. * of receiving aggregates in non BA case. This typically
  783. * may happen if aggregates are received on a QOS enabled TID
  784. * while Rx window size is still initialized to value of 2. Or
  785. * it may also happen if negotiated window size is 1 but peer
  786. * sends aggregates.
  787. *
  788. */
  789. void
  790. dp_2k_jump_handle(struct dp_soc *soc,
  791. qdf_nbuf_t nbuf,
  792. uint8_t *rx_tlv_hdr,
  793. uint16_t peer_id,
  794. uint8_t tid)
  795. {
  796. struct dp_peer *peer = NULL;
  797. struct dp_rx_tid *rx_tid = NULL;
  798. uint32_t frame_mask = FRAME_MASK_IPV4_ARP;
  799. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  800. if (!peer) {
  801. dp_rx_err_info_rl("%pK: peer not found", soc);
  802. goto free_nbuf;
  803. }
  804. if (tid >= DP_MAX_TIDS) {
  805. dp_info_rl("invalid tid");
  806. goto nbuf_deliver;
  807. }
  808. rx_tid = &peer->rx_tid[tid];
  809. qdf_spin_lock_bh(&rx_tid->tid_lock);
  810. /* only if BA session is active, allow send Delba */
  811. if (rx_tid->ba_status != DP_RX_BA_ACTIVE) {
  812. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  813. goto nbuf_deliver;
  814. }
  815. if (!rx_tid->delba_tx_status) {
  816. rx_tid->delba_tx_retry++;
  817. rx_tid->delba_tx_status = 1;
  818. rx_tid->delba_rcode =
  819. IEEE80211_REASON_QOS_SETUP_REQUIRED;
  820. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  821. if (soc->cdp_soc.ol_ops->send_delba) {
  822. DP_STATS_INC(soc, rx.err.rx_2k_jump_delba_sent,
  823. 1);
  824. soc->cdp_soc.ol_ops->send_delba(
  825. peer->vdev->pdev->soc->ctrl_psoc,
  826. peer->vdev->vdev_id,
  827. peer->mac_addr.raw,
  828. tid,
  829. rx_tid->delba_rcode,
  830. CDP_DELBA_2K_JUMP);
  831. }
  832. } else {
  833. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  834. }
  835. nbuf_deliver:
  836. if (dp_rx_deliver_special_frame(soc, peer->txrx_peer, nbuf, frame_mask,
  837. rx_tlv_hdr)) {
  838. DP_STATS_INC(soc, rx.err.rx_2k_jump_to_stack, 1);
  839. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  840. return;
  841. }
  842. free_nbuf:
  843. if (peer)
  844. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  845. DP_STATS_INC(soc, rx.err.rx_2k_jump_drop, 1);
  846. dp_rx_nbuf_free(nbuf);
  847. }
  848. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  849. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_KIWI)
  850. /**
  851. * dp_rx_null_q_handle_invalid_peer_id_exception() - to find exception
  852. * @soc: pointer to dp_soc struct
  853. * @pool_id: Pool id to find dp_pdev
  854. * @rx_tlv_hdr: TLV header of received packet
  855. * @nbuf: SKB
  856. *
  857. * In certain types of packets if peer_id is not correct then
  858. * driver may not be able find. Try finding peer by addr_2 of
  859. * received MPDU. If you find the peer then most likely sw_peer_id &
  860. * ast_idx is corrupted.
  861. *
  862. * Return: True if you find the peer by addr_2 of received MPDU else false
  863. */
  864. static bool
  865. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  866. uint8_t pool_id,
  867. uint8_t *rx_tlv_hdr,
  868. qdf_nbuf_t nbuf)
  869. {
  870. struct dp_peer *peer = NULL;
  871. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(soc->hal_soc, rx_tlv_hdr);
  872. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  873. struct ieee80211_frame *wh = (struct ieee80211_frame *)rx_pkt_hdr;
  874. if (!pdev) {
  875. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  876. soc, pool_id);
  877. return false;
  878. }
  879. /*
  880. * WAR- In certain types of packets if peer_id is not correct then
  881. * driver may not be able find. Try finding peer by addr_2 of
  882. * received MPDU
  883. */
  884. if (wh)
  885. peer = dp_peer_find_hash_find(soc, wh->i_addr2, 0,
  886. DP_VDEV_ALL, DP_MOD_ID_RX_ERR);
  887. if (peer) {
  888. dp_verbose_debug("MPDU sw_peer_id & ast_idx is corrupted");
  889. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  890. QDF_TRACE_LEVEL_DEBUG);
  891. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer_id,
  892. 1, qdf_nbuf_len(nbuf));
  893. dp_rx_nbuf_free(nbuf);
  894. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  895. return true;
  896. }
  897. return false;
  898. }
  899. /**
  900. * dp_rx_check_pkt_len() - Check for pktlen validity
  901. * @soc: DP SOC context
  902. * @pkt_len: computed length of the pkt from caller in bytes
  903. *
  904. * Return: true if pktlen > RX_BUFFER_SIZE, else return false
  905. *
  906. */
  907. static inline
  908. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  909. {
  910. if (qdf_unlikely(pkt_len > RX_DATA_BUFFER_SIZE)) {
  911. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_pkt_len,
  912. 1, pkt_len);
  913. return true;
  914. } else {
  915. return false;
  916. }
  917. }
  918. #else
  919. static inline bool
  920. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  921. uint8_t pool_id,
  922. uint8_t *rx_tlv_hdr,
  923. qdf_nbuf_t nbuf)
  924. {
  925. return false;
  926. }
  927. static inline
  928. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  929. {
  930. return false;
  931. }
  932. #endif
  933. /*
  934. * dp_rx_deliver_to_osif_stack() - function to deliver rx pkts to stack
  935. * @soc: DP soc
  936. * @vdv: DP vdev handle
  937. * @txrx_peer: pointer to the txrx_peer object
  938. * @nbuf: skb list head
  939. * @tail: skb list tail
  940. * @is_eapol: eapol pkt check
  941. *
  942. * Return: None
  943. */
  944. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  945. static inline void
  946. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  947. struct dp_vdev *vdev,
  948. struct dp_txrx_peer *txrx_peer,
  949. qdf_nbuf_t nbuf,
  950. qdf_nbuf_t tail,
  951. bool is_eapol)
  952. {
  953. if (is_eapol && soc->eapol_over_control_port)
  954. dp_rx_eapol_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  955. else
  956. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  957. }
  958. #else
  959. static inline void
  960. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  961. struct dp_vdev *vdev,
  962. struct dp_txrx_peer *txrx_peer,
  963. qdf_nbuf_t nbuf,
  964. qdf_nbuf_t tail,
  965. bool is_eapol)
  966. {
  967. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  968. }
  969. #endif
  970. #ifdef WLAN_FEATURE_11BE_MLO
  971. /*
  972. * dp_rx_err_match_dhost() - function to check whether dest-mac is correct
  973. * @eh: Ethernet header of incoming packet
  974. * @vdev: dp_vdev object of the VAP on which this data packet is received
  975. *
  976. * Return: 1 if the destination mac is correct,
  977. * 0 if this frame is not correctly destined to this VAP/MLD
  978. */
  979. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  980. {
  981. return ((qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  982. QDF_MAC_ADDR_SIZE) == 0) ||
  983. (qdf_mem_cmp(eh->ether_dhost, &vdev->mld_mac_addr.raw[0],
  984. QDF_MAC_ADDR_SIZE) == 0));
  985. }
  986. #else
  987. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  988. {
  989. return (qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  990. QDF_MAC_ADDR_SIZE) == 0);
  991. }
  992. #endif
  993. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  994. /**
  995. * dp_rx_err_drop_3addr_mcast() - Check if feature drop_3ddr_mcast is enabled
  996. * If so, drop the multicast frame.
  997. * @vdev: datapath vdev
  998. * @rx_tlv_hdr: TLV header
  999. *
  1000. * Return: true if packet is to be dropped,
  1001. * false, if packet is not dropped.
  1002. */
  1003. static bool
  1004. dp_rx_err_drop_3addr_mcast(struct dp_vdev *vdev, uint8_t *rx_tlv_hdr)
  1005. {
  1006. struct dp_soc *soc = vdev->pdev->soc;
  1007. if (!vdev->drop_3addr_mcast)
  1008. return false;
  1009. if (vdev->opmode != wlan_op_mode_sta)
  1010. return false;
  1011. if (hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  1012. return true;
  1013. return false;
  1014. }
  1015. /**
  1016. * dp_rx_err_is_pn_check_needed() - Check if the packet number check is needed
  1017. * for this frame received in REO error ring.
  1018. * @soc: Datapath SOC handle
  1019. * @error: REO error detected or not
  1020. * @error_code: Error code in case of REO error
  1021. *
  1022. * Return: true if pn check if needed in software,
  1023. * false, if pn check if not needed.
  1024. */
  1025. static inline bool
  1026. dp_rx_err_is_pn_check_needed(struct dp_soc *soc, uint8_t error,
  1027. uint32_t error_code)
  1028. {
  1029. return (soc->features.pn_in_reo_dest &&
  1030. (error == HAL_REO_ERROR_DETECTED &&
  1031. (hal_rx_reo_is_2k_jump(error_code) ||
  1032. hal_rx_reo_is_oor_error(error_code) ||
  1033. hal_rx_reo_is_bar_oor_2k_jump(error_code))));
  1034. }
  1035. /**
  1036. * dp_rx_null_q_desc_handle() - Function to handle NULL Queue
  1037. * descriptor violation on either a
  1038. * REO or WBM ring
  1039. *
  1040. * @soc: core DP main context
  1041. * @nbuf: buffer pointer
  1042. * @rx_tlv_hdr: start of rx tlv header
  1043. * @pool_id: mac id
  1044. * @txrx_peer: txrx peer handle
  1045. *
  1046. * This function handles NULL queue descriptor violations arising out
  1047. * a missing REO queue for a given peer or a given TID. This typically
  1048. * may happen if a packet is received on a QOS enabled TID before the
  1049. * ADDBA negotiation for that TID, when the TID queue is setup. Or
  1050. * it may also happen for MC/BC frames if they are not routed to the
  1051. * non-QOS TID queue, in the absence of any other default TID queue.
  1052. * This error can show up both in a REO destination or WBM release ring.
  1053. *
  1054. * Return: QDF_STATUS_SUCCESS, if nbuf handled successfully. QDF status code
  1055. * if nbuf could not be handled or dropped.
  1056. */
  1057. static QDF_STATUS
  1058. dp_rx_null_q_desc_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1059. uint8_t *rx_tlv_hdr, uint8_t pool_id,
  1060. struct dp_txrx_peer *txrx_peer)
  1061. {
  1062. uint32_t pkt_len;
  1063. uint16_t msdu_len;
  1064. struct dp_vdev *vdev;
  1065. uint8_t tid;
  1066. qdf_ether_header_t *eh;
  1067. struct hal_rx_msdu_metadata msdu_metadata;
  1068. uint16_t sa_idx = 0;
  1069. bool is_eapol = 0;
  1070. bool enh_flag;
  1071. qdf_nbuf_set_rx_chfrag_start(nbuf,
  1072. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1073. rx_tlv_hdr));
  1074. qdf_nbuf_set_rx_chfrag_end(nbuf,
  1075. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  1076. rx_tlv_hdr));
  1077. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1078. rx_tlv_hdr));
  1079. qdf_nbuf_set_da_valid(nbuf,
  1080. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  1081. rx_tlv_hdr));
  1082. qdf_nbuf_set_sa_valid(nbuf,
  1083. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  1084. rx_tlv_hdr));
  1085. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1086. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1087. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1088. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1089. if (dp_rx_check_pkt_len(soc, pkt_len))
  1090. goto drop_nbuf;
  1091. /* Set length in nbuf */
  1092. qdf_nbuf_set_pktlen(
  1093. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1094. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1095. }
  1096. /*
  1097. * Check if DMA completed -- msdu_done is the last bit
  1098. * to be written
  1099. */
  1100. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1101. dp_err_rl("MSDU DONE failure");
  1102. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1103. QDF_TRACE_LEVEL_INFO);
  1104. qdf_assert(0);
  1105. }
  1106. if (!txrx_peer &&
  1107. dp_rx_null_q_handle_invalid_peer_id_exception(soc, pool_id,
  1108. rx_tlv_hdr, nbuf))
  1109. return QDF_STATUS_E_FAILURE;
  1110. if (!txrx_peer) {
  1111. bool mpdu_done = false;
  1112. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  1113. if (!pdev) {
  1114. dp_err_rl("pdev is null for pool_id = %d", pool_id);
  1115. return QDF_STATUS_E_FAILURE;
  1116. }
  1117. dp_err_rl("txrx_peer is NULL");
  1118. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1119. qdf_nbuf_len(nbuf));
  1120. /* QCN9000 has the support enabled */
  1121. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support)) {
  1122. mpdu_done = true;
  1123. nbuf->next = NULL;
  1124. /* Trigger invalid peer handler wrapper */
  1125. dp_rx_process_invalid_peer_wrapper(soc,
  1126. nbuf, mpdu_done, pool_id);
  1127. } else {
  1128. mpdu_done = dp_rx_chain_msdus(soc, nbuf, rx_tlv_hdr, pool_id);
  1129. /* Trigger invalid peer handler wrapper */
  1130. dp_rx_process_invalid_peer_wrapper(soc,
  1131. pdev->invalid_peer_head_msdu,
  1132. mpdu_done, pool_id);
  1133. }
  1134. if (mpdu_done) {
  1135. pdev->invalid_peer_head_msdu = NULL;
  1136. pdev->invalid_peer_tail_msdu = NULL;
  1137. }
  1138. return QDF_STATUS_E_FAILURE;
  1139. }
  1140. vdev = txrx_peer->vdev;
  1141. if (!vdev) {
  1142. dp_err_rl("Null vdev!");
  1143. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1144. goto drop_nbuf;
  1145. }
  1146. /*
  1147. * Advance the packet start pointer by total size of
  1148. * pre-header TLV's
  1149. */
  1150. if (qdf_nbuf_is_frag(nbuf))
  1151. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1152. else
  1153. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1154. soc->rx_pkt_tlv_size));
  1155. DP_STATS_INC_PKT(vdev, rx_i.null_q_desc_pkt, 1, qdf_nbuf_len(nbuf));
  1156. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1157. if (dp_rx_err_drop_3addr_mcast(vdev, rx_tlv_hdr)) {
  1158. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.mcast_3addr_drop, 1);
  1159. goto drop_nbuf;
  1160. }
  1161. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  1162. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  1163. if ((sa_idx < 0) ||
  1164. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  1165. DP_STATS_INC(soc, rx.err.invalid_sa_da_idx, 1);
  1166. goto drop_nbuf;
  1167. }
  1168. }
  1169. if ((!soc->mec_fw_offload) &&
  1170. dp_rx_mcast_echo_check(soc, txrx_peer, rx_tlv_hdr, nbuf)) {
  1171. /* this is a looped back MCBC pkt, drop it */
  1172. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1173. qdf_nbuf_len(nbuf));
  1174. goto drop_nbuf;
  1175. }
  1176. /*
  1177. * In qwrap mode if the received packet matches with any of the vdev
  1178. * mac addresses, drop it. Donot receive multicast packets originated
  1179. * from any proxysta.
  1180. */
  1181. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  1182. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1183. qdf_nbuf_len(nbuf));
  1184. goto drop_nbuf;
  1185. }
  1186. if (qdf_unlikely(txrx_peer->nawds_enabled &&
  1187. hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1188. rx_tlv_hdr))) {
  1189. dp_err_rl("free buffer for multicast packet");
  1190. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.nawds_mcast_drop, 1);
  1191. goto drop_nbuf;
  1192. }
  1193. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  1194. dp_err_rl("mcast Policy Check Drop pkt");
  1195. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.policy_check_drop, 1);
  1196. goto drop_nbuf;
  1197. }
  1198. /* WDS Source Port Learning */
  1199. if (!soc->ast_offload_support &&
  1200. qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  1201. vdev->wds_enabled))
  1202. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, txrx_peer, nbuf,
  1203. msdu_metadata);
  1204. if (hal_rx_is_unicast(soc->hal_soc, rx_tlv_hdr)) {
  1205. struct dp_peer *peer;
  1206. tid = hal_rx_tid_get(soc->hal_soc, rx_tlv_hdr);
  1207. peer = dp_peer_get_ref_by_id(soc, txrx_peer->peer_id,
  1208. DP_MOD_ID_RX_ERR);
  1209. if (peer) {
  1210. if (!peer->rx_tid[tid].hw_qdesc_vaddr_unaligned)
  1211. dp_rx_tid_setup_wifi3(peer, tid, 1,
  1212. IEEE80211_SEQ_MAX);
  1213. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  1214. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  1215. }
  1216. }
  1217. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1218. if (!txrx_peer->authorize) {
  1219. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf) ||
  1220. qdf_nbuf_is_ipv4_wapi_pkt(nbuf);
  1221. if (is_eapol) {
  1222. if (!dp_rx_err_match_dhost(eh, vdev))
  1223. goto drop_nbuf;
  1224. } else {
  1225. goto drop_nbuf;
  1226. }
  1227. }
  1228. /*
  1229. * Drop packets in this path if cce_match is found. Packets will come
  1230. * in following path depending on whether tidQ is setup.
  1231. * 1. If tidQ is setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE and
  1232. * cce_match = 1
  1233. * Packets with WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE are already
  1234. * dropped.
  1235. * 2. If tidQ is not setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ERROR and
  1236. * cce_match = 1
  1237. * These packets need to be dropped and should not get delivered
  1238. * to stack.
  1239. */
  1240. if (qdf_unlikely(dp_rx_err_cce_drop(soc, vdev, nbuf, rx_tlv_hdr))) {
  1241. goto drop_nbuf;
  1242. }
  1243. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1244. qdf_nbuf_set_next(nbuf, NULL);
  1245. dp_rx_deliver_raw(vdev, nbuf, txrx_peer);
  1246. } else {
  1247. enh_flag = vdev->pdev->enhanced_stats_en;
  1248. qdf_nbuf_set_next(nbuf, NULL);
  1249. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1250. enh_flag);
  1251. /*
  1252. * Update the protocol tag in SKB based on
  1253. * CCE metadata
  1254. */
  1255. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1256. EXCEPTION_DEST_RING_ID,
  1257. true, true);
  1258. /* Update the flow tag in SKB based on FSE metadata */
  1259. dp_rx_update_flow_tag(soc, vdev, nbuf,
  1260. rx_tlv_hdr, true);
  1261. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(
  1262. soc->hal_soc, rx_tlv_hdr) &&
  1263. (vdev->rx_decap_type ==
  1264. htt_cmn_pkt_type_ethernet))) {
  1265. DP_PEER_MC_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1266. enh_flag);
  1267. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost))
  1268. DP_PEER_BC_INCC_PKT(txrx_peer, 1,
  1269. qdf_nbuf_len(nbuf),
  1270. enh_flag);
  1271. }
  1272. qdf_nbuf_set_exc_frame(nbuf, 1);
  1273. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  1274. is_eapol);
  1275. }
  1276. return QDF_STATUS_SUCCESS;
  1277. drop_nbuf:
  1278. dp_rx_nbuf_free(nbuf);
  1279. return QDF_STATUS_E_FAILURE;
  1280. }
  1281. /**
  1282. * dp_rx_reo_err_entry_process() - Handles for REO error entry processing
  1283. *
  1284. * @soc: core txrx main context
  1285. * @ring_desc: opaque pointer to the REO error ring descriptor
  1286. * @mpdu_desc_info: pointer to mpdu level description info
  1287. * @link_desc_va: pointer to msdu_link_desc virtual address
  1288. * @err_code: reo erro code fetched from ring entry
  1289. *
  1290. * Function to handle msdus fetched from msdu link desc, currently
  1291. * support REO error NULL queue, 2K jump, OOR.
  1292. *
  1293. * Return: msdu count processed
  1294. */
  1295. static uint32_t
  1296. dp_rx_reo_err_entry_process(struct dp_soc *soc,
  1297. void *ring_desc,
  1298. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  1299. void *link_desc_va,
  1300. enum hal_reo_error_code err_code)
  1301. {
  1302. uint32_t rx_bufs_used = 0;
  1303. struct dp_pdev *pdev;
  1304. int i;
  1305. uint8_t *rx_tlv_hdr_first;
  1306. uint8_t *rx_tlv_hdr_last;
  1307. uint32_t tid = DP_MAX_TIDS;
  1308. uint16_t peer_id;
  1309. struct dp_rx_desc *rx_desc;
  1310. struct rx_desc_pool *rx_desc_pool;
  1311. qdf_nbuf_t nbuf;
  1312. struct hal_buf_info buf_info;
  1313. struct hal_rx_msdu_list msdu_list;
  1314. uint16_t num_msdus;
  1315. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  1316. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  1317. /* First field in REO Dst ring Desc is buffer_addr_info */
  1318. void *buf_addr_info = ring_desc;
  1319. qdf_nbuf_t head_nbuf = NULL;
  1320. qdf_nbuf_t tail_nbuf = NULL;
  1321. uint16_t msdu_processed = 0;
  1322. QDF_STATUS status;
  1323. bool ret, is_pn_check_needed;
  1324. uint8_t rx_desc_pool_id;
  1325. struct dp_txrx_peer *txrx_peer = NULL;
  1326. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1327. hal_ring_handle_t hal_ring_hdl = soc->reo_exception_ring.hal_srng;
  1328. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1329. mpdu_desc_info->peer_meta_data);
  1330. is_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  1331. HAL_REO_ERROR_DETECTED,
  1332. err_code);
  1333. more_msdu_link_desc:
  1334. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  1335. &num_msdus);
  1336. for (i = 0; i < num_msdus; i++) {
  1337. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  1338. soc,
  1339. msdu_list.sw_cookie[i]);
  1340. qdf_assert_always(rx_desc);
  1341. nbuf = rx_desc->nbuf;
  1342. /*
  1343. * this is a unlikely scenario where the host is reaping
  1344. * a descriptor which it already reaped just a while ago
  1345. * but is yet to replenish it back to HW.
  1346. * In this case host will dump the last 128 descriptors
  1347. * including the software descriptor rx_desc and assert.
  1348. */
  1349. if (qdf_unlikely(!rx_desc->in_use) ||
  1350. qdf_unlikely(!nbuf)) {
  1351. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  1352. dp_info_rl("Reaping rx_desc not in use!");
  1353. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1354. ring_desc, rx_desc);
  1355. /* ignore duplicate RX desc and continue to process */
  1356. /* Pop out the descriptor */
  1357. continue;
  1358. }
  1359. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  1360. msdu_list.paddr[i]);
  1361. if (!ret) {
  1362. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1363. rx_desc->in_err_state = 1;
  1364. continue;
  1365. }
  1366. rx_desc_pool_id = rx_desc->pool_id;
  1367. /* all buffers from a MSDU link belong to same pdev */
  1368. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc_pool_id);
  1369. rx_desc_pool = &soc->rx_desc_buf[rx_desc_pool_id];
  1370. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1371. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  1372. rx_desc->unmapped = 1;
  1373. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1374. QDF_NBUF_CB_RX_PKT_LEN(nbuf) = msdu_list.msdu_info[i].msdu_len;
  1375. rx_bufs_used++;
  1376. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1377. &pdev->free_list_tail, rx_desc);
  1378. DP_RX_LIST_APPEND(head_nbuf, tail_nbuf, nbuf);
  1379. if (qdf_unlikely(msdu_list.msdu_info[i].msdu_flags &
  1380. HAL_MSDU_F_MSDU_CONTINUATION))
  1381. continue;
  1382. if (dp_rx_buffer_pool_refill(soc, head_nbuf,
  1383. rx_desc_pool_id)) {
  1384. /* MSDU queued back to the pool */
  1385. goto process_next_msdu;
  1386. }
  1387. rx_tlv_hdr_first = qdf_nbuf_data(head_nbuf);
  1388. rx_tlv_hdr_last = qdf_nbuf_data(tail_nbuf);
  1389. if (qdf_unlikely(head_nbuf != tail_nbuf)) {
  1390. nbuf = dp_rx_sg_create(soc, head_nbuf);
  1391. qdf_nbuf_set_is_frag(nbuf, 1);
  1392. DP_STATS_INC(soc, rx.err.reo_err_oor_sg_count, 1);
  1393. }
  1394. if (is_pn_check_needed) {
  1395. status = dp_rx_err_nbuf_pn_check(soc, ring_desc, nbuf);
  1396. if (QDF_IS_STATUS_ERROR(status)) {
  1397. DP_STATS_INC(soc, rx.err.pn_in_dest_check_fail,
  1398. 1);
  1399. dp_rx_nbuf_free(nbuf);
  1400. goto process_next_msdu;
  1401. }
  1402. hal_rx_tlv_populate_mpdu_desc_info(soc->hal_soc,
  1403. qdf_nbuf_data(nbuf),
  1404. mpdu_desc_info);
  1405. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1406. mpdu_desc_info->peer_meta_data);
  1407. if (mpdu_desc_info->bar_frame)
  1408. _dp_rx_bar_frame_handle(soc, nbuf,
  1409. mpdu_desc_info, tid,
  1410. HAL_REO_ERROR_DETECTED,
  1411. err_code);
  1412. }
  1413. switch (err_code) {
  1414. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  1415. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  1416. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  1417. /*
  1418. * only first msdu, mpdu start description tlv valid?
  1419. * and use it for following msdu.
  1420. */
  1421. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1422. rx_tlv_hdr_last))
  1423. tid = hal_rx_mpdu_start_tid_get(
  1424. soc->hal_soc,
  1425. rx_tlv_hdr_first);
  1426. dp_2k_jump_handle(soc, nbuf, rx_tlv_hdr_last,
  1427. peer_id, tid);
  1428. break;
  1429. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  1430. case HAL_REO_ERR_BAR_FRAME_OOR:
  1431. dp_rx_oor_handle(soc, nbuf, peer_id, rx_tlv_hdr_last);
  1432. break;
  1433. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1434. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(
  1435. soc, peer_id,
  1436. &txrx_ref_handle,
  1437. DP_MOD_ID_RX_ERR);
  1438. if (!txrx_peer)
  1439. dp_info_rl("txrx_peer is null peer_id %u",
  1440. peer_id);
  1441. dp_rx_null_q_desc_handle(soc, nbuf, rx_tlv_hdr_last,
  1442. rx_desc_pool_id, txrx_peer);
  1443. if (txrx_peer)
  1444. dp_txrx_peer_unref_delete(txrx_ref_handle,
  1445. DP_MOD_ID_RX_ERR);
  1446. break;
  1447. default:
  1448. dp_err_rl("Non-support error code %d", err_code);
  1449. dp_rx_nbuf_free(nbuf);
  1450. }
  1451. process_next_msdu:
  1452. msdu_processed++;
  1453. head_nbuf = NULL;
  1454. tail_nbuf = NULL;
  1455. }
  1456. /*
  1457. * If the msdu's are spread across multiple link-descriptors,
  1458. * we cannot depend solely on the msdu_count(e.g., if msdu is
  1459. * spread across multiple buffers).Hence, it is
  1460. * necessary to check the next link_descriptor and release
  1461. * all the msdu's that are part of it.
  1462. */
  1463. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  1464. link_desc_va,
  1465. &next_link_desc_addr_info);
  1466. if (hal_rx_is_buf_addr_info_valid(
  1467. &next_link_desc_addr_info)) {
  1468. /* Clear the next link desc info for the current link_desc */
  1469. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  1470. dp_rx_link_desc_return_by_addr(
  1471. soc,
  1472. buf_addr_info,
  1473. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1474. hal_rx_buffer_addr_info_get_paddr(
  1475. &next_link_desc_addr_info,
  1476. &buf_info);
  1477. /* buffer_addr_info is the first element of ring_desc */
  1478. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  1479. (uint32_t *)&next_link_desc_addr_info,
  1480. &buf_info);
  1481. link_desc_va =
  1482. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  1483. cur_link_desc_addr_info = next_link_desc_addr_info;
  1484. buf_addr_info = &cur_link_desc_addr_info;
  1485. goto more_msdu_link_desc;
  1486. }
  1487. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  1488. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1489. if (qdf_unlikely(msdu_processed != mpdu_desc_info->msdu_count))
  1490. DP_STATS_INC(soc, rx.err.msdu_count_mismatch, 1);
  1491. return rx_bufs_used;
  1492. }
  1493. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1494. /**
  1495. * dp_rx_process_rxdma_err() - Function to deliver rxdma unencrypted_err
  1496. * frames to OS or wifi parse errors.
  1497. * @soc: core DP main context
  1498. * @nbuf: buffer pointer
  1499. * @rx_tlv_hdr: start of rx tlv header
  1500. * @txrx_peer: peer reference
  1501. * @err_code: rxdma err code
  1502. * @mac_id: mac_id which is one of 3 mac_ids(Assuming mac_id and
  1503. * pool_id has same mapping)
  1504. *
  1505. * Return: None
  1506. */
  1507. void
  1508. dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1509. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *txrx_peer,
  1510. uint8_t err_code, uint8_t mac_id)
  1511. {
  1512. uint32_t pkt_len, l2_hdr_offset;
  1513. uint16_t msdu_len;
  1514. struct dp_vdev *vdev;
  1515. qdf_ether_header_t *eh;
  1516. bool is_broadcast;
  1517. /*
  1518. * Check if DMA completed -- msdu_done is the last bit
  1519. * to be written
  1520. */
  1521. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1522. dp_err_rl("MSDU DONE failure");
  1523. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1524. QDF_TRACE_LEVEL_INFO);
  1525. qdf_assert(0);
  1526. }
  1527. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc,
  1528. rx_tlv_hdr);
  1529. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1530. pkt_len = msdu_len + l2_hdr_offset + soc->rx_pkt_tlv_size;
  1531. if (dp_rx_check_pkt_len(soc, pkt_len)) {
  1532. /* Drop & free packet */
  1533. dp_rx_nbuf_free(nbuf);
  1534. return;
  1535. }
  1536. /* Set length in nbuf */
  1537. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1538. qdf_nbuf_set_next(nbuf, NULL);
  1539. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1540. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1541. if (!txrx_peer) {
  1542. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP, "txrx_peer is NULL");
  1543. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1544. qdf_nbuf_len(nbuf));
  1545. /* Trigger invalid peer handler wrapper */
  1546. dp_rx_process_invalid_peer_wrapper(soc, nbuf, true, mac_id);
  1547. return;
  1548. }
  1549. vdev = txrx_peer->vdev;
  1550. if (!vdev) {
  1551. dp_rx_err_info_rl("%pK: INVALID vdev %pK OR osif_rx", soc,
  1552. vdev);
  1553. /* Drop & free packet */
  1554. dp_rx_nbuf_free(nbuf);
  1555. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1556. return;
  1557. }
  1558. /*
  1559. * Advance the packet start pointer by total size of
  1560. * pre-header TLV's
  1561. */
  1562. dp_rx_skip_tlvs(soc, nbuf, l2_hdr_offset);
  1563. if (err_code == HAL_RXDMA_ERR_WIFI_PARSE) {
  1564. uint8_t *pkt_type;
  1565. pkt_type = qdf_nbuf_data(nbuf) + (2 * QDF_MAC_ADDR_SIZE);
  1566. if (*(uint16_t *)pkt_type == htons(QDF_ETH_TYPE_8021Q)) {
  1567. if (*(uint16_t *)(pkt_type + DP_SKIP_VLAN) ==
  1568. htons(QDF_LLC_STP)) {
  1569. DP_STATS_INC(vdev->pdev, vlan_tag_stp_cnt, 1);
  1570. goto process_mesh;
  1571. } else {
  1572. goto process_rx;
  1573. }
  1574. }
  1575. }
  1576. if (vdev->rx_decap_type == htt_cmn_pkt_type_raw)
  1577. goto process_mesh;
  1578. /*
  1579. * WAPI cert AP sends rekey frames as unencrypted.
  1580. * Thus RXDMA will report unencrypted frame error.
  1581. * To pass WAPI cert case, SW needs to pass unencrypted
  1582. * rekey frame to stack.
  1583. */
  1584. if (qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1585. goto process_rx;
  1586. }
  1587. /*
  1588. * In dynamic WEP case rekey frames are not encrypted
  1589. * similar to WAPI. Allow EAPOL when 8021+wep is enabled and
  1590. * key install is already done
  1591. */
  1592. if ((vdev->sec_type == cdp_sec_type_wep104) &&
  1593. (qdf_nbuf_is_ipv4_eapol_pkt(nbuf)))
  1594. goto process_rx;
  1595. process_mesh:
  1596. if (!vdev->mesh_vdev && err_code == HAL_RXDMA_ERR_UNENCRYPTED) {
  1597. dp_rx_nbuf_free(nbuf);
  1598. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1599. return;
  1600. }
  1601. if (vdev->mesh_vdev) {
  1602. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  1603. == QDF_STATUS_SUCCESS) {
  1604. dp_rx_err_info("%pK: mesh pkt filtered", soc);
  1605. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  1606. dp_rx_nbuf_free(nbuf);
  1607. return;
  1608. }
  1609. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, txrx_peer);
  1610. }
  1611. process_rx:
  1612. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1613. rx_tlv_hdr) &&
  1614. (vdev->rx_decap_type ==
  1615. htt_cmn_pkt_type_ethernet))) {
  1616. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1617. is_broadcast = (QDF_IS_ADDR_BROADCAST
  1618. (eh->ether_dhost)) ? 1 : 0 ;
  1619. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.multicast, 1,
  1620. qdf_nbuf_len(nbuf));
  1621. if (is_broadcast) {
  1622. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.bcast, 1,
  1623. qdf_nbuf_len(nbuf));
  1624. }
  1625. }
  1626. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1627. dp_rx_deliver_raw(vdev, nbuf, txrx_peer);
  1628. } else {
  1629. /* Update the protocol tag in SKB based on CCE metadata */
  1630. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1631. EXCEPTION_DEST_RING_ID, true, true);
  1632. /* Update the flow tag in SKB based on FSE metadata */
  1633. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr, true);
  1634. DP_PEER_STATS_FLAT_INC(txrx_peer, to_stack.num, 1);
  1635. qdf_nbuf_set_exc_frame(nbuf, 1);
  1636. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  1637. }
  1638. return;
  1639. }
  1640. /**
  1641. * dp_rx_process_mic_error(): Function to pass mic error indication to umac
  1642. * @soc: core DP main context
  1643. * @nbuf: buffer pointer
  1644. * @rx_tlv_hdr: start of rx tlv header
  1645. * @txrx_peer: txrx peer handle
  1646. *
  1647. * return: void
  1648. */
  1649. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1650. uint8_t *rx_tlv_hdr,
  1651. struct dp_txrx_peer *txrx_peer)
  1652. {
  1653. struct dp_vdev *vdev = NULL;
  1654. struct dp_pdev *pdev = NULL;
  1655. struct ol_if_ops *tops = NULL;
  1656. uint16_t rx_seq, fragno;
  1657. uint8_t is_raw;
  1658. unsigned int tid;
  1659. QDF_STATUS status;
  1660. struct cdp_rx_mic_err_info mic_failure_info;
  1661. if (!hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1662. rx_tlv_hdr))
  1663. return;
  1664. if (!txrx_peer) {
  1665. dp_info_rl("txrx_peer not found");
  1666. goto fail;
  1667. }
  1668. vdev = txrx_peer->vdev;
  1669. if (!vdev) {
  1670. dp_info_rl("VDEV not found");
  1671. goto fail;
  1672. }
  1673. pdev = vdev->pdev;
  1674. if (!pdev) {
  1675. dp_info_rl("PDEV not found");
  1676. goto fail;
  1677. }
  1678. is_raw = HAL_IS_DECAP_FORMAT_RAW(soc->hal_soc, qdf_nbuf_data(nbuf));
  1679. if (is_raw) {
  1680. fragno = dp_rx_frag_get_mpdu_frag_number(soc,
  1681. qdf_nbuf_data(nbuf));
  1682. /* Can get only last fragment */
  1683. if (fragno) {
  1684. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  1685. qdf_nbuf_data(nbuf));
  1686. rx_seq = hal_rx_get_rx_sequence(soc->hal_soc,
  1687. qdf_nbuf_data(nbuf));
  1688. status = dp_rx_defrag_add_last_frag(soc, txrx_peer,
  1689. tid, rx_seq, nbuf);
  1690. dp_info_rl("Frag pkt seq# %d frag# %d consumed "
  1691. "status %d !", rx_seq, fragno, status);
  1692. return;
  1693. }
  1694. }
  1695. if (hal_rx_mpdu_get_addr1(soc->hal_soc, qdf_nbuf_data(nbuf),
  1696. &mic_failure_info.da_mac_addr.bytes[0])) {
  1697. dp_err_rl("Failed to get da_mac_addr");
  1698. goto fail;
  1699. }
  1700. if (hal_rx_mpdu_get_addr2(soc->hal_soc, qdf_nbuf_data(nbuf),
  1701. &mic_failure_info.ta_mac_addr.bytes[0])) {
  1702. dp_err_rl("Failed to get ta_mac_addr");
  1703. goto fail;
  1704. }
  1705. mic_failure_info.key_id = 0;
  1706. mic_failure_info.multicast =
  1707. IEEE80211_IS_MULTICAST(mic_failure_info.da_mac_addr.bytes);
  1708. qdf_mem_zero(mic_failure_info.tsc, MIC_SEQ_CTR_SIZE);
  1709. mic_failure_info.frame_type = cdp_rx_frame_type_802_11;
  1710. mic_failure_info.data = NULL;
  1711. mic_failure_info.vdev_id = vdev->vdev_id;
  1712. tops = pdev->soc->cdp_soc.ol_ops;
  1713. if (tops->rx_mic_error)
  1714. tops->rx_mic_error(soc->ctrl_psoc, pdev->pdev_id,
  1715. &mic_failure_info);
  1716. fail:
  1717. dp_rx_nbuf_free(nbuf);
  1718. return;
  1719. }
  1720. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  1721. defined(WLAN_MCAST_MLO)
  1722. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1723. struct dp_vdev *vdev,
  1724. struct dp_txrx_peer *peer,
  1725. qdf_nbuf_t nbuf)
  1726. {
  1727. if (soc->arch_ops.dp_rx_mcast_handler) {
  1728. if (soc->arch_ops.dp_rx_mcast_handler(soc, vdev, peer, nbuf))
  1729. return true;
  1730. }
  1731. return false;
  1732. }
  1733. #else
  1734. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1735. struct dp_vdev *vdev,
  1736. struct dp_txrx_peer *peer,
  1737. qdf_nbuf_t nbuf)
  1738. {
  1739. return false;
  1740. }
  1741. #endif
  1742. /**
  1743. * dp_rx_err_route_hdl() - Function to send EAPOL frames to stack
  1744. * Free any other packet which comes in
  1745. * this path.
  1746. *
  1747. * @soc: core DP main context
  1748. * @nbuf: buffer pointer
  1749. * @txrx_peer: txrx peer handle
  1750. * @rx_tlv_hdr: start of rx tlv header
  1751. * @err_src: rxdma/reo
  1752. *
  1753. * This function indicates EAPOL frame received in wbm error ring to stack.
  1754. * Any other frame should be dropped.
  1755. *
  1756. * Return: SUCCESS if delivered to stack
  1757. */
  1758. static void
  1759. dp_rx_err_route_hdl(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1760. struct dp_txrx_peer *txrx_peer, uint8_t *rx_tlv_hdr,
  1761. enum hal_rx_wbm_error_source err_src)
  1762. {
  1763. uint32_t pkt_len;
  1764. uint16_t msdu_len;
  1765. struct dp_vdev *vdev;
  1766. struct hal_rx_msdu_metadata msdu_metadata;
  1767. bool is_eapol;
  1768. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1769. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1770. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1771. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1772. if (dp_rx_check_pkt_len(soc, pkt_len))
  1773. goto drop_nbuf;
  1774. /* Set length in nbuf */
  1775. qdf_nbuf_set_pktlen(
  1776. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1777. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1778. }
  1779. /*
  1780. * Check if DMA completed -- msdu_done is the last bit
  1781. * to be written
  1782. */
  1783. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1784. dp_err_rl("MSDU DONE failure");
  1785. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1786. QDF_TRACE_LEVEL_INFO);
  1787. qdf_assert(0);
  1788. }
  1789. if (!txrx_peer)
  1790. goto drop_nbuf;
  1791. vdev = txrx_peer->vdev;
  1792. if (!vdev) {
  1793. dp_err_rl("Null vdev!");
  1794. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1795. goto drop_nbuf;
  1796. }
  1797. /*
  1798. * Advance the packet start pointer by total size of
  1799. * pre-header TLV's
  1800. */
  1801. if (qdf_nbuf_is_frag(nbuf))
  1802. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1803. else
  1804. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1805. soc->rx_pkt_tlv_size));
  1806. if (dp_rx_igmp_handler(soc, vdev, txrx_peer, nbuf))
  1807. return;
  1808. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1809. /*
  1810. * Indicate EAPOL frame to stack only when vap mac address
  1811. * matches the destination address.
  1812. */
  1813. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  1814. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1815. qdf_ether_header_t *eh =
  1816. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1817. if (dp_rx_err_match_dhost(eh, vdev)) {
  1818. DP_STATS_INC_PKT(vdev, rx_i.routed_eapol_pkt, 1,
  1819. qdf_nbuf_len(nbuf));
  1820. /*
  1821. * Update the protocol tag in SKB based on
  1822. * CCE metadata.
  1823. */
  1824. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1825. EXCEPTION_DEST_RING_ID,
  1826. true, true);
  1827. /* Update the flow tag in SKB based on FSE metadata */
  1828. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1829. true);
  1830. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1,
  1831. qdf_nbuf_len(nbuf),
  1832. vdev->pdev->enhanced_stats_en);
  1833. qdf_nbuf_set_exc_frame(nbuf, 1);
  1834. qdf_nbuf_set_next(nbuf, NULL);
  1835. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf,
  1836. NULL, is_eapol);
  1837. return;
  1838. }
  1839. }
  1840. drop_nbuf:
  1841. DP_STATS_INCC(soc, rx.reo2rel_route_drop, 1,
  1842. err_src == HAL_RX_WBM_ERR_SRC_REO);
  1843. DP_STATS_INCC(soc, rx.rxdma2rel_route_drop, 1,
  1844. err_src == HAL_RX_WBM_ERR_SRC_RXDMA);
  1845. dp_rx_nbuf_free(nbuf);
  1846. }
  1847. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1848. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  1849. /**
  1850. * dp_rx_link_cookie_check() - Validate link desc cookie
  1851. * @ring_desc: ring descriptor
  1852. *
  1853. * Return: qdf status
  1854. */
  1855. static inline QDF_STATUS
  1856. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1857. {
  1858. if (qdf_unlikely(HAL_RX_REO_BUF_LINK_COOKIE_INVALID_GET(ring_desc)))
  1859. return QDF_STATUS_E_FAILURE;
  1860. return QDF_STATUS_SUCCESS;
  1861. }
  1862. /**
  1863. * dp_rx_link_cookie_invalidate() - Invalidate link desc cookie
  1864. * @ring_desc: ring descriptor
  1865. *
  1866. * Return: None
  1867. */
  1868. static inline void
  1869. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1870. {
  1871. HAL_RX_REO_BUF_LINK_COOKIE_INVALID_SET(ring_desc);
  1872. }
  1873. #else
  1874. static inline QDF_STATUS
  1875. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1876. {
  1877. return QDF_STATUS_SUCCESS;
  1878. }
  1879. static inline void
  1880. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1881. {
  1882. }
  1883. #endif
  1884. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1885. /**
  1886. * dp_rx_err_ring_record_entry() - Record rx err ring history
  1887. * @soc: Datapath soc structure
  1888. * @paddr: paddr of the buffer in RX err ring
  1889. * @sw_cookie: SW cookie of the buffer in RX err ring
  1890. * @rbm: Return buffer manager of the buffer in RX err ring
  1891. *
  1892. * Returns: None
  1893. */
  1894. static inline void
  1895. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1896. uint32_t sw_cookie, uint8_t rbm)
  1897. {
  1898. struct dp_buf_info_record *record;
  1899. uint32_t idx;
  1900. if (qdf_unlikely(!soc->rx_err_ring_history))
  1901. return;
  1902. idx = dp_history_get_next_index(&soc->rx_err_ring_history->index,
  1903. DP_RX_ERR_HIST_MAX);
  1904. /* No NULL check needed for record since its an array */
  1905. record = &soc->rx_err_ring_history->entry[idx];
  1906. record->timestamp = qdf_get_log_timestamp();
  1907. record->hbi.paddr = paddr;
  1908. record->hbi.sw_cookie = sw_cookie;
  1909. record->hbi.rbm = rbm;
  1910. }
  1911. #else
  1912. static inline void
  1913. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1914. uint32_t sw_cookie, uint8_t rbm)
  1915. {
  1916. }
  1917. #endif
  1918. #ifdef HANDLE_RX_REROUTE_ERR
  1919. static int dp_rx_err_handle_msdu_buf(struct dp_soc *soc,
  1920. hal_ring_desc_t ring_desc)
  1921. {
  1922. int lmac_id = DP_INVALID_LMAC_ID;
  1923. struct dp_rx_desc *rx_desc;
  1924. struct hal_buf_info hbi;
  1925. struct dp_pdev *pdev;
  1926. struct rx_desc_pool *rx_desc_pool;
  1927. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1928. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, hbi.sw_cookie);
  1929. /* sanity */
  1930. if (!rx_desc) {
  1931. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_invalid_cookie, 1);
  1932. goto assert_return;
  1933. }
  1934. if (!rx_desc->nbuf)
  1935. goto assert_return;
  1936. dp_rx_err_ring_record_entry(soc, hbi.paddr,
  1937. hbi.sw_cookie,
  1938. hal_rx_ret_buf_manager_get(soc->hal_soc,
  1939. ring_desc));
  1940. if (hbi.paddr != qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0)) {
  1941. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1942. rx_desc->in_err_state = 1;
  1943. goto assert_return;
  1944. }
  1945. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1946. /* After this point the rx_desc and nbuf are valid */
  1947. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1948. qdf_assert_always(!rx_desc->unmapped);
  1949. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  1950. rx_desc->unmapped = 1;
  1951. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1952. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  1953. rx_desc->pool_id);
  1954. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  1955. lmac_id = rx_desc->pool_id;
  1956. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1957. &pdev->free_list_tail,
  1958. rx_desc);
  1959. return lmac_id;
  1960. assert_return:
  1961. qdf_assert(0);
  1962. return lmac_id;
  1963. }
  1964. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1965. {
  1966. int ret;
  1967. uint64_t cur_time_stamp;
  1968. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_rcved, 1);
  1969. /* Recover if overall error count exceeds threshold */
  1970. if (soc->stats.rx.err.reo_err_msdu_buf_rcved >
  1971. DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD) {
  1972. dp_err("pkt threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1973. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1974. soc->rx_route_err_start_pkt_ts);
  1975. qdf_trigger_self_recovery(NULL, QDF_RX_REG_PKT_ROUTE_ERR);
  1976. }
  1977. cur_time_stamp = qdf_get_log_timestamp_usecs();
  1978. if (!soc->rx_route_err_start_pkt_ts)
  1979. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1980. /* Recover if threshold number of packets received in threshold time */
  1981. if ((cur_time_stamp - soc->rx_route_err_start_pkt_ts) >
  1982. DP_RX_ERR_ROUTE_TIMEOUT_US) {
  1983. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1984. if (soc->rx_route_err_in_window >
  1985. DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT) {
  1986. qdf_trigger_self_recovery(NULL,
  1987. QDF_RX_REG_PKT_ROUTE_ERR);
  1988. dp_err("rate threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1989. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1990. soc->rx_route_err_start_pkt_ts);
  1991. } else {
  1992. soc->rx_route_err_in_window = 1;
  1993. }
  1994. } else {
  1995. soc->rx_route_err_in_window++;
  1996. }
  1997. ret = dp_rx_err_handle_msdu_buf(soc, ring_desc);
  1998. return ret;
  1999. }
  2000. #else /* HANDLE_RX_REROUTE_ERR */
  2001. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  2002. {
  2003. qdf_assert_always(0);
  2004. return DP_INVALID_LMAC_ID;
  2005. }
  2006. #endif /* HANDLE_RX_REROUTE_ERR */
  2007. uint32_t
  2008. dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2009. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  2010. {
  2011. hal_ring_desc_t ring_desc;
  2012. hal_soc_handle_t hal_soc;
  2013. uint32_t count = 0;
  2014. uint32_t rx_bufs_used = 0;
  2015. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  2016. uint8_t mac_id = 0;
  2017. uint8_t buf_type;
  2018. uint8_t err_status;
  2019. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  2020. struct hal_buf_info hbi;
  2021. struct dp_pdev *dp_pdev;
  2022. struct dp_srng *dp_rxdma_srng;
  2023. struct rx_desc_pool *rx_desc_pool;
  2024. void *link_desc_va;
  2025. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  2026. uint16_t num_msdus;
  2027. struct dp_rx_desc *rx_desc = NULL;
  2028. QDF_STATUS status;
  2029. bool ret;
  2030. uint32_t error_code = 0;
  2031. bool sw_pn_check_needed;
  2032. int max_reap_limit = dp_rx_get_loop_pkt_limit(soc);
  2033. int i, rx_bufs_reaped_total;
  2034. /* Debug -- Remove later */
  2035. qdf_assert(soc && hal_ring_hdl);
  2036. hal_soc = soc->hal_soc;
  2037. /* Debug -- Remove later */
  2038. qdf_assert(hal_soc);
  2039. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  2040. /* TODO */
  2041. /*
  2042. * Need API to convert from hal_ring pointer to
  2043. * Ring Type / Ring Id combo
  2044. */
  2045. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  2046. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK", soc,
  2047. hal_ring_hdl);
  2048. goto done;
  2049. }
  2050. while (qdf_likely(quota-- && (ring_desc =
  2051. hal_srng_dst_peek(hal_soc,
  2052. hal_ring_hdl)))) {
  2053. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  2054. err_status = hal_rx_err_status_get(hal_soc, ring_desc);
  2055. buf_type = hal_rx_reo_buf_type_get(hal_soc, ring_desc);
  2056. if (err_status == HAL_REO_ERROR_DETECTED)
  2057. error_code = hal_rx_get_reo_error_code(hal_soc,
  2058. ring_desc);
  2059. qdf_mem_set(&mpdu_desc_info, sizeof(mpdu_desc_info), 0);
  2060. sw_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  2061. err_status,
  2062. error_code);
  2063. if (!sw_pn_check_needed) {
  2064. /*
  2065. * MPDU desc info will be present in the REO desc
  2066. * only in the below scenarios
  2067. * 1) pn_in_dest_disabled: always
  2068. * 2) pn_in_dest enabled: All cases except 2k-jup
  2069. * and OOR errors
  2070. */
  2071. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc,
  2072. &mpdu_desc_info);
  2073. }
  2074. if (HAL_RX_REO_DESC_MSDU_COUNT_GET(ring_desc) == 0)
  2075. goto next_entry;
  2076. /*
  2077. * For REO error ring, only MSDU LINK DESC is expected.
  2078. * Handle HAL_RX_REO_MSDU_BUF_ADDR_TYPE exception case.
  2079. */
  2080. if (qdf_unlikely(buf_type != HAL_RX_REO_MSDU_LINK_DESC_TYPE)) {
  2081. int lmac_id;
  2082. lmac_id = dp_rx_err_exception(soc, ring_desc);
  2083. if (lmac_id >= 0)
  2084. rx_bufs_reaped[lmac_id] += 1;
  2085. goto next_entry;
  2086. }
  2087. hal_rx_buf_cookie_rbm_get(hal_soc, (uint32_t *)ring_desc,
  2088. &hbi);
  2089. /*
  2090. * check for the magic number in the sw cookie
  2091. */
  2092. qdf_assert_always((hbi.sw_cookie >> LINK_DESC_ID_SHIFT) &
  2093. soc->link_desc_id_start);
  2094. status = dp_rx_link_cookie_check(ring_desc);
  2095. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  2096. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  2097. break;
  2098. }
  2099. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2100. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  2101. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  2102. &num_msdus);
  2103. if (!num_msdus ||
  2104. !dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[0])) {
  2105. dp_rx_err_info_rl("Invalid MSDU info num_msdus %u cookie: 0x%x",
  2106. num_msdus, msdu_list.sw_cookie[0]);
  2107. dp_rx_link_desc_return(soc, ring_desc,
  2108. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  2109. goto next_entry;
  2110. }
  2111. dp_rx_err_ring_record_entry(soc, msdu_list.paddr[0],
  2112. msdu_list.sw_cookie[0],
  2113. msdu_list.rbm[0]);
  2114. // TODO - BE- Check if the RBM is to be checked for all chips
  2115. if (qdf_unlikely((msdu_list.rbm[0] !=
  2116. dp_rx_get_rx_bm_id(soc)) &&
  2117. (msdu_list.rbm[0] !=
  2118. soc->idle_link_bm_id) &&
  2119. (msdu_list.rbm[0] !=
  2120. dp_rx_get_defrag_bm_id(soc)))) {
  2121. /* TODO */
  2122. /* Call appropriate handler */
  2123. if (!wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  2124. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  2125. dp_rx_err_err("%pK: Invalid RBM %d",
  2126. soc, msdu_list.rbm[0]);
  2127. }
  2128. /* Return link descriptor through WBM ring (SW2WBM)*/
  2129. dp_rx_link_desc_return(soc, ring_desc,
  2130. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  2131. goto next_entry;
  2132. }
  2133. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2134. soc,
  2135. msdu_list.sw_cookie[0]);
  2136. qdf_assert_always(rx_desc);
  2137. mac_id = rx_desc->pool_id;
  2138. if (sw_pn_check_needed) {
  2139. goto process_reo_error_code;
  2140. }
  2141. if (mpdu_desc_info.bar_frame) {
  2142. qdf_assert_always(mpdu_desc_info.msdu_count == 1);
  2143. dp_rx_bar_frame_handle(soc, ring_desc, rx_desc,
  2144. &mpdu_desc_info, err_status,
  2145. error_code);
  2146. rx_bufs_reaped[mac_id] += 1;
  2147. goto next_entry;
  2148. }
  2149. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  2150. /*
  2151. * We only handle one msdu per link desc for fragmented
  2152. * case. We drop the msdus and release the link desc
  2153. * back if there are more than one msdu in link desc.
  2154. */
  2155. if (qdf_unlikely(num_msdus > 1)) {
  2156. count = dp_rx_msdus_drop(soc, ring_desc,
  2157. &mpdu_desc_info,
  2158. &mac_id, quota);
  2159. rx_bufs_reaped[mac_id] += count;
  2160. goto next_entry;
  2161. }
  2162. /*
  2163. * this is a unlikely scenario where the host is reaping
  2164. * a descriptor which it already reaped just a while ago
  2165. * but is yet to replenish it back to HW.
  2166. * In this case host will dump the last 128 descriptors
  2167. * including the software descriptor rx_desc and assert.
  2168. */
  2169. if (qdf_unlikely(!rx_desc->in_use)) {
  2170. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  2171. dp_info_rl("Reaping rx_desc not in use!");
  2172. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  2173. ring_desc, rx_desc);
  2174. /* ignore duplicate RX desc and continue */
  2175. /* Pop out the descriptor */
  2176. goto next_entry;
  2177. }
  2178. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  2179. msdu_list.paddr[0]);
  2180. if (!ret) {
  2181. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  2182. rx_desc->in_err_state = 1;
  2183. goto next_entry;
  2184. }
  2185. count = dp_rx_frag_handle(soc,
  2186. ring_desc, &mpdu_desc_info,
  2187. rx_desc, &mac_id, quota);
  2188. rx_bufs_reaped[mac_id] += count;
  2189. DP_STATS_INC(soc, rx.rx_frags, 1);
  2190. goto next_entry;
  2191. }
  2192. process_reo_error_code:
  2193. /*
  2194. * Expect REO errors to be handled after this point
  2195. */
  2196. qdf_assert_always(err_status == HAL_REO_ERROR_DETECTED);
  2197. dp_info_rl("Got pkt with REO ERROR: %d", error_code);
  2198. switch (error_code) {
  2199. case HAL_REO_ERR_PN_CHECK_FAILED:
  2200. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2201. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2202. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2203. if (dp_pdev)
  2204. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2205. count = dp_rx_pn_error_handle(soc,
  2206. ring_desc,
  2207. &mpdu_desc_info, &mac_id,
  2208. quota);
  2209. rx_bufs_reaped[mac_id] += count;
  2210. break;
  2211. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2212. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  2213. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2214. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2215. case HAL_REO_ERR_BAR_FRAME_OOR:
  2216. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2217. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2218. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2219. if (dp_pdev)
  2220. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2221. count = dp_rx_reo_err_entry_process(
  2222. soc,
  2223. ring_desc,
  2224. &mpdu_desc_info,
  2225. link_desc_va,
  2226. error_code);
  2227. rx_bufs_reaped[mac_id] += count;
  2228. break;
  2229. case HAL_REO_ERR_QUEUE_DESC_INVALID:
  2230. case HAL_REO_ERR_AMPDU_IN_NON_BA:
  2231. case HAL_REO_ERR_NON_BA_DUPLICATE:
  2232. case HAL_REO_ERR_BA_DUPLICATE:
  2233. case HAL_REO_ERR_BAR_FRAME_NO_BA_SESSION:
  2234. case HAL_REO_ERR_BAR_FRAME_SN_EQUALS_SSN:
  2235. case HAL_REO_ERR_QUEUE_DESC_BLOCKED_SET:
  2236. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2237. count = dp_rx_msdus_drop(soc, ring_desc,
  2238. &mpdu_desc_info,
  2239. &mac_id, quota);
  2240. rx_bufs_reaped[mac_id] += count;
  2241. break;
  2242. default:
  2243. /* Assert if unexpected error type */
  2244. qdf_assert_always(0);
  2245. }
  2246. next_entry:
  2247. dp_rx_link_cookie_invalidate(ring_desc);
  2248. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2249. rx_bufs_reaped_total = 0;
  2250. for (i = 0; i < MAX_PDEV_CNT; i++)
  2251. rx_bufs_reaped_total += rx_bufs_reaped[i];
  2252. if (dp_rx_reap_loop_pkt_limit_hit(soc, rx_bufs_reaped_total,
  2253. max_reap_limit))
  2254. break;
  2255. }
  2256. done:
  2257. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2258. if (soc->rx.flags.defrag_timeout_check) {
  2259. uint32_t now_ms =
  2260. qdf_system_ticks_to_msecs(qdf_system_ticks());
  2261. if (now_ms >= soc->rx.defrag.next_flush_ms)
  2262. dp_rx_defrag_waitlist_flush(soc);
  2263. }
  2264. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2265. if (rx_bufs_reaped[mac_id]) {
  2266. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2267. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2268. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2269. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2270. rx_desc_pool,
  2271. rx_bufs_reaped[mac_id],
  2272. &dp_pdev->free_list_head,
  2273. &dp_pdev->free_list_tail,
  2274. false);
  2275. rx_bufs_used += rx_bufs_reaped[mac_id];
  2276. }
  2277. }
  2278. return rx_bufs_used; /* Assume no scale factor for now */
  2279. }
  2280. #ifdef DROP_RXDMA_DECRYPT_ERR
  2281. /**
  2282. * dp_handle_rxdma_decrypt_err() - Check if decrypt err frames can be handled
  2283. *
  2284. * Return: true if rxdma decrypt err frames are handled and false otheriwse
  2285. */
  2286. static inline bool dp_handle_rxdma_decrypt_err(void)
  2287. {
  2288. return false;
  2289. }
  2290. #else
  2291. static inline bool dp_handle_rxdma_decrypt_err(void)
  2292. {
  2293. return true;
  2294. }
  2295. #endif
  2296. /*
  2297. * dp_rx_wbm_sg_list_last_msdu_war() - war for HW issue
  2298. *
  2299. * This is a war for HW issue where length is only valid in last msdu
  2300. *@soc: DP SOC handle
  2301. */
  2302. static inline void dp_rx_wbm_sg_list_last_msdu_war(struct dp_soc *soc)
  2303. {
  2304. if (soc->wbm_sg_last_msdu_war) {
  2305. uint32_t len;
  2306. qdf_nbuf_t temp = soc->wbm_sg_param.wbm_sg_nbuf_tail;
  2307. len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc,
  2308. qdf_nbuf_data(temp));
  2309. temp = soc->wbm_sg_param.wbm_sg_nbuf_head;
  2310. while (temp) {
  2311. QDF_NBUF_CB_RX_PKT_LEN(temp) = len;
  2312. temp = temp->next;
  2313. }
  2314. }
  2315. }
  2316. #ifdef RX_DESC_DEBUG_CHECK
  2317. /**
  2318. * dp_rx_wbm_desc_nbuf_sanity_check - Add sanity check to for WBM rx_desc paddr
  2319. * corruption
  2320. * @soc: core txrx main context
  2321. * @hal_ring_hdl: opaque pointer to the HAL Rx Error Ring
  2322. * @ring_desc: REO ring descriptor
  2323. * @rx_desc: Rx descriptor
  2324. *
  2325. * Return: NONE
  2326. */
  2327. static
  2328. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2329. hal_ring_handle_t hal_ring_hdl,
  2330. hal_ring_desc_t ring_desc,
  2331. struct dp_rx_desc *rx_desc)
  2332. {
  2333. struct hal_buf_info hbi;
  2334. hal_rx_wbm_rel_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2335. /* Sanity check for possible buffer paddr corruption */
  2336. if (dp_rx_desc_paddr_sanity_check(rx_desc, (&hbi)->paddr))
  2337. return QDF_STATUS_SUCCESS;
  2338. hal_srng_dump_ring_desc(soc->hal_soc, hal_ring_hdl, ring_desc);
  2339. return QDF_STATUS_E_FAILURE;
  2340. }
  2341. #else
  2342. static
  2343. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2344. hal_ring_handle_t hal_ring_hdl,
  2345. hal_ring_desc_t ring_desc,
  2346. struct dp_rx_desc *rx_desc)
  2347. {
  2348. return QDF_STATUS_SUCCESS;
  2349. }
  2350. #endif
  2351. static inline bool
  2352. dp_rx_is_sg_formation_required(struct hal_wbm_err_desc_info *info)
  2353. {
  2354. /*
  2355. * Currently Null Queue and Unencrypted error handlers has support for
  2356. * SG. Other error handler do not deal with SG buffer.
  2357. */
  2358. if (((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) &&
  2359. (info->reo_err_code == HAL_REO_ERR_QUEUE_DESC_ADDR_0)) ||
  2360. ((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) &&
  2361. (info->rxdma_err_code == HAL_RXDMA_ERR_UNENCRYPTED)))
  2362. return true;
  2363. return false;
  2364. }
  2365. uint32_t
  2366. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2367. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  2368. {
  2369. hal_ring_desc_t ring_desc;
  2370. hal_soc_handle_t hal_soc;
  2371. struct dp_rx_desc *rx_desc;
  2372. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  2373. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  2374. uint32_t rx_bufs_used = 0;
  2375. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  2376. uint8_t buf_type;
  2377. uint8_t mac_id;
  2378. struct dp_pdev *dp_pdev;
  2379. struct dp_srng *dp_rxdma_srng;
  2380. struct rx_desc_pool *rx_desc_pool;
  2381. uint8_t *rx_tlv_hdr;
  2382. bool is_tkip_mic_err;
  2383. qdf_nbuf_t nbuf_head = NULL;
  2384. qdf_nbuf_t nbuf_tail = NULL;
  2385. qdf_nbuf_t nbuf, next;
  2386. struct hal_wbm_err_desc_info wbm_err_info = { 0 };
  2387. uint8_t pool_id;
  2388. uint8_t tid = 0;
  2389. uint8_t msdu_continuation = 0;
  2390. bool process_sg_buf = false;
  2391. uint32_t wbm_err_src;
  2392. QDF_STATUS status;
  2393. struct hal_rx_mpdu_desc_info mpdu_desc_info = { 0 };
  2394. /* Debug -- Remove later */
  2395. qdf_assert(soc && hal_ring_hdl);
  2396. hal_soc = soc->hal_soc;
  2397. /* Debug -- Remove later */
  2398. qdf_assert(hal_soc);
  2399. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  2400. /* TODO */
  2401. /*
  2402. * Need API to convert from hal_ring pointer to
  2403. * Ring Type / Ring Id combo
  2404. */
  2405. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK",
  2406. soc, hal_ring_hdl);
  2407. goto done;
  2408. }
  2409. while (qdf_likely(quota)) {
  2410. ring_desc = hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2411. if (qdf_unlikely(!ring_desc))
  2412. break;
  2413. /* XXX */
  2414. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  2415. /*
  2416. * For WBM ring, expect only MSDU buffers
  2417. */
  2418. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  2419. wbm_err_src = hal_rx_wbm_err_src_get(hal_soc, ring_desc);
  2420. qdf_assert((wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  2421. (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO));
  2422. if (soc->arch_ops.dp_wbm_get_rx_desc_from_hal_desc(soc,
  2423. ring_desc,
  2424. &rx_desc)) {
  2425. dp_rx_err_err("get rx desc from hal_desc failed");
  2426. continue;
  2427. }
  2428. qdf_assert_always(rx_desc);
  2429. if (!dp_rx_desc_check_magic(rx_desc)) {
  2430. dp_rx_err_err("%pk: Invalid rx_desc %pk",
  2431. soc, rx_desc);
  2432. continue;
  2433. }
  2434. /*
  2435. * this is a unlikely scenario where the host is reaping
  2436. * a descriptor which it already reaped just a while ago
  2437. * but is yet to replenish it back to HW.
  2438. * In this case host will dump the last 128 descriptors
  2439. * including the software descriptor rx_desc and assert.
  2440. */
  2441. if (qdf_unlikely(!rx_desc->in_use)) {
  2442. DP_STATS_INC(soc, rx.err.hal_wbm_rel_dup, 1);
  2443. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  2444. ring_desc, rx_desc);
  2445. continue;
  2446. }
  2447. hal_rx_wbm_err_info_get(ring_desc, &wbm_err_info, hal_soc);
  2448. nbuf = rx_desc->nbuf;
  2449. status = dp_rx_wbm_desc_nbuf_sanity_check(soc, hal_ring_hdl,
  2450. ring_desc, rx_desc);
  2451. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  2452. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  2453. dp_info_rl("Rx error Nbuf %pk sanity check failure!",
  2454. nbuf);
  2455. rx_desc->in_err_state = 1;
  2456. rx_desc->unmapped = 1;
  2457. rx_bufs_reaped[rx_desc->pool_id]++;
  2458. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  2459. &tail[rx_desc->pool_id],
  2460. rx_desc);
  2461. continue;
  2462. }
  2463. /* Get MPDU DESC info */
  2464. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc, &mpdu_desc_info);
  2465. if (qdf_likely(mpdu_desc_info.mpdu_flags &
  2466. HAL_MPDU_F_QOS_CONTROL_VALID))
  2467. qdf_nbuf_set_tid_val(rx_desc->nbuf, mpdu_desc_info.tid);
  2468. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2469. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2470. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  2471. rx_desc->unmapped = 1;
  2472. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2473. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support &&
  2474. dp_rx_is_sg_formation_required(&wbm_err_info))) {
  2475. /* SG is detected from continuation bit */
  2476. msdu_continuation =
  2477. hal_rx_wbm_err_msdu_continuation_get(hal_soc,
  2478. ring_desc);
  2479. if (msdu_continuation &&
  2480. !(soc->wbm_sg_param.wbm_is_first_msdu_in_sg)) {
  2481. /* Update length from first buffer in SG */
  2482. soc->wbm_sg_param.wbm_sg_desc_msdu_len =
  2483. hal_rx_msdu_start_msdu_len_get(
  2484. soc->hal_soc,
  2485. qdf_nbuf_data(nbuf));
  2486. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = true;
  2487. }
  2488. if (msdu_continuation) {
  2489. /* MSDU continued packets */
  2490. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  2491. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2492. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  2493. } else {
  2494. /* This is the terminal packet in SG */
  2495. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  2496. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  2497. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2498. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  2499. process_sg_buf = true;
  2500. }
  2501. }
  2502. /*
  2503. * save the wbm desc info in nbuf TLV. We will need this
  2504. * info when we do the actual nbuf processing
  2505. */
  2506. wbm_err_info.pool_id = rx_desc->pool_id;
  2507. hal_rx_priv_info_set_in_tlv(soc->hal_soc,
  2508. qdf_nbuf_data(nbuf),
  2509. (uint8_t *)&wbm_err_info,
  2510. sizeof(wbm_err_info));
  2511. rx_bufs_reaped[rx_desc->pool_id]++;
  2512. if (qdf_nbuf_is_rx_chfrag_cont(nbuf) || process_sg_buf) {
  2513. DP_RX_LIST_APPEND(soc->wbm_sg_param.wbm_sg_nbuf_head,
  2514. soc->wbm_sg_param.wbm_sg_nbuf_tail,
  2515. nbuf);
  2516. if (process_sg_buf) {
  2517. if (!dp_rx_buffer_pool_refill(
  2518. soc,
  2519. soc->wbm_sg_param.wbm_sg_nbuf_head,
  2520. rx_desc->pool_id))
  2521. DP_RX_MERGE_TWO_LIST(
  2522. nbuf_head, nbuf_tail,
  2523. soc->wbm_sg_param.wbm_sg_nbuf_head,
  2524. soc->wbm_sg_param.wbm_sg_nbuf_tail);
  2525. dp_rx_wbm_sg_list_last_msdu_war(soc);
  2526. dp_rx_wbm_sg_list_reset(soc);
  2527. process_sg_buf = false;
  2528. }
  2529. } else if (!dp_rx_buffer_pool_refill(soc, nbuf,
  2530. rx_desc->pool_id)) {
  2531. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, nbuf);
  2532. }
  2533. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  2534. &tail[rx_desc->pool_id],
  2535. rx_desc);
  2536. /*
  2537. * if continuation bit is set then we have MSDU spread
  2538. * across multiple buffers, let us not decrement quota
  2539. * till we reap all buffers of that MSDU.
  2540. */
  2541. if (qdf_likely(!msdu_continuation))
  2542. quota -= 1;
  2543. }
  2544. done:
  2545. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2546. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2547. if (rx_bufs_reaped[mac_id]) {
  2548. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2549. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2550. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2551. rx_desc_pool, rx_bufs_reaped[mac_id],
  2552. &head[mac_id], &tail[mac_id], false);
  2553. rx_bufs_used += rx_bufs_reaped[mac_id];
  2554. }
  2555. }
  2556. nbuf = nbuf_head;
  2557. while (nbuf) {
  2558. struct dp_txrx_peer *txrx_peer;
  2559. struct dp_peer *peer;
  2560. uint16_t peer_id;
  2561. uint8_t err_code;
  2562. uint8_t *tlv_hdr;
  2563. uint32_t peer_meta_data;
  2564. dp_txrx_ref_handle txrx_ref_handle = NULL;
  2565. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  2566. /*
  2567. * retrieve the wbm desc info from nbuf TLV, so we can
  2568. * handle error cases appropriately
  2569. */
  2570. hal_rx_priv_info_get_from_tlv(soc->hal_soc, rx_tlv_hdr,
  2571. (uint8_t *)&wbm_err_info,
  2572. sizeof(wbm_err_info));
  2573. peer_meta_data = hal_rx_tlv_peer_meta_data_get(soc->hal_soc,
  2574. rx_tlv_hdr);
  2575. peer_id = dp_rx_peer_metadata_peer_id_get(soc, peer_meta_data);
  2576. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  2577. &txrx_ref_handle,
  2578. DP_MOD_ID_RX_ERR);
  2579. if (!txrx_peer)
  2580. dp_info_rl("peer is null peer_id%u err_src%u err_rsn%u",
  2581. peer_id, wbm_err_info.wbm_err_src,
  2582. wbm_err_info.reo_psh_rsn);
  2583. /* Set queue_mapping in nbuf to 0 */
  2584. dp_set_rx_queue(nbuf, 0);
  2585. next = nbuf->next;
  2586. /*
  2587. * Form the SG for msdu continued buffers
  2588. * QCN9000 has this support
  2589. */
  2590. if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  2591. nbuf = dp_rx_sg_create(soc, nbuf);
  2592. next = nbuf->next;
  2593. /*
  2594. * SG error handling is not done correctly,
  2595. * drop SG frames for now.
  2596. */
  2597. dp_rx_nbuf_free(nbuf);
  2598. dp_info_rl("scattered msdu dropped");
  2599. nbuf = next;
  2600. if (txrx_peer)
  2601. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2602. DP_MOD_ID_RX_ERR);
  2603. continue;
  2604. }
  2605. if (wbm_err_info.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  2606. if (wbm_err_info.reo_psh_rsn
  2607. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  2608. DP_STATS_INC(soc,
  2609. rx.err.reo_error
  2610. [wbm_err_info.reo_err_code], 1);
  2611. /* increment @pdev level */
  2612. pool_id = wbm_err_info.pool_id;
  2613. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2614. if (dp_pdev)
  2615. DP_STATS_INC(dp_pdev, err.reo_error,
  2616. 1);
  2617. switch (wbm_err_info.reo_err_code) {
  2618. /*
  2619. * Handling for packets which have NULL REO
  2620. * queue descriptor
  2621. */
  2622. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2623. pool_id = wbm_err_info.pool_id;
  2624. dp_rx_null_q_desc_handle(soc, nbuf,
  2625. rx_tlv_hdr,
  2626. pool_id,
  2627. txrx_peer);
  2628. break;
  2629. /* TODO */
  2630. /* Add per error code accounting */
  2631. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2632. if (txrx_peer)
  2633. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2634. rx.err.jump_2k_err,
  2635. 1);
  2636. pool_id = wbm_err_info.pool_id;
  2637. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2638. rx_tlv_hdr)) {
  2639. tid =
  2640. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2641. }
  2642. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2643. hal_rx_msdu_start_msdu_len_get(
  2644. soc->hal_soc, rx_tlv_hdr);
  2645. nbuf->next = NULL;
  2646. dp_2k_jump_handle(soc, nbuf,
  2647. rx_tlv_hdr,
  2648. peer_id, tid);
  2649. break;
  2650. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2651. if (txrx_peer)
  2652. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2653. rx.err.oor_err,
  2654. 1);
  2655. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2656. rx_tlv_hdr)) {
  2657. tid =
  2658. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2659. }
  2660. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2661. hal_rx_msdu_start_msdu_len_get(
  2662. soc->hal_soc, rx_tlv_hdr);
  2663. nbuf->next = NULL;
  2664. dp_rx_oor_handle(soc, nbuf,
  2665. peer_id,
  2666. rx_tlv_hdr);
  2667. break;
  2668. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2669. case HAL_REO_ERR_BAR_FRAME_OOR:
  2670. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  2671. if (peer) {
  2672. dp_rx_err_handle_bar(soc, peer,
  2673. nbuf);
  2674. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2675. }
  2676. dp_rx_nbuf_free(nbuf);
  2677. break;
  2678. case HAL_REO_ERR_PN_CHECK_FAILED:
  2679. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2680. if (txrx_peer)
  2681. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2682. rx.err.pn_err,
  2683. 1);
  2684. dp_rx_nbuf_free(nbuf);
  2685. break;
  2686. default:
  2687. dp_info_rl("Got pkt with REO ERROR: %d",
  2688. wbm_err_info.reo_err_code);
  2689. dp_rx_nbuf_free(nbuf);
  2690. }
  2691. } else if (wbm_err_info.reo_psh_rsn
  2692. == HAL_RX_WBM_REO_PSH_RSN_ROUTE) {
  2693. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2694. rx_tlv_hdr,
  2695. HAL_RX_WBM_ERR_SRC_REO);
  2696. } else {
  2697. /* should not enter here */
  2698. dp_rx_err_alert("invalid reo push reason %u",
  2699. wbm_err_info.reo_psh_rsn);
  2700. dp_rx_nbuf_free(nbuf);
  2701. qdf_assert_always(0);
  2702. }
  2703. } else if (wbm_err_info.wbm_err_src ==
  2704. HAL_RX_WBM_ERR_SRC_RXDMA) {
  2705. if (wbm_err_info.rxdma_psh_rsn
  2706. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2707. DP_STATS_INC(soc,
  2708. rx.err.rxdma_error
  2709. [wbm_err_info.rxdma_err_code], 1);
  2710. /* increment @pdev level */
  2711. pool_id = wbm_err_info.pool_id;
  2712. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2713. if (dp_pdev)
  2714. DP_STATS_INC(dp_pdev,
  2715. err.rxdma_error, 1);
  2716. switch (wbm_err_info.rxdma_err_code) {
  2717. case HAL_RXDMA_ERR_UNENCRYPTED:
  2718. case HAL_RXDMA_ERR_WIFI_PARSE:
  2719. if (txrx_peer)
  2720. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2721. rx.err.rxdma_wifi_parse_err,
  2722. 1);
  2723. pool_id = wbm_err_info.pool_id;
  2724. dp_rx_process_rxdma_err(soc, nbuf,
  2725. rx_tlv_hdr,
  2726. txrx_peer,
  2727. wbm_err_info.
  2728. rxdma_err_code,
  2729. pool_id);
  2730. break;
  2731. case HAL_RXDMA_ERR_TKIP_MIC:
  2732. dp_rx_process_mic_error(soc, nbuf,
  2733. rx_tlv_hdr,
  2734. txrx_peer);
  2735. if (txrx_peer)
  2736. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2737. rx.err.mic_err,
  2738. 1);
  2739. break;
  2740. case HAL_RXDMA_ERR_DECRYPT:
  2741. /* All the TKIP-MIC failures are treated as Decrypt Errors
  2742. * for QCN9224 Targets
  2743. */
  2744. is_tkip_mic_err = hal_rx_msdu_end_is_tkip_mic_err(hal_soc, rx_tlv_hdr);
  2745. if (is_tkip_mic_err && txrx_peer) {
  2746. dp_rx_process_mic_error(soc, nbuf,
  2747. rx_tlv_hdr,
  2748. txrx_peer);
  2749. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2750. rx.err.mic_err,
  2751. 1);
  2752. break;
  2753. }
  2754. if (txrx_peer) {
  2755. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2756. rx.err.decrypt_err,
  2757. 1);
  2758. dp_rx_nbuf_free(nbuf);
  2759. break;
  2760. }
  2761. if (!dp_handle_rxdma_decrypt_err()) {
  2762. dp_rx_nbuf_free(nbuf);
  2763. break;
  2764. }
  2765. pool_id = wbm_err_info.pool_id;
  2766. err_code = wbm_err_info.rxdma_err_code;
  2767. tlv_hdr = rx_tlv_hdr;
  2768. dp_rx_process_rxdma_err(soc, nbuf,
  2769. tlv_hdr, NULL,
  2770. err_code,
  2771. pool_id);
  2772. break;
  2773. case HAL_RXDMA_MULTICAST_ECHO:
  2774. if (txrx_peer)
  2775. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  2776. rx.mec_drop, 1,
  2777. qdf_nbuf_len(nbuf));
  2778. dp_rx_nbuf_free(nbuf);
  2779. break;
  2780. case HAL_RXDMA_UNAUTHORIZED_WDS:
  2781. pool_id = wbm_err_info.pool_id;
  2782. err_code = wbm_err_info.rxdma_err_code;
  2783. tlv_hdr = rx_tlv_hdr;
  2784. dp_rx_process_rxdma_err(soc, nbuf,
  2785. tlv_hdr, NULL,
  2786. err_code,
  2787. pool_id);
  2788. break;
  2789. default:
  2790. dp_rx_nbuf_free(nbuf);
  2791. dp_err_rl("RXDMA error %d",
  2792. wbm_err_info.rxdma_err_code);
  2793. }
  2794. } else if (wbm_err_info.rxdma_psh_rsn
  2795. == HAL_RX_WBM_RXDMA_PSH_RSN_ROUTE) {
  2796. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2797. rx_tlv_hdr,
  2798. HAL_RX_WBM_ERR_SRC_RXDMA);
  2799. } else if (wbm_err_info.rxdma_psh_rsn
  2800. == HAL_RX_WBM_RXDMA_PSH_RSN_FLUSH) {
  2801. dp_rx_err_err("rxdma push reason %u",
  2802. wbm_err_info.rxdma_psh_rsn);
  2803. DP_STATS_INC(soc, rx.err.rx_flush_count, 1);
  2804. dp_rx_nbuf_free(nbuf);
  2805. } else {
  2806. /* should not enter here */
  2807. dp_rx_err_alert("invalid rxdma push reason %u",
  2808. wbm_err_info.rxdma_psh_rsn);
  2809. dp_rx_nbuf_free(nbuf);
  2810. qdf_assert_always(0);
  2811. }
  2812. } else {
  2813. /* Should not come here */
  2814. qdf_assert(0);
  2815. }
  2816. if (txrx_peer)
  2817. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2818. DP_MOD_ID_RX_ERR);
  2819. nbuf = next;
  2820. }
  2821. return rx_bufs_used; /* Assume no scale factor for now */
  2822. }
  2823. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2824. /**
  2825. * dup_desc_dbg() - dump and assert if duplicate rx desc found
  2826. *
  2827. * @soc: core DP main context
  2828. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2829. * @rx_desc: void pointer to rx descriptor
  2830. *
  2831. * Return: void
  2832. */
  2833. static void dup_desc_dbg(struct dp_soc *soc,
  2834. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2835. void *rx_desc)
  2836. {
  2837. DP_STATS_INC(soc, rx.err.hal_rxdma_err_dup, 1);
  2838. dp_rx_dump_info_and_assert(
  2839. soc,
  2840. soc->rx_rel_ring.hal_srng,
  2841. hal_rxdma_desc_to_hal_ring_desc(rxdma_dst_ring_desc),
  2842. rx_desc);
  2843. }
  2844. /**
  2845. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  2846. *
  2847. * @soc: core DP main context
  2848. * @mac_id: mac id which is one of 3 mac_ids
  2849. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2850. * @head: head of descs list to be freed
  2851. * @tail: tail of decs list to be freed
  2852. * Return: number of msdu in MPDU to be popped
  2853. */
  2854. static inline uint32_t
  2855. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2856. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2857. union dp_rx_desc_list_elem_t **head,
  2858. union dp_rx_desc_list_elem_t **tail)
  2859. {
  2860. void *rx_msdu_link_desc;
  2861. qdf_nbuf_t msdu;
  2862. qdf_nbuf_t last;
  2863. struct hal_rx_msdu_list msdu_list;
  2864. uint16_t num_msdus;
  2865. struct hal_buf_info buf_info;
  2866. uint32_t rx_bufs_used = 0;
  2867. uint32_t msdu_cnt;
  2868. uint32_t i;
  2869. uint8_t push_reason;
  2870. uint8_t rxdma_error_code = 0;
  2871. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  2872. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2873. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2874. hal_rxdma_desc_t ring_desc;
  2875. struct rx_desc_pool *rx_desc_pool;
  2876. if (!pdev) {
  2877. dp_rx_err_debug("%pK: pdev is null for mac_id = %d",
  2878. soc, mac_id);
  2879. return rx_bufs_used;
  2880. }
  2881. msdu = 0;
  2882. last = NULL;
  2883. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2884. &buf_info, &msdu_cnt);
  2885. push_reason =
  2886. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  2887. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2888. rxdma_error_code =
  2889. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  2890. }
  2891. do {
  2892. rx_msdu_link_desc =
  2893. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2894. qdf_assert_always(rx_msdu_link_desc);
  2895. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2896. &msdu_list, &num_msdus);
  2897. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2898. /* if the msdus belongs to NSS offloaded radio &&
  2899. * the rbm is not SW1_BM then return the msdu_link
  2900. * descriptor without freeing the msdus (nbufs). let
  2901. * these buffers be given to NSS completion ring for
  2902. * NSS to free them.
  2903. * else iterate through the msdu link desc list and
  2904. * free each msdu in the list.
  2905. */
  2906. if (msdu_list.rbm[0] !=
  2907. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id) &&
  2908. wlan_cfg_get_dp_pdev_nss_enabled(
  2909. pdev->wlan_cfg_ctx))
  2910. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  2911. else {
  2912. for (i = 0; i < num_msdus; i++) {
  2913. struct dp_rx_desc *rx_desc =
  2914. soc->arch_ops.
  2915. dp_rx_desc_cookie_2_va(
  2916. soc,
  2917. msdu_list.sw_cookie[i]);
  2918. qdf_assert_always(rx_desc);
  2919. msdu = rx_desc->nbuf;
  2920. /*
  2921. * this is a unlikely scenario
  2922. * where the host is reaping
  2923. * a descriptor which
  2924. * it already reaped just a while ago
  2925. * but is yet to replenish
  2926. * it back to HW.
  2927. * In this case host will dump
  2928. * the last 128 descriptors
  2929. * including the software descriptor
  2930. * rx_desc and assert.
  2931. */
  2932. ring_desc = rxdma_dst_ring_desc;
  2933. if (qdf_unlikely(!rx_desc->in_use)) {
  2934. dup_desc_dbg(soc,
  2935. ring_desc,
  2936. rx_desc);
  2937. continue;
  2938. }
  2939. if (rx_desc->unmapped == 0) {
  2940. rx_desc_pool =
  2941. &soc->rx_desc_buf[rx_desc->pool_id];
  2942. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2943. dp_rx_nbuf_unmap_pool(soc,
  2944. rx_desc_pool,
  2945. msdu);
  2946. rx_desc->unmapped = 1;
  2947. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2948. }
  2949. dp_rx_err_debug("%pK: msdu_nbuf=%pK ",
  2950. soc, msdu);
  2951. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2952. rx_desc->pool_id);
  2953. rx_bufs_used++;
  2954. dp_rx_add_to_free_desc_list(head,
  2955. tail, rx_desc);
  2956. }
  2957. }
  2958. } else {
  2959. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  2960. }
  2961. /*
  2962. * Store the current link buffer into to the local structure
  2963. * to be used for release purpose.
  2964. */
  2965. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2966. buf_info.paddr, buf_info.sw_cookie,
  2967. buf_info.rbm);
  2968. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2969. &buf_info);
  2970. dp_rx_link_desc_return_by_addr(soc,
  2971. (hal_buff_addrinfo_t)
  2972. rx_link_buf_info,
  2973. bm_action);
  2974. } while (buf_info.paddr);
  2975. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  2976. if (pdev)
  2977. DP_STATS_INC(pdev, err.rxdma_error, 1);
  2978. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  2979. dp_rx_err_err("%pK: Packet received with Decrypt error", soc);
  2980. }
  2981. return rx_bufs_used;
  2982. }
  2983. uint32_t
  2984. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2985. uint32_t mac_id, uint32_t quota)
  2986. {
  2987. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2988. hal_rxdma_desc_t rxdma_dst_ring_desc;
  2989. hal_soc_handle_t hal_soc;
  2990. void *err_dst_srng;
  2991. union dp_rx_desc_list_elem_t *head = NULL;
  2992. union dp_rx_desc_list_elem_t *tail = NULL;
  2993. struct dp_srng *dp_rxdma_srng;
  2994. struct rx_desc_pool *rx_desc_pool;
  2995. uint32_t work_done = 0;
  2996. uint32_t rx_bufs_used = 0;
  2997. if (!pdev)
  2998. return 0;
  2999. err_dst_srng = soc->rxdma_err_dst_ring[mac_id].hal_srng;
  3000. if (!err_dst_srng) {
  3001. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  3002. soc, err_dst_srng);
  3003. return 0;
  3004. }
  3005. hal_soc = soc->hal_soc;
  3006. qdf_assert(hal_soc);
  3007. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, err_dst_srng))) {
  3008. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  3009. soc, err_dst_srng);
  3010. return 0;
  3011. }
  3012. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  3013. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  3014. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  3015. rxdma_dst_ring_desc,
  3016. &head, &tail);
  3017. }
  3018. dp_srng_access_end(int_ctx, soc, err_dst_srng);
  3019. if (rx_bufs_used) {
  3020. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  3021. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  3022. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  3023. } else {
  3024. dp_rxdma_srng = &soc->rx_refill_buf_ring[pdev->lmac_id];
  3025. rx_desc_pool = &soc->rx_desc_buf[pdev->lmac_id];
  3026. }
  3027. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  3028. rx_desc_pool, rx_bufs_used, &head, &tail, false);
  3029. work_done += rx_bufs_used;
  3030. }
  3031. return work_done;
  3032. }
  3033. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  3034. static inline void
  3035. dp_wbm_int_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  3036. hal_rxdma_desc_t rxdma_dst_ring_desc,
  3037. union dp_rx_desc_list_elem_t **head,
  3038. union dp_rx_desc_list_elem_t **tail,
  3039. uint32_t *rx_bufs_used)
  3040. {
  3041. void *rx_msdu_link_desc;
  3042. qdf_nbuf_t msdu;
  3043. qdf_nbuf_t last;
  3044. struct hal_rx_msdu_list msdu_list;
  3045. uint16_t num_msdus;
  3046. struct hal_buf_info buf_info;
  3047. uint32_t msdu_cnt, i;
  3048. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  3049. struct rx_desc_pool *rx_desc_pool;
  3050. struct dp_rx_desc *rx_desc;
  3051. msdu = 0;
  3052. last = NULL;
  3053. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  3054. &buf_info, &msdu_cnt);
  3055. do {
  3056. rx_msdu_link_desc =
  3057. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  3058. if (!rx_msdu_link_desc) {
  3059. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_LINK_DESC], 1);
  3060. break;
  3061. }
  3062. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  3063. &msdu_list, &num_msdus);
  3064. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  3065. for (i = 0; i < num_msdus; i++) {
  3066. if (!dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[i])) {
  3067. dp_rx_err_info_rl("Invalid MSDU info cookie: 0x%x",
  3068. msdu_list.sw_cookie[i]);
  3069. continue;
  3070. }
  3071. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  3072. soc,
  3073. msdu_list.sw_cookie[i]);
  3074. qdf_assert_always(rx_desc);
  3075. rx_desc_pool =
  3076. &soc->rx_desc_buf[rx_desc->pool_id];
  3077. msdu = rx_desc->nbuf;
  3078. /*
  3079. * this is a unlikely scenario where the host is reaping
  3080. * a descriptor which it already reaped just a while ago
  3081. * but is yet to replenish it back to HW.
  3082. */
  3083. if (qdf_unlikely(!rx_desc->in_use) ||
  3084. qdf_unlikely(!msdu)) {
  3085. dp_rx_err_info_rl("Reaping rx_desc not in use!");
  3086. continue;
  3087. }
  3088. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  3089. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, msdu);
  3090. rx_desc->unmapped = 1;
  3091. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  3092. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  3093. rx_desc->pool_id);
  3094. rx_bufs_used[rx_desc->pool_id]++;
  3095. dp_rx_add_to_free_desc_list(head,
  3096. tail, rx_desc);
  3097. }
  3098. }
  3099. /*
  3100. * Store the current link buffer into to the local structure
  3101. * to be used for release purpose.
  3102. */
  3103. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  3104. buf_info.paddr, buf_info.sw_cookie,
  3105. buf_info.rbm);
  3106. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  3107. &buf_info);
  3108. dp_rx_link_desc_return_by_addr(soc, (hal_buff_addrinfo_t)
  3109. rx_link_buf_info,
  3110. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  3111. } while (buf_info.paddr);
  3112. }
  3113. /*
  3114. *
  3115. * dp_handle_wbm_internal_error() - handles wbm_internal_error case
  3116. *
  3117. * @soc: core DP main context
  3118. * @hal_desc: hal descriptor
  3119. * @buf_type: indicates if the buffer is of type link disc or msdu
  3120. * Return: None
  3121. *
  3122. * wbm_internal_error is seen in following scenarios :
  3123. *
  3124. * 1. Null pointers detected in WBM_RELEASE_RING descriptors
  3125. * 2. Null pointers detected during delinking process
  3126. *
  3127. * Some null pointer cases:
  3128. *
  3129. * a. MSDU buffer pointer is NULL
  3130. * b. Next_MSDU_Link_Desc pointer is NULL, with no last msdu flag
  3131. * c. MSDU buffer pointer is NULL or Next_Link_Desc pointer is NULL
  3132. */
  3133. void
  3134. dp_handle_wbm_internal_error(struct dp_soc *soc, void *hal_desc,
  3135. uint32_t buf_type)
  3136. {
  3137. struct hal_buf_info buf_info = {0};
  3138. struct dp_rx_desc *rx_desc = NULL;
  3139. struct rx_desc_pool *rx_desc_pool;
  3140. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = {0};
  3141. union dp_rx_desc_list_elem_t *head = NULL;
  3142. union dp_rx_desc_list_elem_t *tail = NULL;
  3143. uint8_t pool_id;
  3144. uint8_t mac_id;
  3145. hal_rx_reo_buf_paddr_get(soc->hal_soc, hal_desc, &buf_info);
  3146. if (!buf_info.paddr) {
  3147. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_BUFFER], 1);
  3148. return;
  3149. }
  3150. /* buffer_addr_info is the first element of ring_desc */
  3151. hal_rx_buf_cookie_rbm_get(soc->hal_soc, (uint32_t *)hal_desc,
  3152. &buf_info);
  3153. pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(buf_info.sw_cookie);
  3154. if (buf_type == HAL_WBM_RELEASE_RING_2_BUFFER_TYPE) {
  3155. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_MSDU_BUFF], 1);
  3156. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  3157. soc,
  3158. buf_info.sw_cookie);
  3159. if (rx_desc && rx_desc->nbuf) {
  3160. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  3161. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  3162. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool,
  3163. rx_desc->nbuf);
  3164. rx_desc->unmapped = 1;
  3165. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  3166. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  3167. rx_desc->pool_id);
  3168. dp_rx_add_to_free_desc_list(&head,
  3169. &tail,
  3170. rx_desc);
  3171. rx_bufs_reaped[rx_desc->pool_id]++;
  3172. }
  3173. } else if (buf_type == HAL_WBM_RELEASE_RING_2_DESC_TYPE) {
  3174. dp_wbm_int_err_mpdu_pop(soc, pool_id, hal_desc,
  3175. &head, &tail, rx_bufs_reaped);
  3176. }
  3177. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  3178. struct rx_desc_pool *rx_desc_pool;
  3179. struct dp_srng *dp_rxdma_srng;
  3180. if (!rx_bufs_reaped[mac_id])
  3181. continue;
  3182. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_BUFF_REAPED], 1);
  3183. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  3184. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  3185. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  3186. rx_desc_pool,
  3187. rx_bufs_reaped[mac_id],
  3188. &head, &tail, false);
  3189. }
  3190. }
  3191. #endif /* QCA_HOST_MODE_WIFI_DISABLED */