dp_rx.c 91 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "hal_hw_headers.h"
  20. #include "dp_types.h"
  21. #include "dp_rx.h"
  22. #include "dp_tx.h"
  23. #include "dp_peer.h"
  24. #include "hal_rx.h"
  25. #include "hal_api.h"
  26. #include "qdf_nbuf.h"
  27. #ifdef MESH_MODE_SUPPORT
  28. #include "if_meta_hdr.h"
  29. #endif
  30. #include "dp_internal.h"
  31. #include "dp_ipa.h"
  32. #include "dp_hist.h"
  33. #include "dp_rx_buffer_pool.h"
  34. #ifdef WIFI_MONITOR_SUPPORT
  35. #include "dp_htt.h"
  36. #include <dp_mon.h>
  37. #endif
  38. #ifdef FEATURE_WDS
  39. #include "dp_txrx_wds.h"
  40. #endif
  41. #ifdef DP_RATETABLE_SUPPORT
  42. #include "dp_ratetable.h"
  43. #endif
  44. #ifdef DUP_RX_DESC_WAR
  45. void dp_rx_dump_info_and_assert(struct dp_soc *soc,
  46. hal_ring_handle_t hal_ring,
  47. hal_ring_desc_t ring_desc,
  48. struct dp_rx_desc *rx_desc)
  49. {
  50. void *hal_soc = soc->hal_soc;
  51. hal_srng_dump_ring_desc(hal_soc, hal_ring, ring_desc);
  52. dp_rx_desc_dump(rx_desc);
  53. }
  54. #else
  55. void dp_rx_dump_info_and_assert(struct dp_soc *soc,
  56. hal_ring_handle_t hal_ring_hdl,
  57. hal_ring_desc_t ring_desc,
  58. struct dp_rx_desc *rx_desc)
  59. {
  60. hal_soc_handle_t hal_soc = soc->hal_soc;
  61. dp_rx_desc_dump(rx_desc);
  62. hal_srng_dump_ring_desc(hal_soc, hal_ring_hdl, ring_desc);
  63. hal_srng_dump_ring(hal_soc, hal_ring_hdl);
  64. qdf_assert_always(0);
  65. }
  66. #endif
  67. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  68. #ifdef RX_DESC_SANITY_WAR
  69. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  70. hal_ring_handle_t hal_ring_hdl,
  71. hal_ring_desc_t ring_desc,
  72. struct dp_rx_desc *rx_desc)
  73. {
  74. uint8_t return_buffer_manager;
  75. if (qdf_unlikely(!rx_desc)) {
  76. /*
  77. * This is an unlikely case where the cookie obtained
  78. * from the ring_desc is invalid and hence we are not
  79. * able to find the corresponding rx_desc
  80. */
  81. goto fail;
  82. }
  83. return_buffer_manager = hal_rx_ret_buf_manager_get(hal_soc, ring_desc);
  84. if (qdf_unlikely(!(return_buffer_manager ==
  85. HAL_RX_BUF_RBM_SW1_BM(soc->wbm_sw0_bm_id) ||
  86. return_buffer_manager ==
  87. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id)))) {
  88. goto fail;
  89. }
  90. return QDF_STATUS_SUCCESS;
  91. fail:
  92. DP_STATS_INC(soc, rx.err.invalid_cookie, 1);
  93. dp_err("Ring Desc:");
  94. hal_srng_dump_ring_desc(hal_soc, hal_ring_hdl,
  95. ring_desc);
  96. return QDF_STATUS_E_NULL_VALUE;
  97. }
  98. #endif
  99. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  100. /**
  101. * dp_pdev_frag_alloc_and_map() - Allocate frag for desc buffer and map
  102. *
  103. * @dp_soc: struct dp_soc *
  104. * @nbuf_frag_info_t: nbuf frag info
  105. * @dp_pdev: struct dp_pdev *
  106. * @rx_desc_pool: Rx desc pool
  107. *
  108. * Return: QDF_STATUS
  109. */
  110. #ifdef DP_RX_MON_MEM_FRAG
  111. static inline QDF_STATUS
  112. dp_pdev_frag_alloc_and_map(struct dp_soc *dp_soc,
  113. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t,
  114. struct dp_pdev *dp_pdev,
  115. struct rx_desc_pool *rx_desc_pool)
  116. {
  117. QDF_STATUS ret = QDF_STATUS_E_FAILURE;
  118. (nbuf_frag_info_t->virt_addr).vaddr =
  119. qdf_frag_alloc(NULL, rx_desc_pool->buf_size);
  120. if (!((nbuf_frag_info_t->virt_addr).vaddr)) {
  121. dp_err("Frag alloc failed");
  122. DP_STATS_INC(dp_pdev, replenish.frag_alloc_fail, 1);
  123. return QDF_STATUS_E_NOMEM;
  124. }
  125. ret = qdf_mem_map_page(dp_soc->osdev,
  126. (nbuf_frag_info_t->virt_addr).vaddr,
  127. QDF_DMA_FROM_DEVICE,
  128. rx_desc_pool->buf_size,
  129. &nbuf_frag_info_t->paddr);
  130. if (qdf_unlikely(QDF_IS_STATUS_ERROR(ret))) {
  131. qdf_frag_free((nbuf_frag_info_t->virt_addr).vaddr);
  132. dp_err("Frag map failed");
  133. DP_STATS_INC(dp_pdev, replenish.map_err, 1);
  134. return QDF_STATUS_E_FAULT;
  135. }
  136. return QDF_STATUS_SUCCESS;
  137. }
  138. #else
  139. static inline QDF_STATUS
  140. dp_pdev_frag_alloc_and_map(struct dp_soc *dp_soc,
  141. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t,
  142. struct dp_pdev *dp_pdev,
  143. struct rx_desc_pool *rx_desc_pool)
  144. {
  145. return QDF_STATUS_SUCCESS;
  146. }
  147. #endif /* DP_RX_MON_MEM_FRAG */
  148. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  149. /**
  150. * dp_rx_refill_ring_record_entry() - Record an entry into refill_ring history
  151. * @soc: Datapath soc structure
  152. * @ring_num: Refill ring number
  153. * @num_req: number of buffers requested for refill
  154. * @num_refill: number of buffers refilled
  155. *
  156. * Returns: None
  157. */
  158. static inline void
  159. dp_rx_refill_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  160. hal_ring_handle_t hal_ring_hdl,
  161. uint32_t num_req, uint32_t num_refill)
  162. {
  163. struct dp_refill_info_record *record;
  164. uint32_t idx;
  165. uint32_t tp;
  166. uint32_t hp;
  167. if (qdf_unlikely(ring_num >= MAX_PDEV_CNT ||
  168. !soc->rx_refill_ring_history[ring_num]))
  169. return;
  170. idx = dp_history_get_next_index(&soc->rx_refill_ring_history[ring_num]->index,
  171. DP_RX_REFILL_HIST_MAX);
  172. /* No NULL check needed for record since its an array */
  173. record = &soc->rx_refill_ring_history[ring_num]->entry[idx];
  174. hal_get_sw_hptp(soc->hal_soc, hal_ring_hdl, &tp, &hp);
  175. record->timestamp = qdf_get_log_timestamp();
  176. record->num_req = num_req;
  177. record->num_refill = num_refill;
  178. record->hp = hp;
  179. record->tp = tp;
  180. }
  181. #else
  182. static inline void
  183. dp_rx_refill_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  184. hal_ring_handle_t hal_ring_hdl,
  185. uint32_t num_req, uint32_t num_refill)
  186. {
  187. }
  188. #endif
  189. /**
  190. * dp_pdev_nbuf_alloc_and_map() - Allocate nbuf for desc buffer and map
  191. *
  192. * @dp_soc: struct dp_soc *
  193. * @mac_id: Mac id
  194. * @num_entries_avail: num_entries_avail
  195. * @nbuf_frag_info_t: nbuf frag info
  196. * @dp_pdev: struct dp_pdev *
  197. * @rx_desc_pool: Rx desc pool
  198. *
  199. * Return: QDF_STATUS
  200. */
  201. static inline QDF_STATUS
  202. dp_pdev_nbuf_alloc_and_map_replenish(struct dp_soc *dp_soc,
  203. uint32_t mac_id,
  204. uint32_t num_entries_avail,
  205. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t,
  206. struct dp_pdev *dp_pdev,
  207. struct rx_desc_pool *rx_desc_pool)
  208. {
  209. QDF_STATUS ret = QDF_STATUS_E_FAILURE;
  210. (nbuf_frag_info_t->virt_addr).nbuf =
  211. dp_rx_buffer_pool_nbuf_alloc(dp_soc,
  212. mac_id,
  213. rx_desc_pool,
  214. num_entries_avail);
  215. if (!((nbuf_frag_info_t->virt_addr).nbuf)) {
  216. dp_err("nbuf alloc failed");
  217. DP_STATS_INC(dp_pdev, replenish.nbuf_alloc_fail, 1);
  218. return QDF_STATUS_E_NOMEM;
  219. }
  220. ret = dp_rx_buffer_pool_nbuf_map(dp_soc, rx_desc_pool,
  221. nbuf_frag_info_t);
  222. if (qdf_unlikely(QDF_IS_STATUS_ERROR(ret))) {
  223. dp_rx_buffer_pool_nbuf_free(dp_soc,
  224. (nbuf_frag_info_t->virt_addr).nbuf, mac_id);
  225. dp_err("nbuf map failed");
  226. DP_STATS_INC(dp_pdev, replenish.map_err, 1);
  227. return QDF_STATUS_E_FAULT;
  228. }
  229. nbuf_frag_info_t->paddr =
  230. qdf_nbuf_get_frag_paddr((nbuf_frag_info_t->virt_addr).nbuf, 0);
  231. dp_ipa_handle_rx_buf_smmu_mapping(dp_soc,
  232. (qdf_nbuf_t)((nbuf_frag_info_t->virt_addr).nbuf),
  233. rx_desc_pool->buf_size,
  234. true);
  235. ret = dp_check_paddr(dp_soc, &((nbuf_frag_info_t->virt_addr).nbuf),
  236. &nbuf_frag_info_t->paddr,
  237. rx_desc_pool);
  238. if (ret == QDF_STATUS_E_FAILURE) {
  239. DP_STATS_INC(dp_pdev, replenish.x86_fail, 1);
  240. return QDF_STATUS_E_ADDRNOTAVAIL;
  241. }
  242. return QDF_STATUS_SUCCESS;
  243. }
  244. #if defined(QCA_DP_RX_NBUF_NO_MAP_UNMAP) && !defined(BUILD_X86)
  245. QDF_STATUS
  246. __dp_rx_buffers_no_map_lt_replenish(struct dp_soc *soc, uint32_t mac_id,
  247. struct dp_srng *dp_rxdma_srng,
  248. struct rx_desc_pool *rx_desc_pool)
  249. {
  250. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  251. uint32_t count;
  252. void *rxdma_ring_entry;
  253. union dp_rx_desc_list_elem_t *next = NULL;
  254. void *rxdma_srng;
  255. qdf_nbuf_t nbuf;
  256. qdf_dma_addr_t paddr;
  257. uint16_t num_entries_avail = 0;
  258. uint16_t num_alloc_desc = 0;
  259. union dp_rx_desc_list_elem_t *desc_list = NULL;
  260. union dp_rx_desc_list_elem_t *tail = NULL;
  261. int sync_hw_ptr = 0;
  262. rxdma_srng = dp_rxdma_srng->hal_srng;
  263. if (qdf_unlikely(!dp_pdev)) {
  264. dp_rx_err("%pK: pdev is null for mac_id = %d", soc, mac_id);
  265. return QDF_STATUS_E_FAILURE;
  266. }
  267. if (qdf_unlikely(!rxdma_srng)) {
  268. dp_rx_debug("%pK: rxdma srng not initialized", soc);
  269. return QDF_STATUS_E_FAILURE;
  270. }
  271. hal_srng_access_start(soc->hal_soc, rxdma_srng);
  272. num_entries_avail = hal_srng_src_num_avail(soc->hal_soc,
  273. rxdma_srng,
  274. sync_hw_ptr);
  275. dp_rx_debug("%pK: no of available entries in rxdma ring: %d",
  276. soc, num_entries_avail);
  277. if (qdf_unlikely(num_entries_avail <
  278. ((dp_rxdma_srng->num_entries * 3) / 4))) {
  279. hal_srng_access_end(soc->hal_soc, rxdma_srng);
  280. return QDF_STATUS_E_FAILURE;
  281. }
  282. DP_STATS_INC(dp_pdev, replenish.low_thresh_intrs, 1);
  283. num_alloc_desc = dp_rx_get_free_desc_list(soc, mac_id,
  284. rx_desc_pool,
  285. num_entries_avail,
  286. &desc_list,
  287. &tail);
  288. if (!num_alloc_desc) {
  289. dp_rx_err("%pK: no free rx_descs in freelist", soc);
  290. DP_STATS_INC(dp_pdev, err.desc_lt_alloc_fail,
  291. num_entries_avail);
  292. hal_srng_access_end(soc->hal_soc, rxdma_srng);
  293. return QDF_STATUS_E_NOMEM;
  294. }
  295. for (count = 0; count < num_alloc_desc; count++) {
  296. next = desc_list->next;
  297. qdf_prefetch(next);
  298. nbuf = dp_rx_nbuf_alloc(soc, rx_desc_pool);
  299. if (qdf_unlikely(!nbuf)) {
  300. DP_STATS_INC(dp_pdev, replenish.nbuf_alloc_fail, 1);
  301. break;
  302. }
  303. paddr = dp_rx_nbuf_sync_no_dsb(soc, nbuf,
  304. rx_desc_pool->buf_size);
  305. rxdma_ring_entry = hal_srng_src_get_next(soc->hal_soc,
  306. rxdma_srng);
  307. qdf_assert_always(rxdma_ring_entry);
  308. desc_list->rx_desc.nbuf = nbuf;
  309. desc_list->rx_desc.rx_buf_start = nbuf->data;
  310. desc_list->rx_desc.unmapped = 0;
  311. /* rx_desc.in_use should be zero at this time*/
  312. qdf_assert_always(desc_list->rx_desc.in_use == 0);
  313. desc_list->rx_desc.in_use = 1;
  314. desc_list->rx_desc.in_err_state = 0;
  315. hal_rxdma_buff_addr_info_set(soc->hal_soc, rxdma_ring_entry,
  316. paddr,
  317. desc_list->rx_desc.cookie,
  318. rx_desc_pool->owner);
  319. desc_list = next;
  320. }
  321. qdf_dsb();
  322. hal_srng_access_end(soc->hal_soc, rxdma_srng);
  323. /* No need to count the number of bytes received during replenish.
  324. * Therefore set replenish.pkts.bytes as 0.
  325. */
  326. DP_STATS_INC_PKT(dp_pdev, replenish.pkts, count, 0);
  327. DP_STATS_INC(dp_pdev, buf_freelist, (num_alloc_desc - count));
  328. /*
  329. * add any available free desc back to the free list
  330. */
  331. if (desc_list)
  332. dp_rx_add_desc_list_to_free_list(soc, &desc_list, &tail,
  333. mac_id, rx_desc_pool);
  334. return QDF_STATUS_SUCCESS;
  335. }
  336. QDF_STATUS
  337. __dp_rx_buffers_no_map_replenish(struct dp_soc *soc, uint32_t mac_id,
  338. struct dp_srng *dp_rxdma_srng,
  339. struct rx_desc_pool *rx_desc_pool,
  340. uint32_t num_req_buffers,
  341. union dp_rx_desc_list_elem_t **desc_list,
  342. union dp_rx_desc_list_elem_t **tail)
  343. {
  344. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  345. uint32_t count;
  346. void *rxdma_ring_entry;
  347. union dp_rx_desc_list_elem_t *next;
  348. void *rxdma_srng;
  349. qdf_nbuf_t nbuf;
  350. qdf_dma_addr_t paddr;
  351. rxdma_srng = dp_rxdma_srng->hal_srng;
  352. if (qdf_unlikely(!dp_pdev)) {
  353. dp_rx_err("%pK: pdev is null for mac_id = %d",
  354. soc, mac_id);
  355. return QDF_STATUS_E_FAILURE;
  356. }
  357. if (qdf_unlikely(!rxdma_srng)) {
  358. dp_rx_debug("%pK: rxdma srng not initialized", soc);
  359. DP_STATS_INC(dp_pdev, replenish.rxdma_err, num_req_buffers);
  360. return QDF_STATUS_E_FAILURE;
  361. }
  362. dp_rx_debug("%pK: requested %d buffers for replenish",
  363. soc, num_req_buffers);
  364. hal_srng_access_start(soc->hal_soc, rxdma_srng);
  365. for (count = 0; count < num_req_buffers; count++) {
  366. next = (*desc_list)->next;
  367. qdf_prefetch(next);
  368. nbuf = dp_rx_nbuf_alloc(soc, rx_desc_pool);
  369. if (qdf_unlikely(!nbuf)) {
  370. DP_STATS_INC(dp_pdev, replenish.nbuf_alloc_fail, 1);
  371. break;
  372. }
  373. paddr = dp_rx_nbuf_sync_no_dsb(soc, nbuf,
  374. rx_desc_pool->buf_size);
  375. rxdma_ring_entry = (struct dp_buffer_addr_info *)
  376. hal_srng_src_get_next(soc->hal_soc, rxdma_srng);
  377. if (!rxdma_ring_entry)
  378. break;
  379. qdf_assert_always(rxdma_ring_entry);
  380. (*desc_list)->rx_desc.nbuf = nbuf;
  381. (*desc_list)->rx_desc.rx_buf_start = nbuf->data;
  382. (*desc_list)->rx_desc.unmapped = 0;
  383. /* rx_desc.in_use should be zero at this time*/
  384. qdf_assert_always((*desc_list)->rx_desc.in_use == 0);
  385. (*desc_list)->rx_desc.in_use = 1;
  386. (*desc_list)->rx_desc.in_err_state = 0;
  387. hal_rxdma_buff_addr_info_set(soc->hal_soc, rxdma_ring_entry,
  388. paddr,
  389. (*desc_list)->rx_desc.cookie,
  390. rx_desc_pool->owner);
  391. *desc_list = next;
  392. }
  393. qdf_dsb();
  394. hal_srng_access_end(soc->hal_soc, rxdma_srng);
  395. /* No need to count the number of bytes received during replenish.
  396. * Therefore set replenish.pkts.bytes as 0.
  397. */
  398. DP_STATS_INC_PKT(dp_pdev, replenish.pkts, count, 0);
  399. DP_STATS_INC(dp_pdev, buf_freelist, (num_req_buffers - count));
  400. /*
  401. * add any available free desc back to the free list
  402. */
  403. if (*desc_list)
  404. dp_rx_add_desc_list_to_free_list(soc, desc_list, tail,
  405. mac_id, rx_desc_pool);
  406. return QDF_STATUS_SUCCESS;
  407. }
  408. QDF_STATUS __dp_pdev_rx_buffers_no_map_attach(struct dp_soc *soc,
  409. uint32_t mac_id,
  410. struct dp_srng *dp_rxdma_srng,
  411. struct rx_desc_pool *rx_desc_pool,
  412. uint32_t num_req_buffers)
  413. {
  414. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  415. uint32_t count;
  416. uint32_t nr_descs = 0;
  417. void *rxdma_ring_entry;
  418. union dp_rx_desc_list_elem_t *next;
  419. void *rxdma_srng;
  420. qdf_nbuf_t nbuf;
  421. qdf_dma_addr_t paddr;
  422. union dp_rx_desc_list_elem_t *desc_list = NULL;
  423. union dp_rx_desc_list_elem_t *tail = NULL;
  424. rxdma_srng = dp_rxdma_srng->hal_srng;
  425. if (qdf_unlikely(!dp_pdev)) {
  426. dp_rx_err("%pK: pdev is null for mac_id = %d",
  427. soc, mac_id);
  428. return QDF_STATUS_E_FAILURE;
  429. }
  430. if (qdf_unlikely(!rxdma_srng)) {
  431. dp_rx_debug("%pK: rxdma srng not initialized", soc);
  432. DP_STATS_INC(dp_pdev, replenish.rxdma_err, num_req_buffers);
  433. return QDF_STATUS_E_FAILURE;
  434. }
  435. dp_rx_debug("%pK: requested %d buffers for replenish",
  436. soc, num_req_buffers);
  437. nr_descs = dp_rx_get_free_desc_list(soc, mac_id, rx_desc_pool,
  438. num_req_buffers, &desc_list, &tail);
  439. if (!nr_descs) {
  440. dp_err("no free rx_descs in freelist");
  441. DP_STATS_INC(dp_pdev, err.desc_alloc_fail, num_req_buffers);
  442. return QDF_STATUS_E_NOMEM;
  443. }
  444. dp_debug("got %u RX descs for driver attach", nr_descs);
  445. hal_srng_access_start(soc->hal_soc, rxdma_srng);
  446. for (count = 0; count < nr_descs; count++) {
  447. next = desc_list->next;
  448. qdf_prefetch(next);
  449. nbuf = dp_rx_nbuf_alloc(soc, rx_desc_pool);
  450. if (qdf_unlikely(!nbuf)) {
  451. DP_STATS_INC(dp_pdev, replenish.nbuf_alloc_fail, 1);
  452. break;
  453. }
  454. paddr = dp_rx_nbuf_sync_no_dsb(soc, nbuf,
  455. rx_desc_pool->buf_size);
  456. rxdma_ring_entry = (struct dp_buffer_addr_info *)
  457. hal_srng_src_get_next(soc->hal_soc, rxdma_srng);
  458. if (!rxdma_ring_entry)
  459. break;
  460. qdf_assert_always(rxdma_ring_entry);
  461. desc_list->rx_desc.nbuf = nbuf;
  462. desc_list->rx_desc.rx_buf_start = nbuf->data;
  463. desc_list->rx_desc.unmapped = 0;
  464. /* rx_desc.in_use should be zero at this time*/
  465. qdf_assert_always(desc_list->rx_desc.in_use == 0);
  466. desc_list->rx_desc.in_use = 1;
  467. desc_list->rx_desc.in_err_state = 0;
  468. hal_rxdma_buff_addr_info_set(soc->hal_soc, rxdma_ring_entry,
  469. paddr,
  470. desc_list->rx_desc.cookie,
  471. rx_desc_pool->owner);
  472. desc_list = next;
  473. }
  474. qdf_dsb();
  475. hal_srng_access_end(soc->hal_soc, rxdma_srng);
  476. /* No need to count the number of bytes received during replenish.
  477. * Therefore set replenish.pkts.bytes as 0.
  478. */
  479. DP_STATS_INC_PKT(dp_pdev, replenish.pkts, count, 0);
  480. return QDF_STATUS_SUCCESS;
  481. }
  482. #endif
  483. #ifdef DP_UMAC_HW_RESET_SUPPORT
  484. #if defined(QCA_DP_RX_NBUF_NO_MAP_UNMAP) && !defined(BUILD_X86)
  485. static inline
  486. qdf_dma_addr_t dp_rx_rep_retrieve_paddr(struct dp_soc *dp_soc, qdf_nbuf_t nbuf,
  487. uint32_t buf_size)
  488. {
  489. return dp_rx_nbuf_sync_no_dsb(soc, nbuf, rx_desc_pool->buf_size);
  490. }
  491. #else
  492. static inline
  493. qdf_dma_addr_t dp_rx_rep_retrieve_paddr(struct dp_soc *dp_soc, qdf_nbuf_t nbuf,
  494. uint32_t buf_size)
  495. {
  496. return qdf_nbuf_get_frag_paddr(nbuf, 0);
  497. }
  498. #endif
  499. /*
  500. * dp_rx_desc_replenish() - Replenish the rx descriptors one at a time
  501. *
  502. * @soc: core txrx main context
  503. * @dp_rxdma_srng: rxdma ring
  504. * @rx_desc_pool: rx descriptor pool
  505. * @rx_desc:rx descriptor
  506. *
  507. * Return: void
  508. */
  509. static inline
  510. void dp_rx_desc_replenish(struct dp_soc *soc, struct dp_srng *dp_rxdma_srng,
  511. struct rx_desc_pool *rx_desc_pool,
  512. struct dp_rx_desc *rx_desc)
  513. {
  514. void *rxdma_srng;
  515. void *rxdma_ring_entry;
  516. qdf_dma_addr_t paddr;
  517. rxdma_srng = dp_rxdma_srng->hal_srng;
  518. /* No one else should be accessing the srng at this point */
  519. hal_srng_access_start_unlocked(soc->hal_soc, rxdma_srng);
  520. rxdma_ring_entry = hal_srng_src_get_next(soc->hal_soc, rxdma_srng);
  521. qdf_assert_always(rxdma_ring_entry);
  522. rx_desc->in_err_state = 0;
  523. paddr = dp_rx_rep_retrieve_paddr(soc, rx_desc->nbuf,
  524. rx_desc_pool->buf_size);
  525. hal_rxdma_buff_addr_info_set(soc->hal_soc, rxdma_ring_entry, paddr,
  526. rx_desc->cookie, rx_desc_pool->owner);
  527. hal_srng_access_end_unlocked(soc->hal_soc, rxdma_srng);
  528. }
  529. /*
  530. * dp_rx_desc_reuse() - Reuse the rx descriptors to fill the rx buf ring
  531. *
  532. * @soc: core txrx main context
  533. * @nbuf_list: nbuf list for delayed free
  534. *
  535. * Return: void
  536. */
  537. void dp_rx_desc_reuse(struct dp_soc *soc, qdf_nbuf_t *nbuf_list)
  538. {
  539. int mac_id, i, j;
  540. union dp_rx_desc_list_elem_t *head = NULL;
  541. union dp_rx_desc_list_elem_t *tail = NULL;
  542. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  543. struct dp_srng *dp_rxdma_srng =
  544. &soc->rx_refill_buf_ring[mac_id];
  545. struct rx_desc_pool *rx_desc_pool = &soc->rx_desc_buf[mac_id];
  546. uint32_t rx_sw_desc_num = rx_desc_pool->pool_size;
  547. /* Only fill up 1/3 of the ring size */
  548. uint32_t num_req_decs;
  549. if (!dp_rxdma_srng || !dp_rxdma_srng->hal_srng ||
  550. !rx_desc_pool->array)
  551. continue;
  552. num_req_decs = dp_rxdma_srng->num_entries / 3;
  553. for (i = 0, j = 0; i < rx_sw_desc_num; i++) {
  554. struct dp_rx_desc *rx_desc =
  555. (struct dp_rx_desc *)&rx_desc_pool->array[i];
  556. if (rx_desc->in_use) {
  557. if (j < dp_rxdma_srng->num_entries) {
  558. dp_rx_desc_replenish(soc, dp_rxdma_srng,
  559. rx_desc_pool,
  560. rx_desc);
  561. } else {
  562. dp_rx_nbuf_unmap(soc, rx_desc, 0);
  563. rx_desc->unmapped = 0;
  564. rx_desc->nbuf->next = *nbuf_list;
  565. *nbuf_list = rx_desc->nbuf;
  566. dp_rx_add_to_free_desc_list(&head,
  567. &tail,
  568. rx_desc);
  569. }
  570. j++;
  571. }
  572. }
  573. if (head)
  574. dp_rx_add_desc_list_to_free_list(soc, &head, &tail,
  575. mac_id, rx_desc_pool);
  576. /* If num of descs in use were less, then we need to replenish
  577. * the ring with some buffers
  578. */
  579. head = NULL;
  580. tail = NULL;
  581. if (j < (num_req_decs - 1))
  582. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  583. rx_desc_pool,
  584. ((num_req_decs - 1) - j),
  585. &head, &tail, true);
  586. }
  587. }
  588. #endif
  589. /*
  590. * dp_rx_buffers_replenish() - replenish rxdma ring with rx nbufs
  591. * called during dp rx initialization
  592. * and at the end of dp_rx_process.
  593. *
  594. * @soc: core txrx main context
  595. * @mac_id: mac_id which is one of 3 mac_ids
  596. * @dp_rxdma_srng: dp rxdma circular ring
  597. * @rx_desc_pool: Pointer to free Rx descriptor pool
  598. * @num_req_buffers: number of buffer to be replenished
  599. * @desc_list: list of descs if called from dp_rx_process
  600. * or NULL during dp rx initialization or out of buffer
  601. * interrupt.
  602. * @tail: tail of descs list
  603. * @req_only: If true don't replenish more than req buffers
  604. * @func_name: name of the caller function
  605. * Return: return success or failure
  606. */
  607. QDF_STATUS __dp_rx_buffers_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  608. struct dp_srng *dp_rxdma_srng,
  609. struct rx_desc_pool *rx_desc_pool,
  610. uint32_t num_req_buffers,
  611. union dp_rx_desc_list_elem_t **desc_list,
  612. union dp_rx_desc_list_elem_t **tail,
  613. bool req_only, const char *func_name)
  614. {
  615. uint32_t num_alloc_desc;
  616. uint16_t num_desc_to_free = 0;
  617. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(dp_soc, mac_id);
  618. uint32_t num_entries_avail;
  619. uint32_t count;
  620. int sync_hw_ptr = 1;
  621. struct dp_rx_nbuf_frag_info nbuf_frag_info = {0};
  622. void *rxdma_ring_entry;
  623. union dp_rx_desc_list_elem_t *next;
  624. QDF_STATUS ret;
  625. void *rxdma_srng;
  626. union dp_rx_desc_list_elem_t *desc_list_append = NULL;
  627. union dp_rx_desc_list_elem_t *tail_append = NULL;
  628. union dp_rx_desc_list_elem_t *temp_list = NULL;
  629. rxdma_srng = dp_rxdma_srng->hal_srng;
  630. if (qdf_unlikely(!dp_pdev)) {
  631. dp_rx_err("%pK: pdev is null for mac_id = %d",
  632. dp_soc, mac_id);
  633. return QDF_STATUS_E_FAILURE;
  634. }
  635. if (qdf_unlikely(!rxdma_srng)) {
  636. dp_rx_debug("%pK: rxdma srng not initialized", dp_soc);
  637. DP_STATS_INC(dp_pdev, replenish.rxdma_err, num_req_buffers);
  638. return QDF_STATUS_E_FAILURE;
  639. }
  640. dp_rx_debug("%pK: requested %d buffers for replenish",
  641. dp_soc, num_req_buffers);
  642. hal_srng_access_start(dp_soc->hal_soc, rxdma_srng);
  643. num_entries_avail = hal_srng_src_num_avail(dp_soc->hal_soc,
  644. rxdma_srng,
  645. sync_hw_ptr);
  646. dp_rx_debug("%pK: no of available entries in rxdma ring: %d",
  647. dp_soc, num_entries_avail);
  648. if (!req_only && !(*desc_list) && (num_entries_avail >
  649. ((dp_rxdma_srng->num_entries * 3) / 4))) {
  650. num_req_buffers = num_entries_avail;
  651. } else if (num_entries_avail < num_req_buffers) {
  652. num_desc_to_free = num_req_buffers - num_entries_avail;
  653. num_req_buffers = num_entries_avail;
  654. } else if ((*desc_list) &&
  655. dp_rxdma_srng->num_entries - num_entries_avail <
  656. CRITICAL_BUFFER_THRESHOLD) {
  657. /* Append some free descriptors to tail */
  658. num_alloc_desc =
  659. dp_rx_get_free_desc_list(dp_soc, mac_id,
  660. rx_desc_pool,
  661. CRITICAL_BUFFER_THRESHOLD,
  662. &desc_list_append,
  663. &tail_append);
  664. if (num_alloc_desc) {
  665. temp_list = *desc_list;
  666. *desc_list = desc_list_append;
  667. tail_append->next = temp_list;
  668. num_req_buffers += num_alloc_desc;
  669. DP_STATS_DEC(dp_pdev,
  670. replenish.free_list,
  671. num_alloc_desc);
  672. } else
  673. dp_err_rl("%pK: no free rx_descs in freelist", dp_soc);
  674. }
  675. if (qdf_unlikely(!num_req_buffers)) {
  676. num_desc_to_free = num_req_buffers;
  677. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  678. goto free_descs;
  679. }
  680. /*
  681. * if desc_list is NULL, allocate the descs from freelist
  682. */
  683. if (!(*desc_list)) {
  684. num_alloc_desc = dp_rx_get_free_desc_list(dp_soc, mac_id,
  685. rx_desc_pool,
  686. num_req_buffers,
  687. desc_list,
  688. tail);
  689. if (!num_alloc_desc) {
  690. dp_rx_err("%pK: no free rx_descs in freelist", dp_soc);
  691. DP_STATS_INC(dp_pdev, err.desc_alloc_fail,
  692. num_req_buffers);
  693. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  694. return QDF_STATUS_E_NOMEM;
  695. }
  696. dp_rx_debug("%pK: %d rx desc allocated", dp_soc, num_alloc_desc);
  697. num_req_buffers = num_alloc_desc;
  698. }
  699. count = 0;
  700. while (count < num_req_buffers) {
  701. /* Flag is set while pdev rx_desc_pool initialization */
  702. if (qdf_unlikely(rx_desc_pool->rx_mon_dest_frag_enable))
  703. ret = dp_pdev_frag_alloc_and_map(dp_soc,
  704. &nbuf_frag_info,
  705. dp_pdev,
  706. rx_desc_pool);
  707. else
  708. ret = dp_pdev_nbuf_alloc_and_map_replenish(dp_soc,
  709. mac_id,
  710. num_entries_avail, &nbuf_frag_info,
  711. dp_pdev, rx_desc_pool);
  712. if (qdf_unlikely(QDF_IS_STATUS_ERROR(ret))) {
  713. if (qdf_unlikely(ret == QDF_STATUS_E_FAULT))
  714. continue;
  715. break;
  716. }
  717. count++;
  718. rxdma_ring_entry = hal_srng_src_get_next(dp_soc->hal_soc,
  719. rxdma_srng);
  720. qdf_assert_always(rxdma_ring_entry);
  721. next = (*desc_list)->next;
  722. /* Flag is set while pdev rx_desc_pool initialization */
  723. if (qdf_unlikely(rx_desc_pool->rx_mon_dest_frag_enable))
  724. dp_rx_desc_frag_prep(&((*desc_list)->rx_desc),
  725. &nbuf_frag_info);
  726. else
  727. dp_rx_desc_prep(&((*desc_list)->rx_desc),
  728. &nbuf_frag_info);
  729. /* rx_desc.in_use should be zero at this time*/
  730. qdf_assert_always((*desc_list)->rx_desc.in_use == 0);
  731. (*desc_list)->rx_desc.in_use = 1;
  732. (*desc_list)->rx_desc.in_err_state = 0;
  733. dp_rx_desc_update_dbg_info(&(*desc_list)->rx_desc,
  734. func_name, RX_DESC_REPLENISHED);
  735. dp_verbose_debug("rx_netbuf=%pK, paddr=0x%llx, cookie=%d",
  736. nbuf_frag_info.virt_addr.nbuf,
  737. (unsigned long long)(nbuf_frag_info.paddr),
  738. (*desc_list)->rx_desc.cookie);
  739. hal_rxdma_buff_addr_info_set(dp_soc->hal_soc, rxdma_ring_entry,
  740. nbuf_frag_info.paddr,
  741. (*desc_list)->rx_desc.cookie,
  742. rx_desc_pool->owner);
  743. *desc_list = next;
  744. }
  745. dp_rx_refill_ring_record_entry(dp_soc, dp_pdev->lmac_id, rxdma_srng,
  746. num_req_buffers, count);
  747. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  748. dp_rx_schedule_refill_thread(dp_soc);
  749. dp_verbose_debug("replenished buffers %d, rx desc added back to free list %u",
  750. count, num_desc_to_free);
  751. /* No need to count the number of bytes received during replenish.
  752. * Therefore set replenish.pkts.bytes as 0.
  753. */
  754. DP_STATS_INC_PKT(dp_pdev, replenish.pkts, count, 0);
  755. DP_STATS_INC(dp_pdev, replenish.free_list, num_req_buffers - count);
  756. free_descs:
  757. DP_STATS_INC(dp_pdev, buf_freelist, num_desc_to_free);
  758. /*
  759. * add any available free desc back to the free list
  760. */
  761. if (*desc_list)
  762. dp_rx_add_desc_list_to_free_list(dp_soc, desc_list, tail,
  763. mac_id, rx_desc_pool);
  764. return QDF_STATUS_SUCCESS;
  765. }
  766. qdf_export_symbol(__dp_rx_buffers_replenish);
  767. /*
  768. * dp_rx_deliver_raw() - process RAW mode pkts and hand over the
  769. * pkts to RAW mode simulation to
  770. * decapsulate the pkt.
  771. *
  772. * @vdev: vdev on which RAW mode is enabled
  773. * @nbuf_list: list of RAW pkts to process
  774. * @txrx_peer: peer object from which the pkt is rx
  775. *
  776. * Return: void
  777. */
  778. void
  779. dp_rx_deliver_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf_list,
  780. struct dp_txrx_peer *txrx_peer)
  781. {
  782. qdf_nbuf_t deliver_list_head = NULL;
  783. qdf_nbuf_t deliver_list_tail = NULL;
  784. qdf_nbuf_t nbuf;
  785. nbuf = nbuf_list;
  786. while (nbuf) {
  787. qdf_nbuf_t next = qdf_nbuf_next(nbuf);
  788. DP_RX_LIST_APPEND(deliver_list_head, deliver_list_tail, nbuf);
  789. DP_STATS_INC(vdev->pdev, rx_raw_pkts, 1);
  790. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.raw, 1,
  791. qdf_nbuf_len(nbuf));
  792. /*
  793. * reset the chfrag_start and chfrag_end bits in nbuf cb
  794. * as this is a non-amsdu pkt and RAW mode simulation expects
  795. * these bit s to be 0 for non-amsdu pkt.
  796. */
  797. if (qdf_nbuf_is_rx_chfrag_start(nbuf) &&
  798. qdf_nbuf_is_rx_chfrag_end(nbuf)) {
  799. qdf_nbuf_set_rx_chfrag_start(nbuf, 0);
  800. qdf_nbuf_set_rx_chfrag_end(nbuf, 0);
  801. }
  802. nbuf = next;
  803. }
  804. vdev->osif_rsim_rx_decap(vdev->osif_vdev, &deliver_list_head,
  805. &deliver_list_tail);
  806. vdev->osif_rx(vdev->osif_vdev, deliver_list_head);
  807. }
  808. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  809. #ifndef FEATURE_WDS
  810. void dp_rx_da_learn(struct dp_soc *soc, uint8_t *rx_tlv_hdr,
  811. struct dp_txrx_peer *ta_peer, qdf_nbuf_t nbuf)
  812. {
  813. }
  814. #endif
  815. #ifdef QCA_SUPPORT_TX_MIN_RATES_FOR_SPECIAL_FRAMES
  816. /*
  817. * dp_classify_critical_pkts() - API for marking critical packets
  818. * @soc: dp_soc context
  819. * @vdev: vdev on which packet is to be sent
  820. * @nbuf: nbuf that has to be classified
  821. *
  822. * The function parses the packet, identifies whether its a critical frame and
  823. * marks QDF_NBUF_CB_TX_EXTRA_IS_CRITICAL bit in qdf_nbuf_cb for the nbuf.
  824. * Code for marking which frames are CRITICAL is accessed via callback.
  825. * EAPOL, ARP, DHCP, DHCPv6, ICMPv6 NS/NA are the typical critical frames.
  826. *
  827. * Return: None
  828. */
  829. static
  830. void dp_classify_critical_pkts(struct dp_soc *soc, struct dp_vdev *vdev,
  831. qdf_nbuf_t nbuf)
  832. {
  833. if (vdev->tx_classify_critical_pkt_cb)
  834. vdev->tx_classify_critical_pkt_cb(vdev->osif_vdev, nbuf);
  835. }
  836. #else
  837. static inline
  838. void dp_classify_critical_pkts(struct dp_soc *soc, struct dp_vdev *vdev,
  839. qdf_nbuf_t nbuf)
  840. {
  841. }
  842. #endif
  843. #ifdef QCA_OL_TX_MULTIQ_SUPPORT
  844. static inline
  845. void dp_rx_nbuf_queue_mapping_set(qdf_nbuf_t nbuf, uint8_t ring_id)
  846. {
  847. qdf_nbuf_set_queue_mapping(nbuf, ring_id);
  848. }
  849. #else
  850. static inline
  851. void dp_rx_nbuf_queue_mapping_set(qdf_nbuf_t nbuf, uint8_t ring_id)
  852. {
  853. }
  854. #endif
  855. /*
  856. * dp_rx_intrabss_mcbc_fwd() - Does intrabss forward for mcast packets
  857. *
  858. * @soc: core txrx main context
  859. * @ta_peer : source peer entry
  860. * @rx_tlv_hdr : start address of rx tlvs
  861. * @nbuf : nbuf that has to be intrabss forwarded
  862. * @tid_stats : tid stats pointer
  863. *
  864. * Return: bool: true if it is forwarded else false
  865. */
  866. bool dp_rx_intrabss_mcbc_fwd(struct dp_soc *soc, struct dp_txrx_peer *ta_peer,
  867. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  868. struct cdp_tid_rx_stats *tid_stats)
  869. {
  870. uint16_t len;
  871. qdf_nbuf_t nbuf_copy;
  872. if (dp_rx_intrabss_eapol_drop_check(soc, ta_peer, rx_tlv_hdr,
  873. nbuf))
  874. return true;
  875. if (!dp_rx_check_ndi_mdns_fwding(ta_peer, nbuf))
  876. return false;
  877. /* If the source peer in the isolation list
  878. * then dont forward instead push to bridge stack
  879. */
  880. if (dp_get_peer_isolation(ta_peer))
  881. return false;
  882. nbuf_copy = qdf_nbuf_copy(nbuf);
  883. if (!nbuf_copy)
  884. return false;
  885. len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  886. qdf_mem_set(nbuf_copy->cb, 0x0, sizeof(nbuf_copy->cb));
  887. dp_classify_critical_pkts(soc, ta_peer->vdev, nbuf_copy);
  888. if (soc->arch_ops.dp_rx_intrabss_handle_nawds(soc, ta_peer, nbuf_copy,
  889. tid_stats))
  890. return false;
  891. if (dp_tx_send((struct cdp_soc_t *)soc,
  892. ta_peer->vdev->vdev_id, nbuf_copy)) {
  893. DP_PEER_PER_PKT_STATS_INC_PKT(ta_peer, rx.intra_bss.fail, 1,
  894. len);
  895. tid_stats->fail_cnt[INTRABSS_DROP]++;
  896. dp_rx_nbuf_free(nbuf_copy);
  897. } else {
  898. DP_PEER_PER_PKT_STATS_INC_PKT(ta_peer, rx.intra_bss.pkts, 1,
  899. len);
  900. tid_stats->intrabss_cnt++;
  901. }
  902. return false;
  903. }
  904. /*
  905. * dp_rx_intrabss_ucast_fwd() - Does intrabss forward for unicast packets
  906. *
  907. * @soc: core txrx main context
  908. * @ta_peer: source peer entry
  909. * @tx_vdev_id: VDEV ID for Intra-BSS TX
  910. * @rx_tlv_hdr: start address of rx tlvs
  911. * @nbuf: nbuf that has to be intrabss forwarded
  912. * @tid_stats: tid stats pointer
  913. *
  914. * Return: bool: true if it is forwarded else false
  915. */
  916. bool dp_rx_intrabss_ucast_fwd(struct dp_soc *soc, struct dp_txrx_peer *ta_peer,
  917. uint8_t tx_vdev_id,
  918. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  919. struct cdp_tid_rx_stats *tid_stats)
  920. {
  921. uint16_t len;
  922. len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  923. /* linearize the nbuf just before we send to
  924. * dp_tx_send()
  925. */
  926. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  927. if (qdf_nbuf_linearize(nbuf) == -ENOMEM)
  928. return false;
  929. nbuf = qdf_nbuf_unshare(nbuf);
  930. if (!nbuf) {
  931. DP_PEER_PER_PKT_STATS_INC_PKT(ta_peer,
  932. rx.intra_bss.fail,
  933. 1, len);
  934. /* return true even though the pkt is
  935. * not forwarded. Basically skb_unshare
  936. * failed and we want to continue with
  937. * next nbuf.
  938. */
  939. tid_stats->fail_cnt[INTRABSS_DROP]++;
  940. return false;
  941. }
  942. }
  943. qdf_mem_set(nbuf->cb, 0x0, sizeof(nbuf->cb));
  944. dp_classify_critical_pkts(soc, ta_peer->vdev, nbuf);
  945. if (!dp_tx_send((struct cdp_soc_t *)soc,
  946. tx_vdev_id, nbuf)) {
  947. DP_PEER_PER_PKT_STATS_INC_PKT(ta_peer, rx.intra_bss.pkts, 1,
  948. len);
  949. } else {
  950. DP_PEER_PER_PKT_STATS_INC_PKT(ta_peer, rx.intra_bss.fail, 1,
  951. len);
  952. tid_stats->fail_cnt[INTRABSS_DROP]++;
  953. return false;
  954. }
  955. return true;
  956. }
  957. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  958. #ifdef MESH_MODE_SUPPORT
  959. /**
  960. * dp_rx_fill_mesh_stats() - Fills the mesh per packet receive stats
  961. *
  962. * @vdev: DP Virtual device handle
  963. * @nbuf: Buffer pointer
  964. * @rx_tlv_hdr: start of rx tlv header
  965. * @txrx_peer: pointer to peer
  966. *
  967. * This function allocated memory for mesh receive stats and fill the
  968. * required stats. Stores the memory address in skb cb.
  969. *
  970. * Return: void
  971. */
  972. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  973. uint8_t *rx_tlv_hdr,
  974. struct dp_txrx_peer *txrx_peer)
  975. {
  976. struct mesh_recv_hdr_s *rx_info = NULL;
  977. uint32_t pkt_type;
  978. uint32_t nss;
  979. uint32_t rate_mcs;
  980. uint32_t bw;
  981. uint8_t primary_chan_num;
  982. uint32_t center_chan_freq;
  983. struct dp_soc *soc = vdev->pdev->soc;
  984. struct dp_peer *peer;
  985. struct dp_peer *primary_link_peer;
  986. struct dp_soc *link_peer_soc;
  987. cdp_peer_stats_param_t buf = {0};
  988. /* fill recv mesh stats */
  989. rx_info = qdf_mem_malloc(sizeof(struct mesh_recv_hdr_s));
  990. /* upper layers are resposible to free this memory */
  991. if (!rx_info) {
  992. dp_rx_err("%pK: Memory allocation failed for mesh rx stats",
  993. vdev->pdev->soc);
  994. DP_STATS_INC(vdev->pdev, mesh_mem_alloc, 1);
  995. return;
  996. }
  997. rx_info->rs_flags = MESH_RXHDR_VER1;
  998. if (qdf_nbuf_is_rx_chfrag_start(nbuf))
  999. rx_info->rs_flags |= MESH_RX_FIRST_MSDU;
  1000. if (qdf_nbuf_is_rx_chfrag_end(nbuf))
  1001. rx_info->rs_flags |= MESH_RX_LAST_MSDU;
  1002. peer = dp_peer_get_ref_by_id(soc, txrx_peer->peer_id, DP_MOD_ID_MESH);
  1003. if (peer) {
  1004. if (hal_rx_tlv_get_is_decrypted(soc->hal_soc, rx_tlv_hdr)) {
  1005. rx_info->rs_flags |= MESH_RX_DECRYPTED;
  1006. rx_info->rs_keyix = hal_rx_msdu_get_keyid(soc->hal_soc,
  1007. rx_tlv_hdr);
  1008. if (vdev->osif_get_key)
  1009. vdev->osif_get_key(vdev->osif_vdev,
  1010. &rx_info->rs_decryptkey[0],
  1011. &peer->mac_addr.raw[0],
  1012. rx_info->rs_keyix);
  1013. }
  1014. dp_peer_unref_delete(peer, DP_MOD_ID_MESH);
  1015. }
  1016. primary_link_peer = dp_get_primary_link_peer_by_id(soc,
  1017. txrx_peer->peer_id,
  1018. DP_MOD_ID_MESH);
  1019. if (qdf_likely(primary_link_peer)) {
  1020. link_peer_soc = primary_link_peer->vdev->pdev->soc;
  1021. dp_monitor_peer_get_stats_param(link_peer_soc,
  1022. primary_link_peer,
  1023. cdp_peer_rx_snr, &buf);
  1024. rx_info->rs_snr = buf.rx_snr;
  1025. dp_peer_unref_delete(primary_link_peer, DP_MOD_ID_MESH);
  1026. }
  1027. rx_info->rs_rssi = rx_info->rs_snr + DP_DEFAULT_NOISEFLOOR;
  1028. soc = vdev->pdev->soc;
  1029. primary_chan_num = hal_rx_tlv_get_freq(soc->hal_soc, rx_tlv_hdr);
  1030. center_chan_freq = hal_rx_tlv_get_freq(soc->hal_soc, rx_tlv_hdr) >> 16;
  1031. if (soc->cdp_soc.ol_ops && soc->cdp_soc.ol_ops->freq_to_band) {
  1032. rx_info->rs_band = soc->cdp_soc.ol_ops->freq_to_band(
  1033. soc->ctrl_psoc,
  1034. vdev->pdev->pdev_id,
  1035. center_chan_freq);
  1036. }
  1037. rx_info->rs_channel = primary_chan_num;
  1038. pkt_type = hal_rx_tlv_get_pkt_type(soc->hal_soc, rx_tlv_hdr);
  1039. rate_mcs = hal_rx_tlv_rate_mcs_get(soc->hal_soc, rx_tlv_hdr);
  1040. bw = hal_rx_tlv_bw_get(soc->hal_soc, rx_tlv_hdr);
  1041. nss = hal_rx_msdu_start_nss_get(soc->hal_soc, rx_tlv_hdr);
  1042. rx_info->rs_ratephy1 = rate_mcs | (nss << 0x8) | (pkt_type << 16) |
  1043. (bw << 24);
  1044. qdf_nbuf_set_rx_fctx_type(nbuf, (void *)rx_info, CB_FTYPE_MESH_RX_INFO);
  1045. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_MED,
  1046. FL("Mesh rx stats: flags %x, rssi %x, chn %x, rate %x, kix %x, snr %x"),
  1047. rx_info->rs_flags,
  1048. rx_info->rs_rssi,
  1049. rx_info->rs_channel,
  1050. rx_info->rs_ratephy1,
  1051. rx_info->rs_keyix,
  1052. rx_info->rs_snr);
  1053. }
  1054. /**
  1055. * dp_rx_filter_mesh_packets() - Filters mesh unwanted packets
  1056. *
  1057. * @vdev: DP Virtual device handle
  1058. * @nbuf: Buffer pointer
  1059. * @rx_tlv_hdr: start of rx tlv header
  1060. *
  1061. * This checks if the received packet is matching any filter out
  1062. * catogery and and drop the packet if it matches.
  1063. *
  1064. * Return: status(0 indicates drop, 1 indicate to no drop)
  1065. */
  1066. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1067. uint8_t *rx_tlv_hdr)
  1068. {
  1069. union dp_align_mac_addr mac_addr;
  1070. struct dp_soc *soc = vdev->pdev->soc;
  1071. if (qdf_unlikely(vdev->mesh_rx_filter)) {
  1072. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_FROMDS)
  1073. if (hal_rx_mpdu_get_fr_ds(soc->hal_soc,
  1074. rx_tlv_hdr))
  1075. return QDF_STATUS_SUCCESS;
  1076. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_TODS)
  1077. if (hal_rx_mpdu_get_to_ds(soc->hal_soc,
  1078. rx_tlv_hdr))
  1079. return QDF_STATUS_SUCCESS;
  1080. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_NODS)
  1081. if (!hal_rx_mpdu_get_fr_ds(soc->hal_soc,
  1082. rx_tlv_hdr) &&
  1083. !hal_rx_mpdu_get_to_ds(soc->hal_soc,
  1084. rx_tlv_hdr))
  1085. return QDF_STATUS_SUCCESS;
  1086. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_RA) {
  1087. if (hal_rx_mpdu_get_addr1(soc->hal_soc,
  1088. rx_tlv_hdr,
  1089. &mac_addr.raw[0]))
  1090. return QDF_STATUS_E_FAILURE;
  1091. if (!qdf_mem_cmp(&mac_addr.raw[0],
  1092. &vdev->mac_addr.raw[0],
  1093. QDF_MAC_ADDR_SIZE))
  1094. return QDF_STATUS_SUCCESS;
  1095. }
  1096. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_TA) {
  1097. if (hal_rx_mpdu_get_addr2(soc->hal_soc,
  1098. rx_tlv_hdr,
  1099. &mac_addr.raw[0]))
  1100. return QDF_STATUS_E_FAILURE;
  1101. if (!qdf_mem_cmp(&mac_addr.raw[0],
  1102. &vdev->mac_addr.raw[0],
  1103. QDF_MAC_ADDR_SIZE))
  1104. return QDF_STATUS_SUCCESS;
  1105. }
  1106. }
  1107. return QDF_STATUS_E_FAILURE;
  1108. }
  1109. #else
  1110. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1111. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer)
  1112. {
  1113. }
  1114. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1115. uint8_t *rx_tlv_hdr)
  1116. {
  1117. return QDF_STATUS_E_FAILURE;
  1118. }
  1119. #endif
  1120. #ifdef FEATURE_NAC_RSSI
  1121. /**
  1122. * dp_rx_process_invalid_peer(): Function to pass invalid peer list to umac
  1123. * @soc: DP SOC handle
  1124. * @mpdu: mpdu for which peer is invalid
  1125. * @mac_id: mac_id which is one of 3 mac_ids(Assuming mac_id and
  1126. * pool_id has same mapping)
  1127. *
  1128. * return: integer type
  1129. */
  1130. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t mpdu,
  1131. uint8_t mac_id)
  1132. {
  1133. struct dp_invalid_peer_msg msg;
  1134. struct dp_vdev *vdev = NULL;
  1135. struct dp_pdev *pdev = NULL;
  1136. struct ieee80211_frame *wh;
  1137. qdf_nbuf_t curr_nbuf, next_nbuf;
  1138. uint8_t *rx_tlv_hdr = qdf_nbuf_data(mpdu);
  1139. uint8_t *rx_pkt_hdr = NULL;
  1140. int i = 0;
  1141. if (!HAL_IS_DECAP_FORMAT_RAW(soc->hal_soc, rx_tlv_hdr)) {
  1142. dp_rx_debug("%pK: Drop decapped frames", soc);
  1143. goto free;
  1144. }
  1145. /* In RAW packet, packet header will be part of data */
  1146. rx_pkt_hdr = rx_tlv_hdr + soc->rx_pkt_tlv_size;
  1147. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  1148. if (!DP_FRAME_IS_DATA(wh)) {
  1149. dp_rx_debug("%pK: NAWDS valid only for data frames", soc);
  1150. goto free;
  1151. }
  1152. if (qdf_nbuf_len(mpdu) < sizeof(struct ieee80211_frame)) {
  1153. dp_rx_err("%pK: Invalid nbuf length", soc);
  1154. goto free;
  1155. }
  1156. /* In DMAC case the rx_desc_pools are common across PDEVs
  1157. * so PDEV cannot be derived from the pool_id.
  1158. *
  1159. * link_id need to derived from the TLV tag word which is
  1160. * disabled by default. For now adding a WAR to get vdev
  1161. * with brute force this need to fixed with word based subscription
  1162. * support is added by enabling TLV tag word
  1163. */
  1164. if (soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  1165. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1166. pdev = soc->pdev_list[i];
  1167. if (!pdev || qdf_unlikely(pdev->is_pdev_down))
  1168. continue;
  1169. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1170. if (qdf_mem_cmp(wh->i_addr1, vdev->mac_addr.raw,
  1171. QDF_MAC_ADDR_SIZE) == 0) {
  1172. goto out;
  1173. }
  1174. }
  1175. }
  1176. } else {
  1177. pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1178. if (!pdev || qdf_unlikely(pdev->is_pdev_down)) {
  1179. dp_rx_err("%pK: PDEV %s",
  1180. soc, !pdev ? "not found" : "down");
  1181. goto free;
  1182. }
  1183. if (dp_monitor_filter_neighbour_peer(pdev, rx_pkt_hdr) ==
  1184. QDF_STATUS_SUCCESS)
  1185. return 0;
  1186. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1187. if (qdf_mem_cmp(wh->i_addr1, vdev->mac_addr.raw,
  1188. QDF_MAC_ADDR_SIZE) == 0) {
  1189. goto out;
  1190. }
  1191. }
  1192. }
  1193. if (!vdev) {
  1194. dp_rx_err("%pK: VDEV not found", soc);
  1195. goto free;
  1196. }
  1197. out:
  1198. msg.wh = wh;
  1199. qdf_nbuf_pull_head(mpdu, soc->rx_pkt_tlv_size);
  1200. msg.nbuf = mpdu;
  1201. msg.vdev_id = vdev->vdev_id;
  1202. /*
  1203. * NOTE: Only valid for HKv1.
  1204. * If smart monitor mode is enabled on RE, we are getting invalid
  1205. * peer frames with RA as STA mac of RE and the TA not matching
  1206. * with any NAC list or the the BSSID.Such frames need to dropped
  1207. * in order to avoid HM_WDS false addition.
  1208. */
  1209. if (pdev->soc->cdp_soc.ol_ops->rx_invalid_peer) {
  1210. if (dp_monitor_drop_inv_peer_pkts(vdev) == QDF_STATUS_SUCCESS) {
  1211. dp_rx_warn("%pK: Drop inv peer pkts with STA RA:%pm",
  1212. soc, wh->i_addr1);
  1213. goto free;
  1214. }
  1215. pdev->soc->cdp_soc.ol_ops->rx_invalid_peer(
  1216. (struct cdp_ctrl_objmgr_psoc *)soc->ctrl_psoc,
  1217. pdev->pdev_id, &msg);
  1218. }
  1219. free:
  1220. /* Drop and free packet */
  1221. curr_nbuf = mpdu;
  1222. while (curr_nbuf) {
  1223. next_nbuf = qdf_nbuf_next(curr_nbuf);
  1224. dp_rx_nbuf_free(curr_nbuf);
  1225. curr_nbuf = next_nbuf;
  1226. }
  1227. return 0;
  1228. }
  1229. /**
  1230. * dp_rx_process_invalid_peer_wrapper(): Function to wrap invalid peer handler
  1231. * @soc: DP SOC handle
  1232. * @mpdu: mpdu for which peer is invalid
  1233. * @mpdu_done: if an mpdu is completed
  1234. * @mac_id: mac_id which is one of 3 mac_ids(Assuming mac_id and
  1235. * pool_id has same mapping)
  1236. *
  1237. * return: integer type
  1238. */
  1239. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  1240. qdf_nbuf_t mpdu, bool mpdu_done,
  1241. uint8_t mac_id)
  1242. {
  1243. /* Only trigger the process when mpdu is completed */
  1244. if (mpdu_done)
  1245. dp_rx_process_invalid_peer(soc, mpdu, mac_id);
  1246. }
  1247. #else
  1248. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t mpdu,
  1249. uint8_t mac_id)
  1250. {
  1251. qdf_nbuf_t curr_nbuf, next_nbuf;
  1252. struct dp_pdev *pdev;
  1253. struct dp_vdev *vdev = NULL;
  1254. struct ieee80211_frame *wh;
  1255. uint8_t *rx_tlv_hdr = qdf_nbuf_data(mpdu);
  1256. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(soc->hal_soc, rx_tlv_hdr);
  1257. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  1258. if (!DP_FRAME_IS_DATA(wh)) {
  1259. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP,
  1260. "only for data frames");
  1261. goto free;
  1262. }
  1263. if (qdf_nbuf_len(mpdu) < sizeof(struct ieee80211_frame)) {
  1264. dp_rx_info_rl("%pK: Invalid nbuf length", soc);
  1265. goto free;
  1266. }
  1267. pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1268. if (!pdev) {
  1269. dp_rx_info_rl("%pK: PDEV not found", soc);
  1270. goto free;
  1271. }
  1272. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1273. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1274. if (qdf_mem_cmp(wh->i_addr1, vdev->mac_addr.raw,
  1275. QDF_MAC_ADDR_SIZE) == 0) {
  1276. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1277. goto out;
  1278. }
  1279. }
  1280. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1281. if (!vdev) {
  1282. dp_rx_info_rl("%pK: VDEV not found", soc);
  1283. goto free;
  1284. }
  1285. out:
  1286. if (soc->cdp_soc.ol_ops->rx_invalid_peer)
  1287. soc->cdp_soc.ol_ops->rx_invalid_peer(vdev->vdev_id, wh);
  1288. free:
  1289. /* reset the head and tail pointers */
  1290. pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1291. if (pdev) {
  1292. pdev->invalid_peer_head_msdu = NULL;
  1293. pdev->invalid_peer_tail_msdu = NULL;
  1294. }
  1295. /* Drop and free packet */
  1296. curr_nbuf = mpdu;
  1297. while (curr_nbuf) {
  1298. next_nbuf = qdf_nbuf_next(curr_nbuf);
  1299. dp_rx_nbuf_free(curr_nbuf);
  1300. curr_nbuf = next_nbuf;
  1301. }
  1302. /* Reset the head and tail pointers */
  1303. pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1304. if (pdev) {
  1305. pdev->invalid_peer_head_msdu = NULL;
  1306. pdev->invalid_peer_tail_msdu = NULL;
  1307. }
  1308. return 0;
  1309. }
  1310. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  1311. qdf_nbuf_t mpdu, bool mpdu_done,
  1312. uint8_t mac_id)
  1313. {
  1314. /* Process the nbuf */
  1315. dp_rx_process_invalid_peer(soc, mpdu, mac_id);
  1316. }
  1317. #endif
  1318. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1319. #ifdef RECEIVE_OFFLOAD
  1320. /**
  1321. * dp_rx_print_offload_info() - Print offload info from RX TLV
  1322. * @soc: dp soc handle
  1323. * @msdu: MSDU for which the offload info is to be printed
  1324. *
  1325. * Return: None
  1326. */
  1327. static void dp_rx_print_offload_info(struct dp_soc *soc,
  1328. qdf_nbuf_t msdu)
  1329. {
  1330. dp_verbose_debug("----------------------RX DESC LRO/GRO----------------------");
  1331. dp_verbose_debug("lro_eligible 0x%x",
  1332. QDF_NBUF_CB_RX_LRO_ELIGIBLE(msdu));
  1333. dp_verbose_debug("pure_ack 0x%x", QDF_NBUF_CB_RX_TCP_PURE_ACK(msdu));
  1334. dp_verbose_debug("chksum 0x%x", QDF_NBUF_CB_RX_TCP_CHKSUM(msdu));
  1335. dp_verbose_debug("TCP seq num 0x%x", QDF_NBUF_CB_RX_TCP_SEQ_NUM(msdu));
  1336. dp_verbose_debug("TCP ack num 0x%x", QDF_NBUF_CB_RX_TCP_ACK_NUM(msdu));
  1337. dp_verbose_debug("TCP window 0x%x", QDF_NBUF_CB_RX_TCP_WIN(msdu));
  1338. dp_verbose_debug("TCP protocol 0x%x", QDF_NBUF_CB_RX_TCP_PROTO(msdu));
  1339. dp_verbose_debug("TCP offset 0x%x", QDF_NBUF_CB_RX_TCP_OFFSET(msdu));
  1340. dp_verbose_debug("toeplitz 0x%x", QDF_NBUF_CB_RX_FLOW_ID(msdu));
  1341. dp_verbose_debug("---------------------------------------------------------");
  1342. }
  1343. /**
  1344. * dp_rx_fill_gro_info() - Fill GRO info from RX TLV into skb->cb
  1345. * @soc: DP SOC handle
  1346. * @rx_tlv: RX TLV received for the msdu
  1347. * @msdu: msdu for which GRO info needs to be filled
  1348. * @rx_ol_pkt_cnt: counter to be incremented for GRO eligible packets
  1349. *
  1350. * Return: None
  1351. */
  1352. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1353. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt)
  1354. {
  1355. struct hal_offload_info offload_info;
  1356. if (!wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx))
  1357. return;
  1358. if (hal_rx_tlv_get_offload_info(soc->hal_soc, rx_tlv, &offload_info))
  1359. return;
  1360. *rx_ol_pkt_cnt = *rx_ol_pkt_cnt + 1;
  1361. QDF_NBUF_CB_RX_LRO_ELIGIBLE(msdu) = offload_info.lro_eligible;
  1362. QDF_NBUF_CB_RX_TCP_PURE_ACK(msdu) = offload_info.tcp_pure_ack;
  1363. QDF_NBUF_CB_RX_TCP_CHKSUM(msdu) =
  1364. hal_rx_tlv_get_tcp_chksum(soc->hal_soc,
  1365. rx_tlv);
  1366. QDF_NBUF_CB_RX_TCP_SEQ_NUM(msdu) = offload_info.tcp_seq_num;
  1367. QDF_NBUF_CB_RX_TCP_ACK_NUM(msdu) = offload_info.tcp_ack_num;
  1368. QDF_NBUF_CB_RX_TCP_WIN(msdu) = offload_info.tcp_win;
  1369. QDF_NBUF_CB_RX_TCP_PROTO(msdu) = offload_info.tcp_proto;
  1370. QDF_NBUF_CB_RX_IPV6_PROTO(msdu) = offload_info.ipv6_proto;
  1371. QDF_NBUF_CB_RX_TCP_OFFSET(msdu) = offload_info.tcp_offset;
  1372. QDF_NBUF_CB_RX_FLOW_ID(msdu) = offload_info.flow_id;
  1373. dp_rx_print_offload_info(soc, msdu);
  1374. }
  1375. #endif /* RECEIVE_OFFLOAD */
  1376. /**
  1377. * dp_rx_adjust_nbuf_len() - set appropriate msdu length in nbuf.
  1378. *
  1379. * @soc: DP soc handle
  1380. * @nbuf: pointer to msdu.
  1381. * @mpdu_len: mpdu length
  1382. * @l3_pad_len: L3 padding length by HW
  1383. *
  1384. * Return: returns true if nbuf is last msdu of mpdu else retuns false.
  1385. */
  1386. static inline bool dp_rx_adjust_nbuf_len(struct dp_soc *soc,
  1387. qdf_nbuf_t nbuf,
  1388. uint16_t *mpdu_len,
  1389. uint32_t l3_pad_len)
  1390. {
  1391. bool last_nbuf;
  1392. uint32_t pkt_hdr_size;
  1393. pkt_hdr_size = soc->rx_pkt_tlv_size + l3_pad_len;
  1394. if ((*mpdu_len + pkt_hdr_size) > RX_DATA_BUFFER_SIZE) {
  1395. qdf_nbuf_set_pktlen(nbuf, RX_DATA_BUFFER_SIZE);
  1396. last_nbuf = false;
  1397. *mpdu_len -= (RX_DATA_BUFFER_SIZE - pkt_hdr_size);
  1398. } else {
  1399. qdf_nbuf_set_pktlen(nbuf, (*mpdu_len + pkt_hdr_size));
  1400. last_nbuf = true;
  1401. *mpdu_len = 0;
  1402. }
  1403. return last_nbuf;
  1404. }
  1405. /**
  1406. * dp_get_l3_hdr_pad_len() - get L3 header padding length.
  1407. *
  1408. * @soc: DP soc handle
  1409. * @nbuf: pointer to msdu.
  1410. *
  1411. * Return: returns padding length in bytes.
  1412. */
  1413. static inline uint32_t dp_get_l3_hdr_pad_len(struct dp_soc *soc,
  1414. qdf_nbuf_t nbuf)
  1415. {
  1416. uint32_t l3_hdr_pad = 0;
  1417. uint8_t *rx_tlv_hdr;
  1418. struct hal_rx_msdu_metadata msdu_metadata;
  1419. while (nbuf) {
  1420. if (!qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  1421. /* scattered msdu end with continuation is 0 */
  1422. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  1423. hal_rx_msdu_metadata_get(soc->hal_soc,
  1424. rx_tlv_hdr,
  1425. &msdu_metadata);
  1426. l3_hdr_pad = msdu_metadata.l3_hdr_pad;
  1427. break;
  1428. }
  1429. nbuf = nbuf->next;
  1430. }
  1431. return l3_hdr_pad;
  1432. }
  1433. /**
  1434. * dp_rx_sg_create() - create a frag_list for MSDUs which are spread across
  1435. * multiple nbufs.
  1436. * @soc: DP SOC handle
  1437. * @nbuf: pointer to the first msdu of an amsdu.
  1438. *
  1439. * This function implements the creation of RX frag_list for cases
  1440. * where an MSDU is spread across multiple nbufs.
  1441. *
  1442. * Return: returns the head nbuf which contains complete frag_list.
  1443. */
  1444. qdf_nbuf_t dp_rx_sg_create(struct dp_soc *soc, qdf_nbuf_t nbuf)
  1445. {
  1446. qdf_nbuf_t parent, frag_list, next = NULL;
  1447. uint16_t frag_list_len = 0;
  1448. uint16_t mpdu_len;
  1449. bool last_nbuf;
  1450. uint32_t l3_hdr_pad_offset = 0;
  1451. /*
  1452. * Use msdu len got from REO entry descriptor instead since
  1453. * there is case the RX PKT TLV is corrupted while msdu_len
  1454. * from REO descriptor is right for non-raw RX scatter msdu.
  1455. */
  1456. mpdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  1457. /*
  1458. * this is a case where the complete msdu fits in one single nbuf.
  1459. * in this case HW sets both start and end bit and we only need to
  1460. * reset these bits for RAW mode simulator to decap the pkt
  1461. */
  1462. if (qdf_nbuf_is_rx_chfrag_start(nbuf) &&
  1463. qdf_nbuf_is_rx_chfrag_end(nbuf)) {
  1464. qdf_nbuf_set_pktlen(nbuf, mpdu_len + soc->rx_pkt_tlv_size);
  1465. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1466. return nbuf;
  1467. }
  1468. l3_hdr_pad_offset = dp_get_l3_hdr_pad_len(soc, nbuf);
  1469. /*
  1470. * This is a case where we have multiple msdus (A-MSDU) spread across
  1471. * multiple nbufs. here we create a fraglist out of these nbufs.
  1472. *
  1473. * the moment we encounter a nbuf with continuation bit set we
  1474. * know for sure we have an MSDU which is spread across multiple
  1475. * nbufs. We loop through and reap nbufs till we reach last nbuf.
  1476. */
  1477. parent = nbuf;
  1478. frag_list = nbuf->next;
  1479. nbuf = nbuf->next;
  1480. /*
  1481. * set the start bit in the first nbuf we encounter with continuation
  1482. * bit set. This has the proper mpdu length set as it is the first
  1483. * msdu of the mpdu. this becomes the parent nbuf and the subsequent
  1484. * nbufs will form the frag_list of the parent nbuf.
  1485. */
  1486. qdf_nbuf_set_rx_chfrag_start(parent, 1);
  1487. /*
  1488. * L3 header padding is only needed for the 1st buffer
  1489. * in a scattered msdu
  1490. */
  1491. last_nbuf = dp_rx_adjust_nbuf_len(soc, parent, &mpdu_len,
  1492. l3_hdr_pad_offset);
  1493. /*
  1494. * MSDU cont bit is set but reported MPDU length can fit
  1495. * in to single buffer
  1496. *
  1497. * Increment error stats and avoid SG list creation
  1498. */
  1499. if (last_nbuf) {
  1500. DP_STATS_INC(soc, rx.err.msdu_continuation_err, 1);
  1501. qdf_nbuf_pull_head(parent,
  1502. soc->rx_pkt_tlv_size + l3_hdr_pad_offset);
  1503. return parent;
  1504. }
  1505. /*
  1506. * this is where we set the length of the fragments which are
  1507. * associated to the parent nbuf. We iterate through the frag_list
  1508. * till we hit the last_nbuf of the list.
  1509. */
  1510. do {
  1511. last_nbuf = dp_rx_adjust_nbuf_len(soc, nbuf, &mpdu_len, 0);
  1512. qdf_nbuf_pull_head(nbuf,
  1513. soc->rx_pkt_tlv_size);
  1514. frag_list_len += qdf_nbuf_len(nbuf);
  1515. if (last_nbuf) {
  1516. next = nbuf->next;
  1517. nbuf->next = NULL;
  1518. break;
  1519. } else if (qdf_nbuf_is_rx_chfrag_end(nbuf)) {
  1520. dp_err("Invalid packet length\n");
  1521. qdf_assert_always(0);
  1522. }
  1523. nbuf = nbuf->next;
  1524. } while (!last_nbuf);
  1525. qdf_nbuf_set_rx_chfrag_start(nbuf, 0);
  1526. qdf_nbuf_append_ext_list(parent, frag_list, frag_list_len);
  1527. parent->next = next;
  1528. qdf_nbuf_pull_head(parent,
  1529. soc->rx_pkt_tlv_size + l3_hdr_pad_offset);
  1530. return parent;
  1531. }
  1532. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1533. #ifdef QCA_PEER_EXT_STATS
  1534. /*
  1535. * dp_rx_compute_tid_delay - Computer per TID delay stats
  1536. * @peer: DP soc context
  1537. * @nbuf: NBuffer
  1538. *
  1539. * Return: Void
  1540. */
  1541. void dp_rx_compute_tid_delay(struct cdp_delay_tid_stats *stats,
  1542. qdf_nbuf_t nbuf)
  1543. {
  1544. struct cdp_delay_rx_stats *rx_delay = &stats->rx_delay;
  1545. uint32_t to_stack = qdf_nbuf_get_timedelta_ms(nbuf);
  1546. dp_hist_update_stats(&rx_delay->to_stack_delay, to_stack);
  1547. }
  1548. #endif /* QCA_PEER_EXT_STATS */
  1549. /**
  1550. * dp_rx_compute_delay() - Compute and fill in all timestamps
  1551. * to pass in correct fields
  1552. *
  1553. * @vdev: pdev handle
  1554. * @tx_desc: tx descriptor
  1555. * @tid: tid value
  1556. * Return: none
  1557. */
  1558. void dp_rx_compute_delay(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  1559. {
  1560. uint8_t ring_id = QDF_NBUF_CB_RX_CTX_ID(nbuf);
  1561. int64_t current_ts = qdf_ktime_to_ms(qdf_ktime_get());
  1562. uint32_t to_stack = qdf_nbuf_get_timedelta_ms(nbuf);
  1563. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  1564. uint32_t interframe_delay =
  1565. (uint32_t)(current_ts - vdev->prev_rx_deliver_tstamp);
  1566. struct cdp_tid_rx_stats *rstats =
  1567. &vdev->pdev->stats.tid_stats.tid_rx_stats[ring_id][tid];
  1568. dp_update_delay_stats(NULL, rstats, to_stack, tid,
  1569. CDP_DELAY_STATS_REAP_STACK, ring_id, false);
  1570. /*
  1571. * Update interframe delay stats calculated at deliver_data_ol point.
  1572. * Value of vdev->prev_rx_deliver_tstamp will be 0 for 1st frame, so
  1573. * interframe delay will not be calculate correctly for 1st frame.
  1574. * On the other side, this will help in avoiding extra per packet check
  1575. * of vdev->prev_rx_deliver_tstamp.
  1576. */
  1577. dp_update_delay_stats(NULL, rstats, interframe_delay, tid,
  1578. CDP_DELAY_STATS_RX_INTERFRAME, ring_id, false);
  1579. vdev->prev_rx_deliver_tstamp = current_ts;
  1580. }
  1581. /**
  1582. * dp_rx_drop_nbuf_list() - drop an nbuf list
  1583. * @pdev: dp pdev reference
  1584. * @buf_list: buffer list to be dropepd
  1585. *
  1586. * Return: int (number of bufs dropped)
  1587. */
  1588. static inline int dp_rx_drop_nbuf_list(struct dp_pdev *pdev,
  1589. qdf_nbuf_t buf_list)
  1590. {
  1591. struct cdp_tid_rx_stats *stats = NULL;
  1592. uint8_t tid = 0, ring_id = 0;
  1593. int num_dropped = 0;
  1594. qdf_nbuf_t buf, next_buf;
  1595. buf = buf_list;
  1596. while (buf) {
  1597. ring_id = QDF_NBUF_CB_RX_CTX_ID(buf);
  1598. next_buf = qdf_nbuf_queue_next(buf);
  1599. tid = qdf_nbuf_get_tid_val(buf);
  1600. if (qdf_likely(pdev)) {
  1601. stats = &pdev->stats.tid_stats.tid_rx_stats[ring_id][tid];
  1602. stats->fail_cnt[INVALID_PEER_VDEV]++;
  1603. stats->delivered_to_stack--;
  1604. }
  1605. dp_rx_nbuf_free(buf);
  1606. buf = next_buf;
  1607. num_dropped++;
  1608. }
  1609. return num_dropped;
  1610. }
  1611. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1612. /**
  1613. * dp_rx_deliver_to_stack_ext() - Deliver to netdev per sta
  1614. * @soc: core txrx main context
  1615. * @vdev: vdev
  1616. * @txrx_peer: txrx peer
  1617. * @nbuf_head: skb list head
  1618. *
  1619. * Return: true if packet is delivered to netdev per STA.
  1620. */
  1621. static inline bool
  1622. dp_rx_deliver_to_stack_ext(struct dp_soc *soc, struct dp_vdev *vdev,
  1623. struct dp_txrx_peer *txrx_peer, qdf_nbuf_t nbuf_head)
  1624. {
  1625. /*
  1626. * When extended WDS is disabled, frames are sent to AP netdevice.
  1627. */
  1628. if (qdf_likely(!vdev->wds_ext_enabled))
  1629. return false;
  1630. /*
  1631. * There can be 2 cases:
  1632. * 1. Send frame to parent netdev if its not for netdev per STA
  1633. * 2. If frame is meant for netdev per STA:
  1634. * a. Send frame to appropriate netdev using registered fp.
  1635. * b. If fp is NULL, drop the frames.
  1636. */
  1637. if (!txrx_peer->wds_ext.init)
  1638. return false;
  1639. if (txrx_peer->osif_rx)
  1640. txrx_peer->osif_rx(txrx_peer->wds_ext.osif_peer, nbuf_head);
  1641. else
  1642. dp_rx_drop_nbuf_list(vdev->pdev, nbuf_head);
  1643. return true;
  1644. }
  1645. #else
  1646. static inline bool
  1647. dp_rx_deliver_to_stack_ext(struct dp_soc *soc, struct dp_vdev *vdev,
  1648. struct dp_txrx_peer *txrx_peer, qdf_nbuf_t nbuf_head)
  1649. {
  1650. return false;
  1651. }
  1652. #endif
  1653. #ifdef PEER_CACHE_RX_PKTS
  1654. /**
  1655. * dp_rx_flush_rx_cached() - flush cached rx frames
  1656. * @peer: peer
  1657. * @drop: flag to drop frames or forward to net stack
  1658. *
  1659. * Return: None
  1660. */
  1661. void dp_rx_flush_rx_cached(struct dp_peer *peer, bool drop)
  1662. {
  1663. struct dp_peer_cached_bufq *bufqi;
  1664. struct dp_rx_cached_buf *cache_buf = NULL;
  1665. ol_txrx_rx_fp data_rx = NULL;
  1666. int num_buff_elem;
  1667. QDF_STATUS status;
  1668. /*
  1669. * Flush dp cached frames only for mld peers and legacy peers, as
  1670. * link peers don't store cached frames
  1671. */
  1672. if (IS_MLO_DP_LINK_PEER(peer))
  1673. return;
  1674. if (!peer->txrx_peer) {
  1675. dp_err("txrx_peer NULL!! peer mac_addr("QDF_MAC_ADDR_FMT")",
  1676. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  1677. return;
  1678. }
  1679. if (qdf_atomic_inc_return(&peer->txrx_peer->flush_in_progress) > 1) {
  1680. qdf_atomic_dec(&peer->txrx_peer->flush_in_progress);
  1681. return;
  1682. }
  1683. qdf_spin_lock_bh(&peer->peer_info_lock);
  1684. if (peer->state >= OL_TXRX_PEER_STATE_CONN && peer->vdev->osif_rx)
  1685. data_rx = peer->vdev->osif_rx;
  1686. else
  1687. drop = true;
  1688. qdf_spin_unlock_bh(&peer->peer_info_lock);
  1689. bufqi = &peer->txrx_peer->bufq_info;
  1690. qdf_spin_lock_bh(&bufqi->bufq_lock);
  1691. qdf_list_remove_front(&bufqi->cached_bufq,
  1692. (qdf_list_node_t **)&cache_buf);
  1693. while (cache_buf) {
  1694. num_buff_elem = QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(
  1695. cache_buf->buf);
  1696. bufqi->entries -= num_buff_elem;
  1697. qdf_spin_unlock_bh(&bufqi->bufq_lock);
  1698. if (drop) {
  1699. bufqi->dropped = dp_rx_drop_nbuf_list(peer->vdev->pdev,
  1700. cache_buf->buf);
  1701. } else {
  1702. /* Flush the cached frames to OSIF DEV */
  1703. status = data_rx(peer->vdev->osif_vdev, cache_buf->buf);
  1704. if (status != QDF_STATUS_SUCCESS)
  1705. bufqi->dropped = dp_rx_drop_nbuf_list(
  1706. peer->vdev->pdev,
  1707. cache_buf->buf);
  1708. }
  1709. qdf_mem_free(cache_buf);
  1710. cache_buf = NULL;
  1711. qdf_spin_lock_bh(&bufqi->bufq_lock);
  1712. qdf_list_remove_front(&bufqi->cached_bufq,
  1713. (qdf_list_node_t **)&cache_buf);
  1714. }
  1715. qdf_spin_unlock_bh(&bufqi->bufq_lock);
  1716. qdf_atomic_dec(&peer->txrx_peer->flush_in_progress);
  1717. }
  1718. /**
  1719. * dp_rx_enqueue_rx() - cache rx frames
  1720. * @peer: peer
  1721. * @rx_buf_list: cache buffer list
  1722. *
  1723. * Return: None
  1724. */
  1725. static QDF_STATUS
  1726. dp_rx_enqueue_rx(struct dp_txrx_peer *txrx_peer, qdf_nbuf_t rx_buf_list)
  1727. {
  1728. struct dp_rx_cached_buf *cache_buf;
  1729. struct dp_peer_cached_bufq *bufqi = &txrx_peer->bufq_info;
  1730. int num_buff_elem;
  1731. QDF_STATUS ret = QDF_STATUS_SUCCESS;
  1732. struct dp_soc *soc = txrx_peer->vdev->pdev->soc;
  1733. struct dp_peer *peer = dp_peer_get_ref_by_id(soc, txrx_peer->peer_id,
  1734. DP_MOD_ID_RX);
  1735. if (!peer) {
  1736. bufqi->dropped = dp_rx_drop_nbuf_list(txrx_peer->vdev->pdev,
  1737. rx_buf_list);
  1738. return QDF_STATUS_E_INVAL;
  1739. }
  1740. dp_debug_rl("bufq->curr %d bufq->drops %d", bufqi->entries,
  1741. bufqi->dropped);
  1742. if (!peer->valid) {
  1743. bufqi->dropped = dp_rx_drop_nbuf_list(txrx_peer->vdev->pdev,
  1744. rx_buf_list);
  1745. ret = QDF_STATUS_E_INVAL;
  1746. goto fail;
  1747. }
  1748. qdf_spin_lock_bh(&bufqi->bufq_lock);
  1749. if (bufqi->entries >= bufqi->thresh) {
  1750. bufqi->dropped = dp_rx_drop_nbuf_list(txrx_peer->vdev->pdev,
  1751. rx_buf_list);
  1752. qdf_spin_unlock_bh(&bufqi->bufq_lock);
  1753. ret = QDF_STATUS_E_RESOURCES;
  1754. goto fail;
  1755. }
  1756. qdf_spin_unlock_bh(&bufqi->bufq_lock);
  1757. num_buff_elem = QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(rx_buf_list);
  1758. cache_buf = qdf_mem_malloc_atomic(sizeof(*cache_buf));
  1759. if (!cache_buf) {
  1760. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1761. "Failed to allocate buf to cache rx frames");
  1762. bufqi->dropped = dp_rx_drop_nbuf_list(txrx_peer->vdev->pdev,
  1763. rx_buf_list);
  1764. ret = QDF_STATUS_E_NOMEM;
  1765. goto fail;
  1766. }
  1767. cache_buf->buf = rx_buf_list;
  1768. qdf_spin_lock_bh(&bufqi->bufq_lock);
  1769. qdf_list_insert_back(&bufqi->cached_bufq,
  1770. &cache_buf->node);
  1771. bufqi->entries += num_buff_elem;
  1772. qdf_spin_unlock_bh(&bufqi->bufq_lock);
  1773. fail:
  1774. dp_peer_unref_delete(peer, DP_MOD_ID_RX);
  1775. return ret;
  1776. }
  1777. static inline
  1778. bool dp_rx_is_peer_cache_bufq_supported(void)
  1779. {
  1780. return true;
  1781. }
  1782. #else
  1783. static inline
  1784. bool dp_rx_is_peer_cache_bufq_supported(void)
  1785. {
  1786. return false;
  1787. }
  1788. static inline QDF_STATUS
  1789. dp_rx_enqueue_rx(struct dp_txrx_peer *txrx_peer, qdf_nbuf_t rx_buf_list)
  1790. {
  1791. return QDF_STATUS_SUCCESS;
  1792. }
  1793. #endif
  1794. #ifndef DELIVERY_TO_STACK_STATUS_CHECK
  1795. /**
  1796. * dp_rx_check_delivery_to_stack() - Deliver pkts to network
  1797. * using the appropriate call back functions.
  1798. * @soc: soc
  1799. * @vdev: vdev
  1800. * @peer: peer
  1801. * @nbuf_head: skb list head
  1802. * @nbuf_tail: skb list tail
  1803. *
  1804. * Return: None
  1805. */
  1806. static void dp_rx_check_delivery_to_stack(struct dp_soc *soc,
  1807. struct dp_vdev *vdev,
  1808. struct dp_txrx_peer *txrx_peer,
  1809. qdf_nbuf_t nbuf_head)
  1810. {
  1811. if (qdf_unlikely(dp_rx_deliver_to_stack_ext(soc, vdev,
  1812. txrx_peer, nbuf_head)))
  1813. return;
  1814. /* Function pointer initialized only when FISA is enabled */
  1815. if (vdev->osif_fisa_rx)
  1816. /* on failure send it via regular path */
  1817. vdev->osif_fisa_rx(soc, vdev, nbuf_head);
  1818. else
  1819. vdev->osif_rx(vdev->osif_vdev, nbuf_head);
  1820. }
  1821. #else
  1822. /**
  1823. * dp_rx_check_delivery_to_stack() - Deliver pkts to network
  1824. * using the appropriate call back functions.
  1825. * @soc: soc
  1826. * @vdev: vdev
  1827. * @txrx_peer: txrx peer
  1828. * @nbuf_head: skb list head
  1829. * @nbuf_tail: skb list tail
  1830. *
  1831. * Check the return status of the call back function and drop
  1832. * the packets if the return status indicates a failure.
  1833. *
  1834. * Return: None
  1835. */
  1836. static void dp_rx_check_delivery_to_stack(struct dp_soc *soc,
  1837. struct dp_vdev *vdev,
  1838. struct dp_txrx_peer *txrx_peer,
  1839. qdf_nbuf_t nbuf_head)
  1840. {
  1841. int num_nbuf = 0;
  1842. QDF_STATUS ret_val = QDF_STATUS_E_FAILURE;
  1843. /* Function pointer initialized only when FISA is enabled */
  1844. if (vdev->osif_fisa_rx)
  1845. /* on failure send it via regular path */
  1846. ret_val = vdev->osif_fisa_rx(soc, vdev, nbuf_head);
  1847. else if (vdev->osif_rx)
  1848. ret_val = vdev->osif_rx(vdev->osif_vdev, nbuf_head);
  1849. if (!QDF_IS_STATUS_SUCCESS(ret_val)) {
  1850. num_nbuf = dp_rx_drop_nbuf_list(vdev->pdev, nbuf_head);
  1851. DP_STATS_INC(soc, rx.err.rejected, num_nbuf);
  1852. if (txrx_peer)
  1853. DP_PEER_STATS_FLAT_DEC(txrx_peer, to_stack.num,
  1854. num_nbuf);
  1855. }
  1856. }
  1857. #endif /* ifdef DELIVERY_TO_STACK_STATUS_CHECK */
  1858. /*
  1859. * dp_rx_validate_rx_callbacks() - validate rx callbacks
  1860. * @soc DP soc
  1861. * @vdev: DP vdev handle
  1862. * @txrx_peer: pointer to the txrx peer object
  1863. * nbuf_head: skb list head
  1864. *
  1865. * Return: QDF_STATUS - QDF_STATUS_SUCCESS
  1866. * QDF_STATUS_E_FAILURE
  1867. */
  1868. static inline QDF_STATUS
  1869. dp_rx_validate_rx_callbacks(struct dp_soc *soc,
  1870. struct dp_vdev *vdev,
  1871. struct dp_txrx_peer *txrx_peer,
  1872. qdf_nbuf_t nbuf_head)
  1873. {
  1874. int num_nbuf;
  1875. if (qdf_unlikely(!vdev || vdev->delete.pending)) {
  1876. num_nbuf = dp_rx_drop_nbuf_list(NULL, nbuf_head);
  1877. /*
  1878. * This is a special case where vdev is invalid,
  1879. * so we cannot know the pdev to which this packet
  1880. * belonged. Hence we update the soc rx error stats.
  1881. */
  1882. DP_STATS_INC(soc, rx.err.invalid_vdev, num_nbuf);
  1883. return QDF_STATUS_E_FAILURE;
  1884. }
  1885. /*
  1886. * highly unlikely to have a vdev without a registered rx
  1887. * callback function. if so let us free the nbuf_list.
  1888. */
  1889. if (qdf_unlikely(!vdev->osif_rx)) {
  1890. if (txrx_peer && dp_rx_is_peer_cache_bufq_supported()) {
  1891. dp_rx_enqueue_rx(txrx_peer, nbuf_head);
  1892. } else {
  1893. num_nbuf = dp_rx_drop_nbuf_list(vdev->pdev,
  1894. nbuf_head);
  1895. DP_PEER_TO_STACK_DECC(txrx_peer, num_nbuf,
  1896. vdev->pdev->enhanced_stats_en);
  1897. }
  1898. return QDF_STATUS_E_FAILURE;
  1899. }
  1900. return QDF_STATUS_SUCCESS;
  1901. }
  1902. QDF_STATUS dp_rx_deliver_to_stack(struct dp_soc *soc,
  1903. struct dp_vdev *vdev,
  1904. struct dp_txrx_peer *txrx_peer,
  1905. qdf_nbuf_t nbuf_head,
  1906. qdf_nbuf_t nbuf_tail)
  1907. {
  1908. if (dp_rx_validate_rx_callbacks(soc, vdev, txrx_peer, nbuf_head) !=
  1909. QDF_STATUS_SUCCESS)
  1910. return QDF_STATUS_E_FAILURE;
  1911. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw) ||
  1912. (vdev->rx_decap_type == htt_cmn_pkt_type_native_wifi)) {
  1913. vdev->osif_rsim_rx_decap(vdev->osif_vdev, &nbuf_head,
  1914. &nbuf_tail);
  1915. }
  1916. dp_rx_check_delivery_to_stack(soc, vdev, txrx_peer, nbuf_head);
  1917. return QDF_STATUS_SUCCESS;
  1918. }
  1919. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  1920. QDF_STATUS dp_rx_eapol_deliver_to_stack(struct dp_soc *soc,
  1921. struct dp_vdev *vdev,
  1922. struct dp_txrx_peer *txrx_peer,
  1923. qdf_nbuf_t nbuf_head,
  1924. qdf_nbuf_t nbuf_tail)
  1925. {
  1926. if (dp_rx_validate_rx_callbacks(soc, vdev, txrx_peer, nbuf_head) !=
  1927. QDF_STATUS_SUCCESS)
  1928. return QDF_STATUS_E_FAILURE;
  1929. vdev->osif_rx_eapol(vdev->osif_vdev, nbuf_head);
  1930. return QDF_STATUS_SUCCESS;
  1931. }
  1932. #endif
  1933. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1934. #ifdef VDEV_PEER_PROTOCOL_COUNT
  1935. #define dp_rx_msdu_stats_update_prot_cnts(vdev_hdl, nbuf, txrx_peer) \
  1936. { \
  1937. qdf_nbuf_t nbuf_local; \
  1938. struct dp_txrx_peer *txrx_peer_local; \
  1939. struct dp_vdev *vdev_local = vdev_hdl; \
  1940. do { \
  1941. if (qdf_likely(!((vdev_local)->peer_protocol_count_track))) \
  1942. break; \
  1943. nbuf_local = nbuf; \
  1944. txrx_peer_local = txrx_peer; \
  1945. if (qdf_unlikely(qdf_nbuf_is_frag((nbuf_local)))) \
  1946. break; \
  1947. else if (qdf_unlikely(qdf_nbuf_is_raw_frame((nbuf_local)))) \
  1948. break; \
  1949. dp_vdev_peer_stats_update_protocol_cnt((vdev_local), \
  1950. (nbuf_local), \
  1951. (txrx_peer_local), 0, 1); \
  1952. } while (0); \
  1953. }
  1954. #else
  1955. #define dp_rx_msdu_stats_update_prot_cnts(vdev_hdl, nbuf, txrx_peer)
  1956. #endif
  1957. #ifdef FEATURE_RX_LINKSPEED_ROAM_TRIGGER
  1958. /**
  1959. * dp_rx_rates_stats_update() - update rate stats
  1960. * from rx msdu.
  1961. * @soc: datapath soc handle
  1962. * @nbuf: received msdu buffer
  1963. * @rx_tlv_hdr: rx tlv header
  1964. * @txrx_peer: datapath txrx_peer handle
  1965. * @sgi: Short Guard Interval
  1966. * @mcs: Modulation and Coding Set
  1967. * @nss: Number of Spatial Streams
  1968. * @bw: BandWidth
  1969. * @pkt_type: Corresponds to preamble
  1970. *
  1971. * To be precisely record rates, following factors are considered:
  1972. * Exclude specific frames, ARP, DHCP, ssdp, etc.
  1973. * Make sure to affect rx throughput as least as possible.
  1974. *
  1975. * Return: void
  1976. */
  1977. static void
  1978. dp_rx_rates_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1979. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *txrx_peer,
  1980. uint32_t sgi, uint32_t mcs,
  1981. uint32_t nss, uint32_t bw, uint32_t pkt_type)
  1982. {
  1983. uint32_t rix;
  1984. uint16_t ratecode;
  1985. uint32_t avg_rx_rate;
  1986. uint32_t ratekbps;
  1987. enum cdp_punctured_modes punc_mode = NO_PUNCTURE;
  1988. if (soc->high_throughput ||
  1989. dp_rx_data_is_specific(soc->hal_soc, rx_tlv_hdr, nbuf)) {
  1990. return;
  1991. }
  1992. DP_PEER_EXTD_STATS_UPD(txrx_peer, rx.rx_rate, mcs);
  1993. /* here pkt_type corresponds to preamble */
  1994. ratekbps = dp_getrateindex(sgi,
  1995. mcs,
  1996. nss - 1,
  1997. pkt_type,
  1998. bw,
  1999. punc_mode,
  2000. &rix,
  2001. &ratecode);
  2002. DP_PEER_EXTD_STATS_UPD(txrx_peer, rx.last_rx_rate, ratekbps);
  2003. avg_rx_rate =
  2004. dp_ath_rate_lpf(txrx_peer->stats.extd_stats.rx.avg_rx_rate,
  2005. ratekbps);
  2006. DP_PEER_EXTD_STATS_UPD(txrx_peer, rx.avg_rx_rate, avg_rx_rate);
  2007. DP_PEER_EXTD_STATS_UPD(txrx_peer, rx.nss_info, nss);
  2008. DP_PEER_EXTD_STATS_UPD(txrx_peer, rx.mcs_info, mcs);
  2009. DP_PEER_EXTD_STATS_UPD(txrx_peer, rx.bw_info, bw);
  2010. DP_PEER_EXTD_STATS_UPD(txrx_peer, rx.gi_info, sgi);
  2011. DP_PEER_EXTD_STATS_UPD(txrx_peer, rx.preamble_info, pkt_type);
  2012. }
  2013. #else
  2014. static inline void
  2015. dp_rx_rates_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  2016. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *txrx_peer,
  2017. uint32_t sgi, uint32_t mcs,
  2018. uint32_t nss, uint32_t bw, uint32_t pkt_type)
  2019. {
  2020. }
  2021. #endif /* FEATURE_RX_LINKSPEED_ROAM_TRIGGER */
  2022. #ifndef QCA_ENHANCED_STATS_SUPPORT
  2023. /**
  2024. * dp_rx_msdu_extd_stats_update(): Update Rx extended path stats for peer
  2025. *
  2026. * @soc: datapath soc handle
  2027. * @nbuf: received msdu buffer
  2028. * @rx_tlv_hdr: rx tlv header
  2029. * @txrx_peer: datapath txrx_peer handle
  2030. *
  2031. * Return: void
  2032. */
  2033. static inline
  2034. void dp_rx_msdu_extd_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  2035. uint8_t *rx_tlv_hdr,
  2036. struct dp_txrx_peer *txrx_peer)
  2037. {
  2038. bool is_ampdu;
  2039. uint32_t sgi, mcs, tid, nss, bw, reception_type, pkt_type;
  2040. uint8_t dst_mcs_idx;
  2041. /*
  2042. * TODO - For KIWI this field is present in ring_desc
  2043. * Try to use ring desc instead of tlv.
  2044. */
  2045. is_ampdu = hal_rx_mpdu_info_ampdu_flag_get(soc->hal_soc, rx_tlv_hdr);
  2046. DP_PEER_EXTD_STATS_INCC(txrx_peer, rx.ampdu_cnt, 1, is_ampdu);
  2047. DP_PEER_EXTD_STATS_INCC(txrx_peer, rx.non_ampdu_cnt, 1, !(is_ampdu));
  2048. sgi = hal_rx_tlv_sgi_get(soc->hal_soc, rx_tlv_hdr);
  2049. mcs = hal_rx_tlv_rate_mcs_get(soc->hal_soc, rx_tlv_hdr);
  2050. tid = qdf_nbuf_get_tid_val(nbuf);
  2051. bw = hal_rx_tlv_bw_get(soc->hal_soc, rx_tlv_hdr);
  2052. reception_type = hal_rx_msdu_start_reception_type_get(soc->hal_soc,
  2053. rx_tlv_hdr);
  2054. nss = hal_rx_msdu_start_nss_get(soc->hal_soc, rx_tlv_hdr);
  2055. pkt_type = hal_rx_tlv_get_pkt_type(soc->hal_soc, rx_tlv_hdr);
  2056. /* do HW to SW pkt type conversion */
  2057. pkt_type = (pkt_type >= HAL_DOT11_MAX ? DOT11_MAX :
  2058. hal_2_dp_pkt_type_map[pkt_type]);
  2059. DP_PEER_EXTD_STATS_INCC(txrx_peer, rx.rx_mpdu_cnt[mcs], 1,
  2060. ((mcs < MAX_MCS) && QDF_NBUF_CB_RX_CHFRAG_START(nbuf)));
  2061. DP_PEER_EXTD_STATS_INCC(txrx_peer, rx.rx_mpdu_cnt[MAX_MCS - 1], 1,
  2062. ((mcs >= MAX_MCS) && QDF_NBUF_CB_RX_CHFRAG_START(nbuf)));
  2063. DP_PEER_EXTD_STATS_INC(txrx_peer, rx.bw[bw], 1);
  2064. /*
  2065. * only if nss > 0 and pkt_type is 11N/AC/AX,
  2066. * then increase index [nss - 1] in array counter.
  2067. */
  2068. if (nss > 0 && CDP_IS_PKT_TYPE_SUPPORT_NSS(pkt_type))
  2069. DP_PEER_EXTD_STATS_INC(txrx_peer, rx.nss[nss - 1], 1);
  2070. DP_PEER_EXTD_STATS_INC(txrx_peer, rx.sgi_count[sgi], 1);
  2071. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, rx.err.mic_err, 1,
  2072. hal_rx_tlv_mic_err_get(soc->hal_soc,
  2073. rx_tlv_hdr));
  2074. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, rx.err.decrypt_err, 1,
  2075. hal_rx_tlv_decrypt_err_get(soc->hal_soc,
  2076. rx_tlv_hdr));
  2077. DP_PEER_EXTD_STATS_INC(txrx_peer, rx.wme_ac_type[TID_TO_WME_AC(tid)], 1);
  2078. DP_PEER_EXTD_STATS_INC(txrx_peer, rx.reception_type[reception_type], 1);
  2079. dst_mcs_idx = dp_get_mcs_array_index_by_pkt_type_mcs(pkt_type, mcs);
  2080. if (MCS_INVALID_ARRAY_INDEX != dst_mcs_idx)
  2081. DP_PEER_EXTD_STATS_INC(txrx_peer,
  2082. rx.pkt_type[pkt_type].mcs_count[dst_mcs_idx],
  2083. 1);
  2084. dp_rx_rates_stats_update(soc, nbuf, rx_tlv_hdr, txrx_peer,
  2085. sgi, mcs, nss, bw, pkt_type);
  2086. }
  2087. #else
  2088. static inline
  2089. void dp_rx_msdu_extd_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  2090. uint8_t *rx_tlv_hdr,
  2091. struct dp_txrx_peer *txrx_peer)
  2092. {
  2093. }
  2094. #endif
  2095. #if defined(DP_PKT_STATS_PER_LMAC) && defined(WLAN_FEATURE_11BE_MLO)
  2096. static inline void
  2097. dp_peer_update_rx_pkt_per_lmac(struct dp_txrx_peer *txrx_peer,
  2098. qdf_nbuf_t nbuf)
  2099. {
  2100. uint8_t lmac_id = qdf_nbuf_get_lmac_id(nbuf);
  2101. /* only count stats per lmac for MLO connection*/
  2102. DP_PEER_PER_PKT_STATS_INCC_PKT(txrx_peer, rx.rx_lmac[lmac_id], 1,
  2103. QDF_NBUF_CB_RX_PKT_LEN(nbuf),
  2104. txrx_peer->mld_peer);
  2105. }
  2106. #else
  2107. static inline void
  2108. dp_peer_update_rx_pkt_per_lmac(struct dp_txrx_peer *txrx_peer,
  2109. qdf_nbuf_t nbuf)
  2110. {
  2111. }
  2112. #endif
  2113. /**
  2114. * dp_rx_msdu_stats_update() - update per msdu stats.
  2115. * @soc: core txrx main context
  2116. * @nbuf: pointer to the first msdu of an amsdu.
  2117. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  2118. * @txrx_peer: pointer to the txrx peer object.
  2119. * @ring_id: reo dest ring number on which pkt is reaped.
  2120. * @tid_stats: per tid rx stats.
  2121. *
  2122. * update all the per msdu stats for that nbuf.
  2123. * Return: void
  2124. */
  2125. void dp_rx_msdu_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  2126. uint8_t *rx_tlv_hdr,
  2127. struct dp_txrx_peer *txrx_peer,
  2128. uint8_t ring_id,
  2129. struct cdp_tid_rx_stats *tid_stats)
  2130. {
  2131. bool is_not_amsdu;
  2132. struct dp_vdev *vdev = txrx_peer->vdev;
  2133. bool enh_flag;
  2134. qdf_ether_header_t *eh;
  2135. uint16_t msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  2136. dp_rx_msdu_stats_update_prot_cnts(vdev, nbuf, txrx_peer);
  2137. is_not_amsdu = qdf_nbuf_is_rx_chfrag_start(nbuf) &
  2138. qdf_nbuf_is_rx_chfrag_end(nbuf);
  2139. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.rcvd_reo[ring_id], 1,
  2140. msdu_len);
  2141. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, rx.non_amsdu_cnt, 1,
  2142. is_not_amsdu);
  2143. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, rx.amsdu_cnt, 1, !is_not_amsdu);
  2144. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, rx.rx_retries, 1,
  2145. qdf_nbuf_is_rx_retry_flag(nbuf));
  2146. dp_peer_update_rx_pkt_per_lmac(txrx_peer, nbuf);
  2147. tid_stats->msdu_cnt++;
  2148. if (qdf_unlikely(qdf_nbuf_is_da_mcbc(nbuf) &&
  2149. (vdev->rx_decap_type == htt_cmn_pkt_type_ethernet))) {
  2150. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  2151. enh_flag = vdev->pdev->enhanced_stats_en;
  2152. DP_PEER_MC_INCC_PKT(txrx_peer, 1, msdu_len, enh_flag);
  2153. tid_stats->mcast_msdu_cnt++;
  2154. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost)) {
  2155. DP_PEER_BC_INCC_PKT(txrx_peer, 1, msdu_len, enh_flag);
  2156. tid_stats->bcast_msdu_cnt++;
  2157. }
  2158. }
  2159. txrx_peer->stats.per_pkt_stats.rx.last_rx_ts = qdf_system_ticks();
  2160. dp_rx_msdu_extd_stats_update(soc, nbuf, rx_tlv_hdr, txrx_peer);
  2161. }
  2162. #ifndef WDS_VENDOR_EXTENSION
  2163. int dp_wds_rx_policy_check(uint8_t *rx_tlv_hdr,
  2164. struct dp_vdev *vdev,
  2165. struct dp_txrx_peer *txrx_peer)
  2166. {
  2167. return 1;
  2168. }
  2169. #endif
  2170. #ifdef RX_DESC_DEBUG_CHECK
  2171. /**
  2172. * dp_rx_desc_nbuf_sanity_check - Add sanity check to catch REO rx_desc paddr
  2173. * corruption
  2174. *
  2175. * @ring_desc: REO ring descriptor
  2176. * @rx_desc: Rx descriptor
  2177. *
  2178. * Return: NONE
  2179. */
  2180. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  2181. hal_ring_desc_t ring_desc,
  2182. struct dp_rx_desc *rx_desc)
  2183. {
  2184. struct hal_buf_info hbi;
  2185. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2186. /* Sanity check for possible buffer paddr corruption */
  2187. if (dp_rx_desc_paddr_sanity_check(rx_desc, (&hbi)->paddr))
  2188. return QDF_STATUS_SUCCESS;
  2189. return QDF_STATUS_E_FAILURE;
  2190. }
  2191. /**
  2192. * dp_rx_desc_nbuf_len_sanity_check - Add sanity check to catch Rx buffer
  2193. * out of bound access from H.W
  2194. *
  2195. * @soc: DP soc
  2196. * @pkt_len: Packet length received from H.W
  2197. *
  2198. * Return: NONE
  2199. */
  2200. static inline void
  2201. dp_rx_desc_nbuf_len_sanity_check(struct dp_soc *soc,
  2202. uint32_t pkt_len)
  2203. {
  2204. struct rx_desc_pool *rx_desc_pool;
  2205. rx_desc_pool = &soc->rx_desc_buf[0];
  2206. qdf_assert_always(pkt_len <= rx_desc_pool->buf_size);
  2207. }
  2208. #else
  2209. static inline void
  2210. dp_rx_desc_nbuf_len_sanity_check(struct dp_soc *soc, uint32_t pkt_len) { }
  2211. #endif
  2212. #ifdef DP_RX_PKT_NO_PEER_DELIVER
  2213. #ifdef DP_RX_UDP_OVER_PEER_ROAM
  2214. /**
  2215. * dp_rx_is_udp_allowed_over_roam_peer() - check if udp data received
  2216. * during roaming
  2217. * @vdev: dp_vdev pointer
  2218. * @rx_tlv_hdr: rx tlv header
  2219. * @nbuf: pkt skb pointer
  2220. *
  2221. * This function will check if rx udp data is received from authorised
  2222. * roamed peer before peer map indication is received from FW after
  2223. * roaming. This is needed for VoIP scenarios in which packet loss
  2224. * expected during roaming is minimal.
  2225. *
  2226. * Return: bool
  2227. */
  2228. static bool dp_rx_is_udp_allowed_over_roam_peer(struct dp_vdev *vdev,
  2229. uint8_t *rx_tlv_hdr,
  2230. qdf_nbuf_t nbuf)
  2231. {
  2232. char *hdr_desc;
  2233. struct ieee80211_frame *wh = NULL;
  2234. hdr_desc = hal_rx_desc_get_80211_hdr(vdev->pdev->soc->hal_soc,
  2235. rx_tlv_hdr);
  2236. wh = (struct ieee80211_frame *)hdr_desc;
  2237. if (vdev->roaming_peer_status ==
  2238. WLAN_ROAM_PEER_AUTH_STATUS_AUTHENTICATED &&
  2239. !qdf_mem_cmp(vdev->roaming_peer_mac.raw, wh->i_addr2,
  2240. QDF_MAC_ADDR_SIZE) && (qdf_nbuf_is_ipv4_udp_pkt(nbuf) ||
  2241. qdf_nbuf_is_ipv6_udp_pkt(nbuf)))
  2242. return true;
  2243. return false;
  2244. }
  2245. #else
  2246. static bool dp_rx_is_udp_allowed_over_roam_peer(struct dp_vdev *vdev,
  2247. uint8_t *rx_tlv_hdr,
  2248. qdf_nbuf_t nbuf)
  2249. {
  2250. return false;
  2251. }
  2252. #endif
  2253. /**
  2254. * dp_rx_deliver_to_stack_no_peer() - try deliver rx data even if
  2255. * no corresbonding peer found
  2256. * @soc: core txrx main context
  2257. * @nbuf: pkt skb pointer
  2258. *
  2259. * This function will try to deliver some RX special frames to stack
  2260. * even there is no peer matched found. for instance, LFR case, some
  2261. * eapol data will be sent to host before peer_map done.
  2262. *
  2263. * Return: None
  2264. */
  2265. void dp_rx_deliver_to_stack_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf)
  2266. {
  2267. uint16_t peer_id;
  2268. uint8_t vdev_id;
  2269. struct dp_vdev *vdev = NULL;
  2270. uint32_t l2_hdr_offset = 0;
  2271. uint16_t msdu_len = 0;
  2272. uint32_t pkt_len = 0;
  2273. uint8_t *rx_tlv_hdr;
  2274. uint32_t frame_mask = FRAME_MASK_IPV4_ARP | FRAME_MASK_IPV4_DHCP |
  2275. FRAME_MASK_IPV4_EAPOL | FRAME_MASK_IPV6_DHCP;
  2276. peer_id = QDF_NBUF_CB_RX_PEER_ID(nbuf);
  2277. if (peer_id > soc->max_peer_id)
  2278. goto deliver_fail;
  2279. vdev_id = QDF_NBUF_CB_RX_VDEV_ID(nbuf);
  2280. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_RX);
  2281. if (!vdev || vdev->delete.pending || !vdev->osif_rx)
  2282. goto deliver_fail;
  2283. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf)))
  2284. goto deliver_fail;
  2285. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  2286. l2_hdr_offset =
  2287. hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, rx_tlv_hdr);
  2288. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  2289. pkt_len = msdu_len + l2_hdr_offset + soc->rx_pkt_tlv_size;
  2290. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(nbuf) = 1;
  2291. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  2292. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size + l2_hdr_offset);
  2293. if (dp_rx_is_special_frame(nbuf, frame_mask) ||
  2294. dp_rx_is_udp_allowed_over_roam_peer(vdev, rx_tlv_hdr, nbuf)) {
  2295. qdf_nbuf_set_exc_frame(nbuf, 1);
  2296. if (QDF_STATUS_SUCCESS !=
  2297. vdev->osif_rx(vdev->osif_vdev, nbuf))
  2298. goto deliver_fail;
  2299. DP_STATS_INC(soc, rx.err.pkt_delivered_no_peer, 1);
  2300. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_RX);
  2301. return;
  2302. }
  2303. deliver_fail:
  2304. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  2305. QDF_NBUF_CB_RX_PKT_LEN(nbuf));
  2306. dp_rx_nbuf_free(nbuf);
  2307. if (vdev)
  2308. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_RX);
  2309. }
  2310. #else
  2311. void dp_rx_deliver_to_stack_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf)
  2312. {
  2313. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  2314. QDF_NBUF_CB_RX_PKT_LEN(nbuf));
  2315. dp_rx_nbuf_free(nbuf);
  2316. }
  2317. #endif
  2318. /**
  2319. * dp_rx_srng_get_num_pending() - get number of pending entries
  2320. * @hal_soc: hal soc opaque pointer
  2321. * @hal_ring: opaque pointer to the HAL Rx Ring
  2322. * @num_entries: number of entries in the hal_ring.
  2323. * @near_full: pointer to a boolean. This is set if ring is near full.
  2324. *
  2325. * The function returns the number of entries in a destination ring which are
  2326. * yet to be reaped. The function also checks if the ring is near full.
  2327. * If more than half of the ring needs to be reaped, the ring is considered
  2328. * approaching full.
  2329. * The function useses hal_srng_dst_num_valid_locked to get the number of valid
  2330. * entries. It should not be called within a SRNG lock. HW pointer value is
  2331. * synced into cached_hp.
  2332. *
  2333. * Return: Number of pending entries if any
  2334. */
  2335. uint32_t dp_rx_srng_get_num_pending(hal_soc_handle_t hal_soc,
  2336. hal_ring_handle_t hal_ring_hdl,
  2337. uint32_t num_entries,
  2338. bool *near_full)
  2339. {
  2340. uint32_t num_pending = 0;
  2341. num_pending = hal_srng_dst_num_valid_locked(hal_soc,
  2342. hal_ring_hdl,
  2343. true);
  2344. if (num_entries && (num_pending >= num_entries >> 1))
  2345. *near_full = true;
  2346. else
  2347. *near_full = false;
  2348. return num_pending;
  2349. }
  2350. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2351. #ifdef WLAN_SUPPORT_RX_FISA
  2352. void dp_rx_skip_tlvs(struct dp_soc *soc, qdf_nbuf_t nbuf, uint32_t l3_padding)
  2353. {
  2354. QDF_NBUF_CB_RX_PACKET_L3_HDR_PAD(nbuf) = l3_padding;
  2355. qdf_nbuf_pull_head(nbuf, l3_padding + soc->rx_pkt_tlv_size);
  2356. }
  2357. #else
  2358. void dp_rx_skip_tlvs(struct dp_soc *soc, qdf_nbuf_t nbuf, uint32_t l3_padding)
  2359. {
  2360. qdf_nbuf_pull_head(nbuf, l3_padding + soc->rx_pkt_tlv_size);
  2361. }
  2362. #endif
  2363. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2364. #ifdef DP_RX_DROP_RAW_FRM
  2365. /**
  2366. * dp_rx_is_raw_frame_dropped() - if raw frame nbuf, free and drop
  2367. * @nbuf: pkt skb pointer
  2368. *
  2369. * Return: true - raw frame, dropped
  2370. * false - not raw frame, do nothing
  2371. */
  2372. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf)
  2373. {
  2374. if (qdf_nbuf_is_raw_frame(nbuf)) {
  2375. dp_rx_nbuf_free(nbuf);
  2376. return true;
  2377. }
  2378. return false;
  2379. }
  2380. #endif
  2381. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  2382. /**
  2383. * dp_rx_ring_record_entry() - Record an entry into the rx ring history.
  2384. * @soc: Datapath soc structure
  2385. * @ring_num: REO ring number
  2386. * @ring_desc: REO ring descriptor
  2387. *
  2388. * Returns: None
  2389. */
  2390. void
  2391. dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  2392. hal_ring_desc_t ring_desc)
  2393. {
  2394. struct dp_buf_info_record *record;
  2395. struct hal_buf_info hbi;
  2396. uint32_t idx;
  2397. if (qdf_unlikely(!soc->rx_ring_history[ring_num]))
  2398. return;
  2399. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2400. /* buffer_addr_info is the first element of ring_desc */
  2401. hal_rx_buf_cookie_rbm_get(soc->hal_soc, (uint32_t *)ring_desc,
  2402. &hbi);
  2403. idx = dp_history_get_next_index(&soc->rx_ring_history[ring_num]->index,
  2404. DP_RX_HIST_MAX);
  2405. /* No NULL check needed for record since its an array */
  2406. record = &soc->rx_ring_history[ring_num]->entry[idx];
  2407. record->timestamp = qdf_get_log_timestamp();
  2408. record->hbi.paddr = hbi.paddr;
  2409. record->hbi.sw_cookie = hbi.sw_cookie;
  2410. record->hbi.rbm = hbi.rbm;
  2411. }
  2412. #endif
  2413. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  2414. /**
  2415. * dp_rx_update_stats() - Update soc level rx packet count
  2416. * @soc: DP soc handle
  2417. * @nbuf: nbuf received
  2418. *
  2419. * Returns: none
  2420. */
  2421. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf)
  2422. {
  2423. DP_STATS_INC_PKT(soc, rx.ingress, 1,
  2424. QDF_NBUF_CB_RX_PKT_LEN(nbuf));
  2425. }
  2426. #endif
  2427. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  2428. /**
  2429. * dp_rx_deliver_to_pkt_capture() - deliver rx packet to packet capture
  2430. * @soc : dp_soc handle
  2431. * @pdev: dp_pdev handle
  2432. * @peer_id: peer_id of the peer for which completion came
  2433. * @ppdu_id: ppdu_id
  2434. * @netbuf: Buffer pointer
  2435. *
  2436. * This function is used to deliver rx packet to packet capture
  2437. */
  2438. void dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  2439. uint16_t peer_id, uint32_t is_offload,
  2440. qdf_nbuf_t netbuf)
  2441. {
  2442. if (wlan_cfg_get_pkt_capture_mode(soc->wlan_cfg_ctx))
  2443. dp_wdi_event_handler(WDI_EVENT_PKT_CAPTURE_RX_DATA, soc, netbuf,
  2444. peer_id, is_offload, pdev->pdev_id);
  2445. }
  2446. void dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  2447. uint32_t is_offload)
  2448. {
  2449. if (wlan_cfg_get_pkt_capture_mode(soc->wlan_cfg_ctx))
  2450. dp_wdi_event_handler(WDI_EVENT_PKT_CAPTURE_RX_DATA_NO_PEER,
  2451. soc, nbuf, HTT_INVALID_VDEV,
  2452. is_offload, 0);
  2453. }
  2454. #endif
  2455. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2456. QDF_STATUS dp_rx_vdev_detach(struct dp_vdev *vdev)
  2457. {
  2458. QDF_STATUS ret;
  2459. if (vdev->osif_rx_flush) {
  2460. ret = vdev->osif_rx_flush(vdev->osif_vdev, vdev->vdev_id);
  2461. if (!QDF_IS_STATUS_SUCCESS(ret)) {
  2462. dp_err("Failed to flush rx pkts for vdev %d\n",
  2463. vdev->vdev_id);
  2464. return ret;
  2465. }
  2466. }
  2467. return QDF_STATUS_SUCCESS;
  2468. }
  2469. static QDF_STATUS
  2470. dp_pdev_nbuf_alloc_and_map(struct dp_soc *dp_soc,
  2471. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t,
  2472. struct dp_pdev *dp_pdev,
  2473. struct rx_desc_pool *rx_desc_pool)
  2474. {
  2475. QDF_STATUS ret = QDF_STATUS_E_FAILURE;
  2476. (nbuf_frag_info_t->virt_addr).nbuf =
  2477. qdf_nbuf_alloc(dp_soc->osdev, rx_desc_pool->buf_size,
  2478. RX_BUFFER_RESERVATION,
  2479. rx_desc_pool->buf_alignment, FALSE);
  2480. if (!((nbuf_frag_info_t->virt_addr).nbuf)) {
  2481. dp_err("nbuf alloc failed");
  2482. DP_STATS_INC(dp_pdev, replenish.nbuf_alloc_fail, 1);
  2483. return ret;
  2484. }
  2485. ret = qdf_nbuf_map_nbytes_single(dp_soc->osdev,
  2486. (nbuf_frag_info_t->virt_addr).nbuf,
  2487. QDF_DMA_FROM_DEVICE,
  2488. rx_desc_pool->buf_size);
  2489. if (qdf_unlikely(QDF_IS_STATUS_ERROR(ret))) {
  2490. qdf_nbuf_free((nbuf_frag_info_t->virt_addr).nbuf);
  2491. dp_err("nbuf map failed");
  2492. DP_STATS_INC(dp_pdev, replenish.map_err, 1);
  2493. return ret;
  2494. }
  2495. nbuf_frag_info_t->paddr =
  2496. qdf_nbuf_get_frag_paddr((nbuf_frag_info_t->virt_addr).nbuf, 0);
  2497. ret = dp_check_paddr(dp_soc, &((nbuf_frag_info_t->virt_addr).nbuf),
  2498. &nbuf_frag_info_t->paddr,
  2499. rx_desc_pool);
  2500. if (ret == QDF_STATUS_E_FAILURE) {
  2501. dp_err("nbuf check x86 failed");
  2502. DP_STATS_INC(dp_pdev, replenish.x86_fail, 1);
  2503. return ret;
  2504. }
  2505. return QDF_STATUS_SUCCESS;
  2506. }
  2507. QDF_STATUS
  2508. dp_pdev_rx_buffers_attach(struct dp_soc *dp_soc, uint32_t mac_id,
  2509. struct dp_srng *dp_rxdma_srng,
  2510. struct rx_desc_pool *rx_desc_pool,
  2511. uint32_t num_req_buffers)
  2512. {
  2513. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(dp_soc, mac_id);
  2514. hal_ring_handle_t rxdma_srng = dp_rxdma_srng->hal_srng;
  2515. union dp_rx_desc_list_elem_t *next;
  2516. void *rxdma_ring_entry;
  2517. qdf_dma_addr_t paddr;
  2518. struct dp_rx_nbuf_frag_info *nf_info;
  2519. uint32_t nr_descs, nr_nbuf = 0, nr_nbuf_total = 0;
  2520. uint32_t buffer_index, nbuf_ptrs_per_page;
  2521. qdf_nbuf_t nbuf;
  2522. QDF_STATUS ret;
  2523. int page_idx, total_pages;
  2524. union dp_rx_desc_list_elem_t *desc_list = NULL;
  2525. union dp_rx_desc_list_elem_t *tail = NULL;
  2526. int sync_hw_ptr = 1;
  2527. uint32_t num_entries_avail;
  2528. if (qdf_unlikely(!dp_pdev)) {
  2529. dp_rx_err("%pK: pdev is null for mac_id = %d",
  2530. dp_soc, mac_id);
  2531. return QDF_STATUS_E_FAILURE;
  2532. }
  2533. if (qdf_unlikely(!rxdma_srng)) {
  2534. DP_STATS_INC(dp_pdev, replenish.rxdma_err, num_req_buffers);
  2535. return QDF_STATUS_E_FAILURE;
  2536. }
  2537. dp_debug("requested %u RX buffers for driver attach", num_req_buffers);
  2538. hal_srng_access_start(dp_soc->hal_soc, rxdma_srng);
  2539. num_entries_avail = hal_srng_src_num_avail(dp_soc->hal_soc,
  2540. rxdma_srng,
  2541. sync_hw_ptr);
  2542. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  2543. if (!num_entries_avail) {
  2544. dp_err("Num of available entries is zero, nothing to do");
  2545. return QDF_STATUS_E_NOMEM;
  2546. }
  2547. if (num_entries_avail < num_req_buffers)
  2548. num_req_buffers = num_entries_avail;
  2549. nr_descs = dp_rx_get_free_desc_list(dp_soc, mac_id, rx_desc_pool,
  2550. num_req_buffers, &desc_list, &tail);
  2551. if (!nr_descs) {
  2552. dp_err("no free rx_descs in freelist");
  2553. DP_STATS_INC(dp_pdev, err.desc_alloc_fail, num_req_buffers);
  2554. return QDF_STATUS_E_NOMEM;
  2555. }
  2556. dp_debug("got %u RX descs for driver attach", nr_descs);
  2557. /*
  2558. * Try to allocate pointers to the nbuf one page at a time.
  2559. * Take pointers that can fit in one page of memory and
  2560. * iterate through the total descriptors that need to be
  2561. * allocated in order of pages. Reuse the pointers that
  2562. * have been allocated to fit in one page across each
  2563. * iteration to index into the nbuf.
  2564. */
  2565. total_pages = (nr_descs * sizeof(*nf_info)) / DP_BLOCKMEM_SIZE;
  2566. /*
  2567. * Add an extra page to store the remainder if any
  2568. */
  2569. if ((nr_descs * sizeof(*nf_info)) % DP_BLOCKMEM_SIZE)
  2570. total_pages++;
  2571. nf_info = qdf_mem_malloc(DP_BLOCKMEM_SIZE);
  2572. if (!nf_info) {
  2573. dp_err("failed to allocate nbuf array");
  2574. DP_STATS_INC(dp_pdev, replenish.rxdma_err, num_req_buffers);
  2575. QDF_BUG(0);
  2576. return QDF_STATUS_E_NOMEM;
  2577. }
  2578. nbuf_ptrs_per_page = DP_BLOCKMEM_SIZE / sizeof(*nf_info);
  2579. for (page_idx = 0; page_idx < total_pages; page_idx++) {
  2580. qdf_mem_zero(nf_info, DP_BLOCKMEM_SIZE);
  2581. for (nr_nbuf = 0; nr_nbuf < nbuf_ptrs_per_page; nr_nbuf++) {
  2582. /*
  2583. * The last page of buffer pointers may not be required
  2584. * completely based on the number of descriptors. Below
  2585. * check will ensure we are allocating only the
  2586. * required number of descriptors.
  2587. */
  2588. if (nr_nbuf_total >= nr_descs)
  2589. break;
  2590. /* Flag is set while pdev rx_desc_pool initialization */
  2591. if (qdf_unlikely(rx_desc_pool->rx_mon_dest_frag_enable))
  2592. ret = dp_pdev_frag_alloc_and_map(dp_soc,
  2593. &nf_info[nr_nbuf], dp_pdev,
  2594. rx_desc_pool);
  2595. else
  2596. ret = dp_pdev_nbuf_alloc_and_map(dp_soc,
  2597. &nf_info[nr_nbuf], dp_pdev,
  2598. rx_desc_pool);
  2599. if (QDF_IS_STATUS_ERROR(ret))
  2600. break;
  2601. nr_nbuf_total++;
  2602. }
  2603. hal_srng_access_start(dp_soc->hal_soc, rxdma_srng);
  2604. for (buffer_index = 0; buffer_index < nr_nbuf; buffer_index++) {
  2605. rxdma_ring_entry =
  2606. hal_srng_src_get_next(dp_soc->hal_soc,
  2607. rxdma_srng);
  2608. qdf_assert_always(rxdma_ring_entry);
  2609. next = desc_list->next;
  2610. paddr = nf_info[buffer_index].paddr;
  2611. nbuf = nf_info[buffer_index].virt_addr.nbuf;
  2612. /* Flag is set while pdev rx_desc_pool initialization */
  2613. if (qdf_unlikely(rx_desc_pool->rx_mon_dest_frag_enable))
  2614. dp_rx_desc_frag_prep(&desc_list->rx_desc,
  2615. &nf_info[buffer_index]);
  2616. else
  2617. dp_rx_desc_prep(&desc_list->rx_desc,
  2618. &nf_info[buffer_index]);
  2619. desc_list->rx_desc.in_use = 1;
  2620. dp_rx_desc_alloc_dbg_info(&desc_list->rx_desc);
  2621. dp_rx_desc_update_dbg_info(&desc_list->rx_desc,
  2622. __func__,
  2623. RX_DESC_REPLENISHED);
  2624. hal_rxdma_buff_addr_info_set(dp_soc->hal_soc ,rxdma_ring_entry, paddr,
  2625. desc_list->rx_desc.cookie,
  2626. rx_desc_pool->owner);
  2627. dp_ipa_handle_rx_buf_smmu_mapping(
  2628. dp_soc, nbuf,
  2629. rx_desc_pool->buf_size,
  2630. true);
  2631. desc_list = next;
  2632. }
  2633. dp_rx_refill_ring_record_entry(dp_soc, dp_pdev->lmac_id,
  2634. rxdma_srng, nr_nbuf, nr_nbuf);
  2635. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  2636. }
  2637. dp_info("filled %u RX buffers for driver attach", nr_nbuf_total);
  2638. qdf_mem_free(nf_info);
  2639. if (!nr_nbuf_total) {
  2640. dp_err("No nbuf's allocated");
  2641. QDF_BUG(0);
  2642. return QDF_STATUS_E_RESOURCES;
  2643. }
  2644. /* No need to count the number of bytes received during replenish.
  2645. * Therefore set replenish.pkts.bytes as 0.
  2646. */
  2647. DP_STATS_INC_PKT(dp_pdev, replenish.pkts, nr_nbuf, 0);
  2648. return QDF_STATUS_SUCCESS;
  2649. }
  2650. qdf_export_symbol(dp_pdev_rx_buffers_attach);
  2651. /**
  2652. * dp_rx_enable_mon_dest_frag() - Enable frag processing for
  2653. * monitor destination ring via frag.
  2654. *
  2655. * Enable this flag only for monitor destination buffer processing
  2656. * if DP_RX_MON_MEM_FRAG feature is enabled.
  2657. * If flag is set then frag based function will be called for alloc,
  2658. * map, prep desc and free ops for desc buffer else normal nbuf based
  2659. * function will be called.
  2660. *
  2661. * @rx_desc_pool: Rx desc pool
  2662. * @is_mon_dest_desc: Is it for monitor dest buffer
  2663. *
  2664. * Return: None
  2665. */
  2666. #ifdef DP_RX_MON_MEM_FRAG
  2667. void dp_rx_enable_mon_dest_frag(struct rx_desc_pool *rx_desc_pool,
  2668. bool is_mon_dest_desc)
  2669. {
  2670. rx_desc_pool->rx_mon_dest_frag_enable = is_mon_dest_desc;
  2671. if (is_mon_dest_desc)
  2672. dp_alert("Feature DP_RX_MON_MEM_FRAG for mon_dest is enabled");
  2673. }
  2674. #else
  2675. void dp_rx_enable_mon_dest_frag(struct rx_desc_pool *rx_desc_pool,
  2676. bool is_mon_dest_desc)
  2677. {
  2678. rx_desc_pool->rx_mon_dest_frag_enable = false;
  2679. if (is_mon_dest_desc)
  2680. dp_alert("Feature DP_RX_MON_MEM_FRAG for mon_dest is disabled");
  2681. }
  2682. #endif
  2683. qdf_export_symbol(dp_rx_enable_mon_dest_frag);
  2684. /*
  2685. * dp_rx_pdev_desc_pool_alloc() - allocate memory for software rx descriptor
  2686. * pool
  2687. *
  2688. * @pdev: core txrx pdev context
  2689. *
  2690. * Return: QDF_STATUS - QDF_STATUS_SUCCESS
  2691. * QDF_STATUS_E_NOMEM
  2692. */
  2693. QDF_STATUS
  2694. dp_rx_pdev_desc_pool_alloc(struct dp_pdev *pdev)
  2695. {
  2696. struct dp_soc *soc = pdev->soc;
  2697. uint32_t rxdma_entries;
  2698. uint32_t rx_sw_desc_num;
  2699. struct dp_srng *dp_rxdma_srng;
  2700. struct rx_desc_pool *rx_desc_pool;
  2701. uint32_t status = QDF_STATUS_SUCCESS;
  2702. int mac_for_pdev;
  2703. mac_for_pdev = pdev->lmac_id;
  2704. if (wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  2705. dp_rx_info("%pK: nss-wifi<4> skip Rx refil %d",
  2706. soc, mac_for_pdev);
  2707. return status;
  2708. }
  2709. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_for_pdev];
  2710. rxdma_entries = dp_rxdma_srng->num_entries;
  2711. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2712. rx_sw_desc_num = wlan_cfg_get_dp_soc_rx_sw_desc_num(soc->wlan_cfg_ctx);
  2713. rx_desc_pool->desc_type = DP_RX_DESC_BUF_TYPE;
  2714. status = dp_rx_desc_pool_alloc(soc,
  2715. rx_sw_desc_num,
  2716. rx_desc_pool);
  2717. if (status != QDF_STATUS_SUCCESS)
  2718. return status;
  2719. return status;
  2720. }
  2721. /*
  2722. * dp_rx_pdev_desc_pool_free() - free software rx descriptor pool
  2723. *
  2724. * @pdev: core txrx pdev context
  2725. */
  2726. void dp_rx_pdev_desc_pool_free(struct dp_pdev *pdev)
  2727. {
  2728. int mac_for_pdev = pdev->lmac_id;
  2729. struct dp_soc *soc = pdev->soc;
  2730. struct rx_desc_pool *rx_desc_pool;
  2731. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2732. dp_rx_desc_pool_free(soc, rx_desc_pool);
  2733. }
  2734. /*
  2735. * dp_rx_pdev_desc_pool_init() - initialize software rx descriptors
  2736. *
  2737. * @pdev: core txrx pdev context
  2738. *
  2739. * Return: QDF_STATUS - QDF_STATUS_SUCCESS
  2740. * QDF_STATUS_E_NOMEM
  2741. */
  2742. QDF_STATUS dp_rx_pdev_desc_pool_init(struct dp_pdev *pdev)
  2743. {
  2744. int mac_for_pdev = pdev->lmac_id;
  2745. struct dp_soc *soc = pdev->soc;
  2746. uint32_t rxdma_entries;
  2747. uint32_t rx_sw_desc_num;
  2748. struct dp_srng *dp_rxdma_srng;
  2749. struct rx_desc_pool *rx_desc_pool;
  2750. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2751. if (wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  2752. /**
  2753. * If NSS is enabled, rx_desc_pool is already filled.
  2754. * Hence, just disable desc_pool frag flag.
  2755. */
  2756. dp_rx_enable_mon_dest_frag(rx_desc_pool, false);
  2757. dp_rx_info("%pK: nss-wifi<4> skip Rx refil %d",
  2758. soc, mac_for_pdev);
  2759. return QDF_STATUS_SUCCESS;
  2760. }
  2761. if (dp_rx_desc_pool_is_allocated(rx_desc_pool) == QDF_STATUS_E_NOMEM)
  2762. return QDF_STATUS_E_NOMEM;
  2763. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_for_pdev];
  2764. rxdma_entries = dp_rxdma_srng->num_entries;
  2765. soc->process_rx_status = CONFIG_PROCESS_RX_STATUS;
  2766. rx_sw_desc_num =
  2767. wlan_cfg_get_dp_soc_rx_sw_desc_num(soc->wlan_cfg_ctx);
  2768. rx_desc_pool->owner = dp_rx_get_rx_bm_id(soc);
  2769. rx_desc_pool->buf_size = RX_DATA_BUFFER_SIZE;
  2770. rx_desc_pool->buf_alignment = RX_DATA_BUFFER_ALIGNMENT;
  2771. /* Disable monitor dest processing via frag */
  2772. dp_rx_enable_mon_dest_frag(rx_desc_pool, false);
  2773. dp_rx_desc_pool_init(soc, mac_for_pdev,
  2774. rx_sw_desc_num, rx_desc_pool);
  2775. return QDF_STATUS_SUCCESS;
  2776. }
  2777. /*
  2778. * dp_rx_pdev_desc_pool_deinit() - de-initialize software rx descriptor pools
  2779. * @pdev: core txrx pdev context
  2780. *
  2781. * This function resets the freelist of rx descriptors and destroys locks
  2782. * associated with this list of descriptors.
  2783. */
  2784. void dp_rx_pdev_desc_pool_deinit(struct dp_pdev *pdev)
  2785. {
  2786. int mac_for_pdev = pdev->lmac_id;
  2787. struct dp_soc *soc = pdev->soc;
  2788. struct rx_desc_pool *rx_desc_pool;
  2789. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2790. dp_rx_desc_pool_deinit(soc, rx_desc_pool, mac_for_pdev);
  2791. }
  2792. /*
  2793. * dp_rx_pdev_buffers_alloc() - Allocate nbufs (skbs) and replenish RxDMA ring
  2794. *
  2795. * @pdev: core txrx pdev context
  2796. *
  2797. * Return: QDF_STATUS - QDF_STATUS_SUCCESS
  2798. * QDF_STATUS_E_NOMEM
  2799. */
  2800. QDF_STATUS
  2801. dp_rx_pdev_buffers_alloc(struct dp_pdev *pdev)
  2802. {
  2803. int mac_for_pdev = pdev->lmac_id;
  2804. struct dp_soc *soc = pdev->soc;
  2805. struct dp_srng *dp_rxdma_srng;
  2806. struct rx_desc_pool *rx_desc_pool;
  2807. uint32_t rxdma_entries;
  2808. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_for_pdev];
  2809. rxdma_entries = dp_rxdma_srng->num_entries;
  2810. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2811. /* Initialize RX buffer pool which will be
  2812. * used during low memory conditions
  2813. */
  2814. dp_rx_buffer_pool_init(soc, mac_for_pdev);
  2815. return dp_pdev_rx_buffers_attach_simple(soc, mac_for_pdev,
  2816. dp_rxdma_srng,
  2817. rx_desc_pool,
  2818. rxdma_entries - 1);
  2819. }
  2820. /*
  2821. * dp_rx_pdev_buffers_free - Free nbufs (skbs)
  2822. *
  2823. * @pdev: core txrx pdev context
  2824. */
  2825. void
  2826. dp_rx_pdev_buffers_free(struct dp_pdev *pdev)
  2827. {
  2828. int mac_for_pdev = pdev->lmac_id;
  2829. struct dp_soc *soc = pdev->soc;
  2830. struct rx_desc_pool *rx_desc_pool;
  2831. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2832. dp_rx_desc_nbuf_free(soc, rx_desc_pool);
  2833. dp_rx_buffer_pool_deinit(soc, mac_for_pdev);
  2834. }
  2835. #ifdef DP_RX_SPECIAL_FRAME_NEED
  2836. bool dp_rx_deliver_special_frame(struct dp_soc *soc,
  2837. struct dp_txrx_peer *txrx_peer,
  2838. qdf_nbuf_t nbuf, uint32_t frame_mask,
  2839. uint8_t *rx_tlv_hdr)
  2840. {
  2841. uint32_t l2_hdr_offset = 0;
  2842. uint16_t msdu_len = 0;
  2843. uint32_t skip_len;
  2844. l2_hdr_offset =
  2845. hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, rx_tlv_hdr);
  2846. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  2847. skip_len = l2_hdr_offset;
  2848. } else {
  2849. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  2850. skip_len = l2_hdr_offset + soc->rx_pkt_tlv_size;
  2851. qdf_nbuf_set_pktlen(nbuf, msdu_len + skip_len);
  2852. }
  2853. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(nbuf) = 1;
  2854. dp_rx_set_hdr_pad(nbuf, l2_hdr_offset);
  2855. qdf_nbuf_pull_head(nbuf, skip_len);
  2856. if (txrx_peer->vdev) {
  2857. dp_rx_send_pktlog(soc, txrx_peer->vdev->pdev, nbuf,
  2858. QDF_TX_RX_STATUS_OK);
  2859. }
  2860. if (dp_rx_is_special_frame(nbuf, frame_mask)) {
  2861. dp_info("special frame, mpdu sn 0x%x",
  2862. hal_rx_get_rx_sequence(soc->hal_soc, rx_tlv_hdr));
  2863. qdf_nbuf_set_exc_frame(nbuf, 1);
  2864. dp_rx_deliver_to_stack(soc, txrx_peer->vdev, txrx_peer,
  2865. nbuf, NULL);
  2866. return true;
  2867. }
  2868. return false;
  2869. }
  2870. #endif
  2871. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  2872. void dp_rx_mark_first_packet_after_wow_wakeup(struct dp_pdev *pdev,
  2873. uint8_t *rx_tlv,
  2874. qdf_nbuf_t nbuf)
  2875. {
  2876. struct dp_soc *soc;
  2877. if (!pdev->is_first_wakeup_packet)
  2878. return;
  2879. soc = pdev->soc;
  2880. if (hal_get_first_wow_wakeup_packet(soc->hal_soc, rx_tlv)) {
  2881. qdf_nbuf_mark_wakeup_frame(nbuf);
  2882. dp_info("First packet after WOW Wakeup rcvd");
  2883. }
  2884. }
  2885. #endif