dp_main.c 462 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298829983008301830283038304830583068307830883098310831183128313831483158316831783188319832083218322832383248325832683278328832983308331833283338334833583368337833883398340834183428343834483458346834783488349835083518352835383548355835683578358835983608361836283638364836583668367836883698370837183728373837483758376837783788379838083818382838383848385838683878388838983908391839283938394839583968397839883998400840184028403840484058406840784088409841084118412841384148415841684178418841984208421842284238424842584268427842884298430843184328433843484358436843784388439844084418442844384448445844684478448844984508451845284538454845584568457845884598460846184628463846484658466846784688469847084718472847384748475847684778478847984808481848284838484848584868487848884898490849184928493849484958496849784988499850085018502850385048505850685078508850985108511851285138514851585168517851885198520852185228523852485258526852785288529853085318532853385348535853685378538853985408541854285438544854585468547854885498550855185528553855485558556855785588559856085618562856385648565856685678568856985708571857285738574857585768577857885798580858185828583858485858586858785888589859085918592859385948595859685978598859986008601860286038604860586068607860886098610861186128613861486158616861786188619862086218622862386248625862686278628862986308631863286338634863586368637863886398640864186428643864486458646864786488649865086518652865386548655865686578658865986608661866286638664866586668667866886698670867186728673867486758676867786788679868086818682868386848685868686878688868986908691869286938694869586968697869886998700870187028703870487058706870787088709871087118712871387148715871687178718871987208721872287238724872587268727872887298730873187328733873487358736873787388739874087418742874387448745874687478748874987508751875287538754875587568757875887598760876187628763876487658766876787688769877087718772877387748775877687778778877987808781878287838784878587868787878887898790879187928793879487958796879787988799880088018802880388048805880688078808880988108811881288138814881588168817881888198820882188228823882488258826882788288829883088318832883388348835883688378838883988408841884288438844884588468847884888498850885188528853885488558856885788588859886088618862886388648865886688678868886988708871887288738874887588768877887888798880888188828883888488858886888788888889889088918892889388948895889688978898889989008901890289038904890589068907890889098910891189128913891489158916891789188919892089218922892389248925892689278928892989308931893289338934893589368937893889398940894189428943894489458946894789488949895089518952895389548955895689578958895989608961896289638964896589668967896889698970897189728973897489758976897789788979898089818982898389848985898689878988898989908991899289938994899589968997899889999000900190029003900490059006900790089009901090119012901390149015901690179018901990209021902290239024902590269027902890299030903190329033903490359036903790389039904090419042904390449045904690479048904990509051905290539054905590569057905890599060906190629063906490659066906790689069907090719072907390749075907690779078907990809081908290839084908590869087908890899090909190929093909490959096909790989099910091019102910391049105910691079108910991109111911291139114911591169117911891199120912191229123912491259126912791289129913091319132913391349135913691379138913991409141914291439144914591469147914891499150915191529153915491559156915791589159916091619162916391649165916691679168916991709171917291739174917591769177917891799180918191829183918491859186918791889189919091919192919391949195919691979198919992009201920292039204920592069207920892099210921192129213921492159216921792189219922092219222922392249225922692279228922992309231923292339234923592369237923892399240924192429243924492459246924792489249925092519252925392549255925692579258925992609261926292639264926592669267926892699270927192729273927492759276927792789279928092819282928392849285928692879288928992909291929292939294929592969297929892999300930193029303930493059306930793089309931093119312931393149315931693179318931993209321932293239324932593269327932893299330933193329333933493359336933793389339934093419342934393449345934693479348934993509351935293539354935593569357935893599360936193629363936493659366936793689369937093719372937393749375937693779378937993809381938293839384938593869387938893899390939193929393939493959396939793989399940094019402940394049405940694079408940994109411941294139414941594169417941894199420942194229423942494259426942794289429943094319432943394349435943694379438943994409441944294439444944594469447944894499450945194529453945494559456945794589459946094619462946394649465946694679468946994709471947294739474947594769477947894799480948194829483948494859486948794889489949094919492949394949495949694979498949995009501950295039504950595069507950895099510951195129513951495159516951795189519952095219522952395249525952695279528952995309531953295339534953595369537953895399540954195429543954495459546954795489549955095519552955395549555955695579558955995609561956295639564956595669567956895699570957195729573957495759576957795789579958095819582958395849585958695879588958995909591959295939594959595969597959895999600960196029603960496059606960796089609961096119612961396149615961696179618961996209621962296239624962596269627962896299630963196329633963496359636963796389639964096419642964396449645964696479648964996509651965296539654965596569657965896599660966196629663966496659666966796689669967096719672967396749675967696779678967996809681968296839684968596869687968896899690969196929693969496959696969796989699970097019702970397049705970697079708970997109711971297139714971597169717971897199720972197229723972497259726972797289729973097319732973397349735973697379738973997409741974297439744974597469747974897499750975197529753975497559756975797589759976097619762976397649765976697679768976997709771977297739774977597769777977897799780978197829783978497859786978797889789979097919792979397949795979697979798979998009801980298039804980598069807980898099810981198129813981498159816981798189819982098219822982398249825982698279828982998309831983298339834983598369837983898399840984198429843984498459846984798489849985098519852985398549855985698579858985998609861986298639864986598669867986898699870987198729873987498759876987798789879988098819882988398849885988698879888988998909891989298939894989598969897989898999900990199029903990499059906990799089909991099119912991399149915991699179918991999209921992299239924992599269927992899299930993199329933993499359936993799389939994099419942994399449945994699479948994999509951995299539954995599569957995899599960996199629963996499659966996799689969997099719972997399749975997699779978997999809981998299839984998599869987998899899990999199929993999499959996999799989999100001000110002100031000410005100061000710008100091001010011100121001310014100151001610017100181001910020100211002210023100241002510026100271002810029100301003110032100331003410035100361003710038100391004010041100421004310044100451004610047100481004910050100511005210053100541005510056100571005810059100601006110062100631006410065100661006710068100691007010071100721007310074100751007610077100781007910080100811008210083100841008510086100871008810089100901009110092100931009410095100961009710098100991010010101101021010310104101051010610107101081010910110101111011210113101141011510116101171011810119101201012110122101231012410125101261012710128101291013010131101321013310134101351013610137101381013910140101411014210143101441014510146101471014810149101501015110152101531015410155101561015710158101591016010161101621016310164101651016610167101681016910170101711017210173101741017510176101771017810179101801018110182101831018410185101861018710188101891019010191101921019310194101951019610197101981019910200102011020210203102041020510206102071020810209102101021110212102131021410215102161021710218102191022010221102221022310224102251022610227102281022910230102311023210233102341023510236102371023810239102401024110242102431024410245102461024710248102491025010251102521025310254102551025610257102581025910260102611026210263102641026510266102671026810269102701027110272102731027410275102761027710278102791028010281102821028310284102851028610287102881028910290102911029210293102941029510296102971029810299103001030110302103031030410305103061030710308103091031010311103121031310314103151031610317103181031910320103211032210323103241032510326103271032810329103301033110332103331033410335103361033710338103391034010341103421034310344103451034610347103481034910350103511035210353103541035510356103571035810359103601036110362103631036410365103661036710368103691037010371103721037310374103751037610377103781037910380103811038210383103841038510386103871038810389103901039110392103931039410395103961039710398103991040010401104021040310404104051040610407104081040910410104111041210413104141041510416104171041810419104201042110422104231042410425104261042710428104291043010431104321043310434104351043610437104381043910440104411044210443104441044510446104471044810449104501045110452104531045410455104561045710458104591046010461104621046310464104651046610467104681046910470104711047210473104741047510476104771047810479104801048110482104831048410485104861048710488104891049010491104921049310494104951049610497104981049910500105011050210503105041050510506105071050810509105101051110512105131051410515105161051710518105191052010521105221052310524105251052610527105281052910530105311053210533105341053510536105371053810539105401054110542105431054410545105461054710548105491055010551105521055310554105551055610557105581055910560105611056210563105641056510566105671056810569105701057110572105731057410575105761057710578105791058010581105821058310584105851058610587105881058910590105911059210593105941059510596105971059810599106001060110602106031060410605106061060710608106091061010611106121061310614106151061610617106181061910620106211062210623106241062510626106271062810629106301063110632106331063410635106361063710638106391064010641106421064310644106451064610647106481064910650106511065210653106541065510656106571065810659106601066110662106631066410665106661066710668106691067010671106721067310674106751067610677106781067910680106811068210683106841068510686106871068810689106901069110692106931069410695106961069710698106991070010701107021070310704107051070610707107081070910710107111071210713107141071510716107171071810719107201072110722107231072410725107261072710728107291073010731107321073310734107351073610737107381073910740107411074210743107441074510746107471074810749107501075110752107531075410755107561075710758107591076010761107621076310764107651076610767107681076910770107711077210773107741077510776107771077810779107801078110782107831078410785107861078710788107891079010791107921079310794107951079610797107981079910800108011080210803108041080510806108071080810809108101081110812108131081410815108161081710818108191082010821108221082310824108251082610827108281082910830108311083210833108341083510836108371083810839108401084110842108431084410845108461084710848108491085010851108521085310854108551085610857108581085910860108611086210863108641086510866108671086810869108701087110872108731087410875108761087710878108791088010881108821088310884108851088610887108881088910890108911089210893108941089510896108971089810899109001090110902109031090410905109061090710908109091091010911109121091310914109151091610917109181091910920109211092210923109241092510926109271092810929109301093110932109331093410935109361093710938109391094010941109421094310944109451094610947109481094910950109511095210953109541095510956109571095810959109601096110962109631096410965109661096710968109691097010971109721097310974109751097610977109781097910980109811098210983109841098510986109871098810989109901099110992109931099410995109961099710998109991100011001110021100311004110051100611007110081100911010110111101211013110141101511016110171101811019110201102111022110231102411025110261102711028110291103011031110321103311034110351103611037110381103911040110411104211043110441104511046110471104811049110501105111052110531105411055110561105711058110591106011061110621106311064110651106611067110681106911070110711107211073110741107511076110771107811079110801108111082110831108411085110861108711088110891109011091110921109311094110951109611097110981109911100111011110211103111041110511106111071110811109111101111111112111131111411115111161111711118111191112011121111221112311124111251112611127111281112911130111311113211133111341113511136111371113811139111401114111142111431114411145111461114711148111491115011151111521115311154111551115611157111581115911160111611116211163111641116511166111671116811169111701117111172111731117411175111761117711178111791118011181111821118311184111851118611187111881118911190111911119211193111941119511196111971119811199112001120111202112031120411205112061120711208112091121011211112121121311214112151121611217112181121911220112211122211223112241122511226112271122811229112301123111232112331123411235112361123711238112391124011241112421124311244112451124611247112481124911250112511125211253112541125511256112571125811259112601126111262112631126411265112661126711268112691127011271112721127311274112751127611277112781127911280112811128211283112841128511286112871128811289112901129111292112931129411295112961129711298112991130011301113021130311304113051130611307113081130911310113111131211313113141131511316113171131811319113201132111322113231132411325113261132711328113291133011331113321133311334113351133611337113381133911340113411134211343113441134511346113471134811349113501135111352113531135411355113561135711358113591136011361113621136311364113651136611367113681136911370113711137211373113741137511376113771137811379113801138111382113831138411385113861138711388113891139011391113921139311394113951139611397113981139911400114011140211403114041140511406114071140811409114101141111412114131141411415114161141711418114191142011421114221142311424114251142611427114281142911430114311143211433114341143511436114371143811439114401144111442114431144411445114461144711448114491145011451114521145311454114551145611457114581145911460114611146211463114641146511466114671146811469114701147111472114731147411475114761147711478114791148011481114821148311484114851148611487114881148911490114911149211493114941149511496114971149811499115001150111502115031150411505115061150711508115091151011511115121151311514115151151611517115181151911520115211152211523115241152511526115271152811529115301153111532115331153411535115361153711538115391154011541115421154311544115451154611547115481154911550115511155211553115541155511556115571155811559115601156111562115631156411565115661156711568115691157011571115721157311574115751157611577115781157911580115811158211583115841158511586115871158811589115901159111592115931159411595115961159711598115991160011601116021160311604116051160611607116081160911610116111161211613116141161511616116171161811619116201162111622116231162411625116261162711628116291163011631116321163311634116351163611637116381163911640116411164211643116441164511646116471164811649116501165111652116531165411655116561165711658116591166011661116621166311664116651166611667116681166911670116711167211673116741167511676116771167811679116801168111682116831168411685116861168711688116891169011691116921169311694116951169611697116981169911700117011170211703117041170511706117071170811709117101171111712117131171411715117161171711718117191172011721117221172311724117251172611727117281172911730117311173211733117341173511736117371173811739117401174111742117431174411745117461174711748117491175011751117521175311754117551175611757117581175911760117611176211763117641176511766117671176811769117701177111772117731177411775117761177711778117791178011781117821178311784117851178611787117881178911790117911179211793117941179511796117971179811799118001180111802118031180411805118061180711808118091181011811118121181311814118151181611817118181181911820118211182211823118241182511826118271182811829118301183111832118331183411835118361183711838118391184011841118421184311844118451184611847118481184911850118511185211853118541185511856118571185811859118601186111862118631186411865118661186711868118691187011871118721187311874118751187611877118781187911880118811188211883118841188511886118871188811889118901189111892118931189411895118961189711898118991190011901119021190311904119051190611907119081190911910119111191211913119141191511916119171191811919119201192111922119231192411925119261192711928119291193011931119321193311934119351193611937119381193911940119411194211943119441194511946119471194811949119501195111952119531195411955119561195711958119591196011961119621196311964119651196611967119681196911970119711197211973119741197511976119771197811979119801198111982119831198411985119861198711988119891199011991119921199311994119951199611997119981199912000120011200212003120041200512006120071200812009120101201112012120131201412015120161201712018120191202012021120221202312024120251202612027120281202912030120311203212033120341203512036120371203812039120401204112042120431204412045120461204712048120491205012051120521205312054120551205612057120581205912060120611206212063120641206512066120671206812069120701207112072120731207412075120761207712078120791208012081120821208312084120851208612087120881208912090120911209212093120941209512096120971209812099121001210112102121031210412105121061210712108121091211012111121121211312114121151211612117121181211912120121211212212123121241212512126121271212812129121301213112132121331213412135121361213712138121391214012141121421214312144121451214612147121481214912150121511215212153121541215512156121571215812159121601216112162121631216412165121661216712168121691217012171121721217312174121751217612177121781217912180121811218212183121841218512186121871218812189121901219112192121931219412195121961219712198121991220012201122021220312204122051220612207122081220912210122111221212213122141221512216122171221812219122201222112222122231222412225122261222712228122291223012231122321223312234122351223612237122381223912240122411224212243122441224512246122471224812249122501225112252122531225412255122561225712258122591226012261122621226312264122651226612267122681226912270122711227212273122741227512276122771227812279122801228112282122831228412285122861228712288122891229012291122921229312294122951229612297122981229912300123011230212303123041230512306123071230812309123101231112312123131231412315123161231712318123191232012321123221232312324123251232612327123281232912330123311233212333123341233512336123371233812339123401234112342123431234412345123461234712348123491235012351123521235312354123551235612357123581235912360123611236212363123641236512366123671236812369123701237112372123731237412375123761237712378123791238012381123821238312384123851238612387123881238912390123911239212393123941239512396123971239812399124001240112402124031240412405124061240712408124091241012411124121241312414124151241612417124181241912420124211242212423124241242512426124271242812429124301243112432124331243412435124361243712438124391244012441124421244312444124451244612447124481244912450124511245212453124541245512456124571245812459124601246112462124631246412465124661246712468124691247012471124721247312474124751247612477124781247912480124811248212483124841248512486124871248812489124901249112492124931249412495124961249712498124991250012501125021250312504125051250612507125081250912510125111251212513125141251512516125171251812519125201252112522125231252412525125261252712528125291253012531125321253312534125351253612537125381253912540125411254212543125441254512546125471254812549125501255112552125531255412555125561255712558125591256012561125621256312564125651256612567125681256912570125711257212573125741257512576125771257812579125801258112582125831258412585125861258712588125891259012591125921259312594125951259612597125981259912600126011260212603126041260512606126071260812609126101261112612126131261412615126161261712618126191262012621126221262312624126251262612627126281262912630126311263212633126341263512636126371263812639126401264112642126431264412645126461264712648126491265012651126521265312654126551265612657126581265912660126611266212663126641266512666126671266812669126701267112672126731267412675126761267712678126791268012681126821268312684126851268612687126881268912690126911269212693126941269512696126971269812699127001270112702127031270412705127061270712708127091271012711127121271312714127151271612717127181271912720127211272212723127241272512726127271272812729127301273112732127331273412735127361273712738127391274012741127421274312744127451274612747127481274912750127511275212753127541275512756127571275812759127601276112762127631276412765127661276712768127691277012771127721277312774127751277612777127781277912780127811278212783127841278512786127871278812789127901279112792127931279412795127961279712798127991280012801128021280312804128051280612807128081280912810128111281212813128141281512816128171281812819128201282112822128231282412825128261282712828128291283012831128321283312834128351283612837128381283912840128411284212843128441284512846128471284812849128501285112852128531285412855128561285712858128591286012861128621286312864128651286612867128681286912870128711287212873128741287512876128771287812879128801288112882128831288412885128861288712888128891289012891128921289312894128951289612897128981289912900129011290212903129041290512906129071290812909129101291112912129131291412915129161291712918129191292012921129221292312924129251292612927129281292912930129311293212933129341293512936129371293812939129401294112942129431294412945129461294712948129491295012951129521295312954129551295612957129581295912960129611296212963129641296512966129671296812969129701297112972129731297412975129761297712978129791298012981129821298312984129851298612987129881298912990129911299212993129941299512996129971299812999130001300113002130031300413005130061300713008130091301013011130121301313014130151301613017130181301913020130211302213023130241302513026130271302813029130301303113032130331303413035130361303713038130391304013041130421304313044130451304613047130481304913050130511305213053130541305513056130571305813059130601306113062130631306413065130661306713068130691307013071130721307313074130751307613077130781307913080130811308213083130841308513086130871308813089130901309113092130931309413095130961309713098130991310013101131021310313104131051310613107131081310913110131111311213113131141311513116131171311813119131201312113122131231312413125131261312713128131291313013131131321313313134131351313613137131381313913140131411314213143131441314513146131471314813149131501315113152131531315413155131561315713158131591316013161131621316313164131651316613167131681316913170131711317213173131741317513176131771317813179131801318113182131831318413185131861318713188131891319013191131921319313194131951319613197131981319913200132011320213203132041320513206132071320813209132101321113212132131321413215132161321713218132191322013221132221322313224132251322613227132281322913230132311323213233132341323513236132371323813239132401324113242132431324413245132461324713248132491325013251132521325313254132551325613257132581325913260132611326213263132641326513266132671326813269132701327113272132731327413275132761327713278132791328013281132821328313284132851328613287132881328913290132911329213293132941329513296132971329813299133001330113302133031330413305133061330713308133091331013311133121331313314133151331613317133181331913320133211332213323133241332513326133271332813329133301333113332133331333413335133361333713338133391334013341133421334313344133451334613347133481334913350133511335213353133541335513356133571335813359133601336113362133631336413365133661336713368133691337013371133721337313374133751337613377133781337913380133811338213383133841338513386133871338813389133901339113392133931339413395133961339713398133991340013401134021340313404134051340613407134081340913410134111341213413134141341513416134171341813419134201342113422134231342413425134261342713428134291343013431134321343313434134351343613437134381343913440134411344213443134441344513446134471344813449134501345113452134531345413455134561345713458134591346013461134621346313464134651346613467134681346913470134711347213473134741347513476134771347813479134801348113482134831348413485134861348713488134891349013491134921349313494134951349613497134981349913500135011350213503135041350513506135071350813509135101351113512135131351413515135161351713518135191352013521135221352313524135251352613527135281352913530135311353213533135341353513536135371353813539135401354113542135431354413545135461354713548135491355013551135521355313554135551355613557135581355913560135611356213563135641356513566135671356813569135701357113572135731357413575135761357713578135791358013581135821358313584135851358613587135881358913590135911359213593135941359513596135971359813599136001360113602136031360413605136061360713608136091361013611136121361313614136151361613617136181361913620136211362213623136241362513626136271362813629136301363113632136331363413635136361363713638136391364013641136421364313644136451364613647136481364913650136511365213653136541365513656136571365813659136601366113662136631366413665136661366713668136691367013671136721367313674136751367613677136781367913680136811368213683136841368513686136871368813689136901369113692136931369413695136961369713698136991370013701137021370313704137051370613707137081370913710137111371213713137141371513716137171371813719137201372113722137231372413725137261372713728137291373013731137321373313734137351373613737137381373913740137411374213743137441374513746137471374813749137501375113752137531375413755137561375713758137591376013761137621376313764137651376613767137681376913770137711377213773137741377513776137771377813779137801378113782137831378413785137861378713788137891379013791137921379313794137951379613797137981379913800138011380213803138041380513806138071380813809138101381113812138131381413815138161381713818138191382013821138221382313824138251382613827138281382913830138311383213833138341383513836138371383813839138401384113842138431384413845138461384713848138491385013851138521385313854138551385613857138581385913860138611386213863138641386513866138671386813869138701387113872138731387413875138761387713878138791388013881138821388313884138851388613887138881388913890138911389213893138941389513896138971389813899139001390113902139031390413905139061390713908139091391013911139121391313914139151391613917139181391913920139211392213923139241392513926139271392813929139301393113932139331393413935139361393713938139391394013941139421394313944139451394613947139481394913950139511395213953139541395513956139571395813959139601396113962139631396413965139661396713968139691397013971139721397313974139751397613977139781397913980139811398213983139841398513986139871398813989139901399113992139931399413995139961399713998139991400014001140021400314004140051400614007140081400914010140111401214013140141401514016140171401814019140201402114022140231402414025140261402714028140291403014031140321403314034140351403614037140381403914040140411404214043140441404514046140471404814049140501405114052140531405414055140561405714058140591406014061140621406314064140651406614067140681406914070140711407214073140741407514076140771407814079140801408114082140831408414085140861408714088140891409014091140921409314094140951409614097140981409914100141011410214103141041410514106141071410814109141101411114112141131411414115141161411714118141191412014121141221412314124141251412614127141281412914130141311413214133141341413514136141371413814139141401414114142141431414414145141461414714148141491415014151141521415314154141551415614157141581415914160141611416214163141641416514166141671416814169141701417114172141731417414175141761417714178141791418014181141821418314184141851418614187141881418914190141911419214193141941419514196141971419814199142001420114202142031420414205142061420714208142091421014211142121421314214142151421614217142181421914220142211422214223142241422514226142271422814229142301423114232142331423414235142361423714238142391424014241142421424314244142451424614247142481424914250142511425214253142541425514256142571425814259142601426114262142631426414265142661426714268142691427014271142721427314274142751427614277142781427914280142811428214283142841428514286142871428814289142901429114292142931429414295142961429714298142991430014301143021430314304143051430614307143081430914310143111431214313143141431514316143171431814319143201432114322143231432414325143261432714328143291433014331143321433314334143351433614337143381433914340143411434214343143441434514346143471434814349143501435114352143531435414355143561435714358143591436014361143621436314364143651436614367143681436914370143711437214373143741437514376143771437814379143801438114382143831438414385143861438714388143891439014391143921439314394143951439614397143981439914400144011440214403144041440514406144071440814409144101441114412144131441414415144161441714418144191442014421144221442314424144251442614427144281442914430144311443214433144341443514436144371443814439144401444114442144431444414445144461444714448144491445014451144521445314454144551445614457144581445914460144611446214463144641446514466144671446814469144701447114472144731447414475144761447714478144791448014481144821448314484144851448614487144881448914490144911449214493144941449514496144971449814499145001450114502145031450414505145061450714508145091451014511145121451314514145151451614517145181451914520145211452214523145241452514526145271452814529145301453114532145331453414535145361453714538145391454014541145421454314544145451454614547145481454914550145511455214553145541455514556145571455814559145601456114562145631456414565145661456714568145691457014571145721457314574145751457614577145781457914580145811458214583145841458514586145871458814589145901459114592145931459414595145961459714598145991460014601146021460314604146051460614607146081460914610146111461214613146141461514616146171461814619146201462114622146231462414625146261462714628146291463014631146321463314634146351463614637146381463914640146411464214643146441464514646146471464814649146501465114652146531465414655146561465714658146591466014661146621466314664146651466614667146681466914670146711467214673146741467514676146771467814679146801468114682146831468414685146861468714688146891469014691146921469314694146951469614697146981469914700147011470214703147041470514706147071470814709147101471114712147131471414715147161471714718147191472014721147221472314724147251472614727147281472914730147311473214733147341473514736147371473814739147401474114742147431474414745147461474714748147491475014751147521475314754147551475614757147581475914760147611476214763147641476514766147671476814769147701477114772147731477414775147761477714778147791478014781147821478314784147851478614787147881478914790147911479214793147941479514796147971479814799148001480114802148031480414805148061480714808148091481014811148121481314814148151481614817148181481914820148211482214823148241482514826148271482814829148301483114832148331483414835148361483714838148391484014841148421484314844148451484614847148481484914850148511485214853148541485514856148571485814859148601486114862148631486414865148661486714868148691487014871148721487314874148751487614877148781487914880148811488214883148841488514886148871488814889148901489114892148931489414895148961489714898148991490014901149021490314904149051490614907149081490914910149111491214913149141491514916149171491814919149201492114922149231492414925149261492714928149291493014931149321493314934149351493614937149381493914940149411494214943149441494514946149471494814949149501495114952149531495414955149561495714958149591496014961149621496314964149651496614967149681496914970149711497214973149741497514976149771497814979149801498114982149831498414985149861498714988149891499014991149921499314994149951499614997149981499915000150011500215003150041500515006150071500815009150101501115012150131501415015150161501715018150191502015021150221502315024150251502615027150281502915030150311503215033150341503515036150371503815039150401504115042150431504415045150461504715048150491505015051150521505315054150551505615057150581505915060150611506215063150641506515066150671506815069150701507115072150731507415075150761507715078150791508015081150821508315084150851508615087150881508915090150911509215093150941509515096150971509815099151001510115102151031510415105151061510715108151091511015111151121511315114151151511615117151181511915120151211512215123151241512515126151271512815129151301513115132151331513415135151361513715138151391514015141151421514315144151451514615147151481514915150151511515215153151541515515156151571515815159151601516115162151631516415165151661516715168151691517015171151721517315174151751517615177151781517915180151811518215183151841518515186151871518815189151901519115192151931519415195151961519715198151991520015201152021520315204152051520615207152081520915210152111521215213152141521515216152171521815219152201522115222152231522415225152261522715228152291523015231152321523315234152351523615237152381523915240152411524215243152441524515246152471524815249152501525115252152531525415255152561525715258152591526015261152621526315264152651526615267152681526915270152711527215273152741527515276152771527815279152801528115282152831528415285152861528715288152891529015291152921529315294152951529615297152981529915300153011530215303153041530515306153071530815309153101531115312153131531415315153161531715318153191532015321153221532315324153251532615327153281532915330153311533215333153341533515336153371533815339153401534115342153431534415345153461534715348153491535015351153521535315354153551535615357153581535915360153611536215363153641536515366153671536815369153701537115372153731537415375153761537715378153791538015381153821538315384153851538615387153881538915390153911539215393153941539515396153971539815399154001540115402154031540415405154061540715408154091541015411154121541315414154151541615417154181541915420154211542215423154241542515426154271542815429154301543115432154331543415435154361543715438154391544015441154421544315444154451544615447154481544915450154511545215453154541545515456154571545815459154601546115462154631546415465154661546715468154691547015471154721547315474154751547615477154781547915480154811548215483154841548515486154871548815489154901549115492154931549415495154961549715498154991550015501155021550315504155051550615507155081550915510155111551215513155141551515516155171551815519155201552115522155231552415525155261552715528155291553015531155321553315534155351553615537155381553915540155411554215543155441554515546155471554815549155501555115552155531555415555155561555715558155591556015561155621556315564155651556615567155681556915570155711557215573155741557515576155771557815579155801558115582155831558415585155861558715588155891559015591155921559315594155951559615597155981559915600156011560215603156041560515606156071560815609156101561115612156131561415615156161561715618156191562015621156221562315624156251562615627156281562915630156311563215633156341563515636156371563815639156401564115642156431564415645156461564715648156491565015651156521565315654156551565615657156581565915660156611566215663156641566515666156671566815669156701567115672156731567415675156761567715678156791568015681156821568315684156851568615687156881568915690156911569215693156941569515696156971569815699157001570115702157031570415705157061570715708157091571015711157121571315714157151571615717157181571915720157211572215723157241572515726157271572815729157301573115732157331573415735157361573715738157391574015741157421574315744157451574615747157481574915750157511575215753157541575515756157571575815759157601576115762157631576415765157661576715768157691577015771157721577315774157751577615777157781577915780157811578215783157841578515786157871578815789157901579115792157931579415795157961579715798157991580015801158021580315804158051580615807158081580915810158111581215813158141581515816158171581815819158201582115822158231582415825158261582715828158291583015831158321583315834158351583615837158381583915840158411584215843158441584515846158471584815849158501585115852158531585415855158561585715858158591586015861158621586315864158651586615867158681586915870158711587215873158741587515876158771587815879158801588115882158831588415885158861588715888158891589015891158921589315894158951589615897158981589915900159011590215903159041590515906159071590815909159101591115912159131591415915159161591715918159191592015921159221592315924159251592615927159281592915930159311593215933159341593515936159371593815939159401594115942159431594415945159461594715948159491595015951159521595315954159551595615957159581595915960159611596215963159641596515966159671596815969159701597115972159731597415975159761597715978159791598015981159821598315984159851598615987159881598915990159911599215993159941599515996159971599815999160001600116002160031600416005160061600716008160091601016011160121601316014160151601616017160181601916020160211602216023160241602516026160271602816029160301603116032160331603416035160361603716038160391604016041160421604316044160451604616047160481604916050160511605216053160541605516056160571605816059160601606116062160631606416065160661606716068160691607016071160721607316074160751607616077160781607916080160811608216083160841608516086160871608816089160901609116092160931609416095160961609716098160991610016101161021610316104161051610616107161081610916110161111611216113161141611516116161171611816119161201612116122161231612416125161261612716128161291613016131161321613316134161351613616137161381613916140161411614216143161441614516146161471614816149161501615116152161531615416155161561615716158161591616016161161621616316164161651616616167161681616916170161711617216173161741617516176161771617816179161801618116182161831618416185161861618716188161891619016191161921619316194161951619616197161981619916200162011620216203162041620516206162071620816209162101621116212162131621416215162161621716218162191622016221162221622316224162251622616227162281622916230162311623216233162341623516236162371623816239162401624116242162431624416245162461624716248162491625016251162521625316254162551625616257162581625916260162611626216263162641626516266162671626816269162701627116272162731627416275162761627716278162791628016281162821628316284162851628616287162881628916290162911629216293162941629516296162971629816299163001630116302163031630416305163061630716308163091631016311163121631316314163151631616317163181631916320163211632216323163241632516326163271632816329163301633116332163331633416335163361633716338163391634016341163421634316344163451634616347163481634916350163511635216353163541635516356163571635816359163601636116362163631636416365163661636716368163691637016371163721637316374163751637616377163781637916380163811638216383163841638516386163871638816389163901639116392163931639416395163961639716398163991640016401164021640316404164051640616407164081640916410164111641216413164141641516416164171641816419164201642116422164231642416425164261642716428164291643016431164321643316434164351643616437164381643916440164411644216443164441644516446164471644816449164501645116452164531645416455164561645716458164591646016461164621646316464164651646616467164681646916470164711647216473164741647516476164771647816479164801648116482164831648416485164861648716488164891649016491164921649316494164951649616497164981649916500165011650216503165041650516506165071650816509165101651116512165131651416515165161651716518165191652016521165221652316524165251652616527165281652916530165311653216533165341653516536165371653816539165401654116542165431654416545165461654716548165491655016551165521655316554165551655616557165581655916560165611656216563165641656516566165671656816569165701657116572165731657416575165761657716578165791658016581165821658316584165851658616587165881658916590165911659216593165941659516596165971659816599166001660116602166031660416605166061660716608166091661016611166121661316614166151661616617166181661916620166211662216623166241662516626166271662816629166301663116632166331663416635166361663716638166391664016641166421664316644166451664616647166481664916650166511665216653166541665516656166571665816659166601666116662166631666416665166661666716668166691667016671166721667316674166751667616677166781667916680166811668216683166841668516686166871668816689166901669116692166931669416695166961669716698166991670016701167021670316704167051670616707167081670916710167111671216713167141671516716167171671816719167201672116722167231672416725167261672716728167291673016731167321673316734167351673616737167381673916740167411674216743167441674516746167471674816749167501675116752167531675416755167561675716758167591676016761167621676316764167651676616767167681676916770167711677216773167741677516776167771677816779167801678116782167831678416785167861678716788167891679016791167921679316794167951679616797167981679916800168011680216803168041680516806168071680816809168101681116812168131681416815168161681716818168191682016821168221682316824168251682616827168281682916830168311683216833168341683516836168371683816839168401684116842168431684416845168461684716848168491685016851168521685316854168551685616857168581685916860168611686216863168641686516866168671686816869168701687116872168731687416875168761687716878168791688016881168821688316884168851688616887168881688916890168911689216893168941689516896168971689816899169001690116902169031690416905169061690716908169091691016911169121691316914169151691616917169181691916920169211692216923169241692516926169271692816929169301693116932169331693416935169361693716938169391694016941169421694316944169451694616947169481694916950169511695216953169541695516956169571695816959169601696116962169631696416965169661696716968169691697016971169721697316974169751697616977169781697916980169811698216983169841698516986169871698816989169901699116992169931699416995169961699716998169991700017001170021700317004170051700617007170081700917010170111701217013170141701517016170171701817019170201702117022170231702417025170261702717028170291703017031170321703317034170351703617037170381703917040170411704217043170441704517046170471704817049170501705117052170531705417055170561705717058170591706017061170621706317064170651706617067170681706917070170711707217073170741707517076170771707817079170801708117082170831708417085170861708717088170891709017091170921709317094170951709617097170981709917100171011710217103171041710517106171071710817109171101711117112171131711417115171161711717118171191712017121171221712317124171251712617127171281712917130171311713217133171341713517136171371713817139171401714117142171431714417145171461714717148171491715017151171521715317154171551715617157171581715917160171611716217163171641716517166171671716817169171701717117172171731717417175171761717717178171791718017181171821718317184171851718617187171881718917190171911719217193171941719517196171971719817199172001720117202172031720417205172061720717208172091721017211172121721317214172151721617217172181721917220172211722217223172241722517226172271722817229172301723117232172331723417235172361723717238172391724017241172421724317244172451724617247172481724917250172511725217253172541725517256172571725817259172601726117262172631726417265172661726717268172691727017271172721727317274172751727617277172781727917280172811728217283172841728517286172871728817289172901729117292172931729417295172961729717298172991730017301173021730317304173051730617307173081730917310173111731217313173141731517316173171731817319173201732117322173231732417325173261732717328173291733017331173321733317334173351733617337173381733917340173411734217343173441734517346173471734817349173501735117352173531735417355173561735717358173591736017361173621736317364173651736617367173681736917370173711737217373173741737517376173771737817379173801738117382173831738417385173861738717388173891739017391173921739317394173951739617397173981739917400174011740217403
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include <wlan_ipa_obj_mgmt_api.h>
  20. #include <qdf_types.h>
  21. #include <qdf_lock.h>
  22. #include <qdf_net_types.h>
  23. #include <qdf_lro.h>
  24. #include <qdf_module.h>
  25. #include <hal_hw_headers.h>
  26. #include <hal_api.h>
  27. #include <hif.h>
  28. #include <htt.h>
  29. #include <wdi_event.h>
  30. #include <queue.h>
  31. #include "dp_types.h"
  32. #include "dp_internal.h"
  33. #include "dp_tx.h"
  34. #include "dp_tx_desc.h"
  35. #include "dp_rx.h"
  36. #ifdef DP_RATETABLE_SUPPORT
  37. #include "dp_ratetable.h"
  38. #endif
  39. #include <cdp_txrx_handle.h>
  40. #include <wlan_cfg.h>
  41. #include <wlan_utility.h>
  42. #include "cdp_txrx_cmn_struct.h"
  43. #include "cdp_txrx_stats_struct.h"
  44. #include "cdp_txrx_cmn_reg.h"
  45. #include <qdf_util.h>
  46. #include "dp_peer.h"
  47. #include "htt_stats.h"
  48. #include "dp_htt.h"
  49. #ifdef WLAN_SUPPORT_RX_FISA
  50. #include <wlan_dp_fisa_rx.h>
  51. #endif
  52. #include "htt_ppdu_stats.h"
  53. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  54. #include "cfg_ucfg_api.h"
  55. #include <wlan_module_ids.h>
  56. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  57. #include "cdp_txrx_flow_ctrl_v2.h"
  58. #else
  59. static inline void
  60. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  61. {
  62. return;
  63. }
  64. #endif
  65. #ifdef WIFI_MONITOR_SUPPORT
  66. #include <dp_mon.h>
  67. #endif
  68. #include "dp_ipa.h"
  69. #ifdef FEATURE_WDS
  70. #include "dp_txrx_wds.h"
  71. #endif
  72. #ifdef WLAN_SUPPORT_MSCS
  73. #include "dp_mscs.h"
  74. #endif
  75. #ifdef WLAN_SUPPORT_MESH_LATENCY
  76. #include "dp_mesh_latency.h"
  77. #endif
  78. #ifdef WLAN_SUPPORT_SCS
  79. #include "dp_scs.h"
  80. #endif
  81. #ifdef ATH_SUPPORT_IQUE
  82. #include "dp_txrx_me.h"
  83. #endif
  84. #if defined(DP_CON_MON)
  85. #ifndef REMOVE_PKT_LOG
  86. #include <pktlog_ac_api.h>
  87. #include <pktlog_ac.h>
  88. #endif
  89. #endif
  90. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  91. #include <wlan_dp_swlm.h>
  92. #endif
  93. #ifdef CONFIG_SAWF_DEF_QUEUES
  94. #include "dp_sawf.h"
  95. #endif
  96. #ifdef WLAN_FEATURE_PEER_TXQ_FLUSH_CONF
  97. #include <target_if_dp.h>
  98. #endif
  99. #ifdef WLAN_FEATURE_STATS_EXT
  100. #define INIT_RX_HW_STATS_LOCK(_soc) \
  101. qdf_spinlock_create(&(_soc)->rx_hw_stats_lock)
  102. #define DEINIT_RX_HW_STATS_LOCK(_soc) \
  103. qdf_spinlock_destroy(&(_soc)->rx_hw_stats_lock)
  104. #else
  105. #define INIT_RX_HW_STATS_LOCK(_soc) /* no op */
  106. #define DEINIT_RX_HW_STATS_LOCK(_soc) /* no op */
  107. #endif
  108. #if defined(DP_PEER_EXTENDED_API) || defined(WLAN_DP_PENDING_MEM_FLUSH)
  109. #define SET_PEER_REF_CNT_ONE(_peer) \
  110. qdf_atomic_set(&(_peer)->ref_cnt, 1)
  111. #else
  112. #define SET_PEER_REF_CNT_ONE(_peer)
  113. #endif
  114. #ifdef WLAN_SYSFS_DP_STATS
  115. /* sysfs event wait time for firmware stat request unit milliseconds */
  116. #define WLAN_SYSFS_STAT_REQ_WAIT_MS 3000
  117. #endif
  118. #ifdef QCA_DP_ENABLE_TX_COMP_RING4
  119. #define TXCOMP_RING4_NUM 3
  120. #else
  121. #define TXCOMP_RING4_NUM WBM2SW_TXCOMP_RING4_NUM
  122. #endif
  123. #ifdef QCA_DP_TX_FW_METADATA_V2
  124. #define DP_TX_TCL_METADATA_PDEV_ID_SET(_var, _val) \
  125. HTT_TX_TCL_METADATA_V2_PDEV_ID_SET(_var, _val)
  126. #else
  127. #define DP_TX_TCL_METADATA_PDEV_ID_SET(_var, _val) \
  128. HTT_TX_TCL_METADATA_PDEV_ID_SET(_var, _val)
  129. #endif
  130. QDF_COMPILE_TIME_ASSERT(max_rx_rings_check,
  131. MAX_REO_DEST_RINGS == CDP_MAX_RX_RINGS);
  132. QDF_COMPILE_TIME_ASSERT(max_tx_rings_check,
  133. MAX_TCL_DATA_RINGS == CDP_MAX_TX_COMP_RINGS);
  134. #define dp_init_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_INIT, params)
  135. #define dp_init_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_INIT, params)
  136. #define dp_init_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_INIT, params)
  137. #define dp_init_info(params...) \
  138. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_INIT, ## params)
  139. #define dp_init_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_INIT, params)
  140. #define dp_vdev_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_VDEV, params)
  141. #define dp_vdev_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_VDEV, params)
  142. #define dp_vdev_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_VDEV, params)
  143. #define dp_vdev_info(params...) \
  144. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_VDEV, ## params)
  145. #define dp_vdev_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_VDEV, params)
  146. void dp_configure_arch_ops(struct dp_soc *soc);
  147. qdf_size_t dp_get_soc_context_size(uint16_t device_id);
  148. /*
  149. * The max size of cdp_peer_stats_param_t is limited to 16 bytes.
  150. * If the buffer size is exceeding this size limit,
  151. * dp_txrx_get_peer_stats is to be used instead.
  152. */
  153. QDF_COMPILE_TIME_ASSERT(cdp_peer_stats_param_t_max_size,
  154. (sizeof(cdp_peer_stats_param_t) <= 16));
  155. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  156. /*
  157. * If WLAN_CFG_INT_NUM_CONTEXTS is changed, HIF_NUM_INT_CONTEXTS
  158. * also should be updated accordingly
  159. */
  160. QDF_COMPILE_TIME_ASSERT(num_intr_grps,
  161. HIF_NUM_INT_CONTEXTS == WLAN_CFG_INT_NUM_CONTEXTS);
  162. /*
  163. * HIF_EVENT_HIST_MAX should always be power of 2
  164. */
  165. QDF_COMPILE_TIME_ASSERT(hif_event_history_size,
  166. (HIF_EVENT_HIST_MAX & (HIF_EVENT_HIST_MAX - 1)) == 0);
  167. #endif /* WLAN_FEATURE_DP_EVENT_HISTORY */
  168. /*
  169. * If WLAN_CFG_INT_NUM_CONTEXTS is changed,
  170. * WLAN_CFG_INT_NUM_CONTEXTS_MAX should also be updated
  171. */
  172. QDF_COMPILE_TIME_ASSERT(wlan_cfg_num_int_ctxs,
  173. WLAN_CFG_INT_NUM_CONTEXTS_MAX >=
  174. WLAN_CFG_INT_NUM_CONTEXTS);
  175. static QDF_STATUS dp_sysfs_deinitialize_stats(struct dp_soc *soc_hdl);
  176. static QDF_STATUS dp_sysfs_initialize_stats(struct dp_soc *soc_hdl);
  177. static void dp_pdev_srng_deinit(struct dp_pdev *pdev);
  178. static QDF_STATUS dp_pdev_srng_init(struct dp_pdev *pdev);
  179. static void dp_pdev_srng_free(struct dp_pdev *pdev);
  180. static QDF_STATUS dp_pdev_srng_alloc(struct dp_pdev *pdev);
  181. static void dp_soc_srng_deinit(struct dp_soc *soc);
  182. static QDF_STATUS dp_soc_srng_init(struct dp_soc *soc);
  183. static void dp_soc_srng_free(struct dp_soc *soc);
  184. static QDF_STATUS dp_soc_srng_alloc(struct dp_soc *soc);
  185. static void dp_soc_cfg_init(struct dp_soc *soc);
  186. static void dp_soc_cfg_attach(struct dp_soc *soc);
  187. static inline
  188. QDF_STATUS dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  189. struct cdp_pdev_attach_params *params);
  190. static int dp_pdev_post_attach_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id);
  191. static QDF_STATUS
  192. dp_pdev_init_wifi3(struct cdp_soc_t *txrx_soc,
  193. HTC_HANDLE htc_handle,
  194. qdf_device_t qdf_osdev,
  195. uint8_t pdev_id);
  196. static QDF_STATUS
  197. dp_pdev_deinit_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id, int force);
  198. static void dp_soc_detach_wifi3(struct cdp_soc_t *txrx_soc);
  199. static void dp_soc_deinit_wifi3(struct cdp_soc_t *txrx_soc);
  200. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  201. static QDF_STATUS dp_pdev_detach_wifi3(struct cdp_soc_t *psoc,
  202. uint8_t pdev_id,
  203. int force);
  204. static struct dp_soc *
  205. dp_soc_attach(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  206. struct cdp_soc_attach_params *params);
  207. static inline QDF_STATUS dp_peer_create_wifi3(struct cdp_soc_t *soc_hdl,
  208. uint8_t vdev_id,
  209. uint8_t *peer_mac_addr,
  210. enum cdp_peer_type peer_type);
  211. static QDF_STATUS dp_peer_delete_wifi3(struct cdp_soc_t *soc_hdl,
  212. uint8_t vdev_id,
  213. uint8_t *peer_mac, uint32_t bitmap,
  214. enum cdp_peer_type peer_type);
  215. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle,
  216. bool unmap_only,
  217. bool mlo_peers_only);
  218. #ifdef ENABLE_VERBOSE_DEBUG
  219. bool is_dp_verbose_debug_enabled;
  220. #endif
  221. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  222. static bool dp_get_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id);
  223. static void dp_set_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  224. bool enable);
  225. static inline void
  226. dp_get_cfr_dbg_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  227. struct cdp_cfr_rcc_stats *cfr_rcc_stats);
  228. static inline void
  229. dp_clear_cfr_dbg_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id);
  230. #endif
  231. static QDF_STATUS dp_init_tx_ring_pair_by_index(struct dp_soc *soc,
  232. uint8_t index);
  233. static void dp_deinit_tx_pair_by_index(struct dp_soc *soc, int index);
  234. static void dp_free_tx_ring_pair_by_index(struct dp_soc *soc, uint8_t index);
  235. static QDF_STATUS dp_alloc_tx_ring_pair_by_index(struct dp_soc *soc,
  236. uint8_t index);
  237. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc,
  238. enum hal_ring_type ring_type,
  239. int ring_num);
  240. #ifdef DP_UMAC_HW_RESET_SUPPORT
  241. static QDF_STATUS dp_umac_reset_handle_pre_reset(struct dp_soc *soc);
  242. static QDF_STATUS dp_umac_reset_handle_post_reset(struct dp_soc *soc);
  243. static QDF_STATUS dp_umac_reset_handle_post_reset_complete(struct dp_soc *soc);
  244. #endif
  245. #define DP_INTR_POLL_TIMER_MS 5
  246. #define MON_VDEV_TIMER_INIT 0x1
  247. #define MON_VDEV_TIMER_RUNNING 0x2
  248. #define DP_MCS_LENGTH (6*MAX_MCS)
  249. #define DP_CURR_FW_STATS_AVAIL 19
  250. #define DP_HTT_DBG_EXT_STATS_MAX 256
  251. #define DP_MAX_SLEEP_TIME 100
  252. #ifndef QCA_WIFI_3_0_EMU
  253. #define SUSPEND_DRAIN_WAIT 500
  254. #else
  255. #define SUSPEND_DRAIN_WAIT 3000
  256. #endif
  257. #ifdef IPA_OFFLOAD
  258. /* Exclude IPA rings from the interrupt context */
  259. #define TX_RING_MASK_VAL 0xb
  260. #define RX_RING_MASK_VAL 0x7
  261. #else
  262. #define TX_RING_MASK_VAL 0xF
  263. #define RX_RING_MASK_VAL 0xF
  264. #endif
  265. #define STR_MAXLEN 64
  266. #define RNG_ERR "SRNG setup failed for"
  267. /*
  268. * default_dscp_tid_map - Default DSCP-TID mapping
  269. *
  270. * DSCP TID
  271. * 000000 0
  272. * 001000 1
  273. * 010000 2
  274. * 011000 3
  275. * 100000 4
  276. * 101000 5
  277. * 110000 6
  278. * 111000 7
  279. */
  280. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  281. 0, 0, 0, 0, 0, 0, 0, 0,
  282. 1, 1, 1, 1, 1, 1, 1, 1,
  283. 2, 2, 2, 2, 2, 2, 2, 2,
  284. 3, 3, 3, 3, 3, 3, 3, 3,
  285. 4, 4, 4, 4, 4, 4, 4, 4,
  286. 5, 5, 5, 5, 5, 5, 5, 5,
  287. 6, 6, 6, 6, 6, 6, 6, 6,
  288. 7, 7, 7, 7, 7, 7, 7, 7,
  289. };
  290. /*
  291. * default_pcp_tid_map - Default PCP-TID mapping
  292. *
  293. * PCP TID
  294. * 000 0
  295. * 001 1
  296. * 010 2
  297. * 011 3
  298. * 100 4
  299. * 101 5
  300. * 110 6
  301. * 111 7
  302. */
  303. static uint8_t default_pcp_tid_map[PCP_TID_MAP_MAX] = {
  304. 0, 1, 2, 3, 4, 5, 6, 7,
  305. };
  306. /*
  307. * Cpu to tx ring map
  308. */
  309. uint8_t
  310. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS_MAX] = {
  311. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  312. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  313. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  314. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  315. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3},
  316. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  317. {0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1}
  318. #endif
  319. };
  320. qdf_export_symbol(dp_cpu_ring_map);
  321. /**
  322. * enum dp_stats_type - Select the type of statistics
  323. * @STATS_FW: Firmware-based statistic
  324. * @STATS_HOST: Host-based statistic
  325. * @STATS_TYPE_MAX: maximum enumeration
  326. */
  327. enum dp_stats_type {
  328. STATS_FW = 0,
  329. STATS_HOST = 1,
  330. STATS_TYPE_MAX = 2,
  331. };
  332. /**
  333. * enum dp_fw_stats - General Firmware statistics options
  334. * @TXRX_FW_STATS_INVALID: statistic is not available
  335. */
  336. enum dp_fw_stats {
  337. TXRX_FW_STATS_INVALID = -1,
  338. };
  339. /*
  340. * dp_stats_mapping_table - Firmware and Host statistics
  341. * currently supported
  342. */
  343. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  344. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  345. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  346. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  347. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  348. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  349. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  350. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  351. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  352. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  353. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  354. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  355. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  356. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  357. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  358. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  359. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  360. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  361. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  362. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  363. /* Last ENUM for HTT FW STATS */
  364. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  365. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  366. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  367. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  368. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  369. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  370. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  371. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  372. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  373. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  374. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  375. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  376. {TXRX_FW_STATS_INVALID, TXRX_NAPI_STATS},
  377. {TXRX_FW_STATS_INVALID, TXRX_SOC_INTERRUPT_STATS},
  378. {TXRX_FW_STATS_INVALID, TXRX_SOC_FSE_STATS},
  379. {TXRX_FW_STATS_INVALID, TXRX_HAL_REG_WRITE_STATS},
  380. {TXRX_FW_STATS_INVALID, TXRX_SOC_REO_HW_DESC_DUMP},
  381. {TXRX_FW_STATS_INVALID, TXRX_SOC_WBM_IDLE_HPTP_DUMP},
  382. {TXRX_FW_STATS_INVALID, TXRX_SRNG_USAGE_WM_STATS},
  383. {HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT, TXRX_HOST_STATS_INVALID},
  384. {HTT_DBG_EXT_STATS_TX_SOUNDING_INFO, TXRX_HOST_STATS_INVALID}
  385. };
  386. /* MCL specific functions */
  387. #if defined(DP_CON_MON)
  388. #ifdef DP_CON_MON_MSI_ENABLED
  389. /**
  390. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  391. * @soc: pointer to dp_soc handle
  392. * @intr_ctx_num: interrupt context number for which mon mask is needed
  393. *
  394. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  395. * This function is returning 0, since in interrupt mode(softirq based RX),
  396. * we donot want to process monitor mode rings in a softirq.
  397. *
  398. * So, in case packet log is enabled for SAP/STA/P2P modes,
  399. * regular interrupt processing will not process monitor mode rings. It would be
  400. * done in a separate timer context.
  401. *
  402. * Return: 0
  403. */
  404. static inline uint32_t
  405. dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  406. {
  407. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  408. }
  409. #else
  410. /**
  411. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  412. * @soc: pointer to dp_soc handle
  413. * @intr_ctx_num: interrupt context number for which mon mask is needed
  414. *
  415. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  416. * This function is returning 0, since in interrupt mode(softirq based RX),
  417. * we donot want to process monitor mode rings in a softirq.
  418. *
  419. * So, in case packet log is enabled for SAP/STA/P2P modes,
  420. * regular interrupt processing will not process monitor mode rings. It would be
  421. * done in a separate timer context.
  422. *
  423. * Return: 0
  424. */
  425. static inline uint32_t
  426. dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  427. {
  428. return 0;
  429. }
  430. #endif
  431. #ifdef IPA_OFFLOAD
  432. /**
  433. * dp_get_num_rx_contexts() - get number of RX contexts
  434. * @soc_hdl: cdp opaque soc handle
  435. *
  436. * Return: number of RX contexts
  437. */
  438. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  439. {
  440. int num_rx_contexts;
  441. uint32_t reo_ring_map;
  442. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  443. reo_ring_map = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  444. switch (soc->arch_id) {
  445. case CDP_ARCH_TYPE_BE:
  446. /* 2 REO rings are used for IPA */
  447. reo_ring_map &= ~(BIT(3) | BIT(7));
  448. break;
  449. case CDP_ARCH_TYPE_LI:
  450. /* 1 REO ring is used for IPA */
  451. reo_ring_map &= ~BIT(3);
  452. break;
  453. default:
  454. dp_err("unknown arch_id 0x%x", soc->arch_id);
  455. QDF_BUG(0);
  456. }
  457. /*
  458. * qdf_get_hweight32 prefer over qdf_get_hweight8 in case map is scaled
  459. * in future
  460. */
  461. num_rx_contexts = qdf_get_hweight32(reo_ring_map);
  462. return num_rx_contexts;
  463. }
  464. #else
  465. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  466. {
  467. int num_rx_contexts;
  468. uint32_t reo_config;
  469. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  470. reo_config = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  471. /*
  472. * qdf_get_hweight32 prefer over qdf_get_hweight8 in case map is scaled
  473. * in future
  474. */
  475. num_rx_contexts = qdf_get_hweight32(reo_config);
  476. return num_rx_contexts;
  477. }
  478. #endif
  479. #else
  480. /**
  481. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  482. * @soc: pointer to dp_soc handle
  483. * @intr_ctx_num: interrupt context number for which mon mask is needed
  484. *
  485. * Return: mon mask value
  486. */
  487. static inline
  488. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  489. {
  490. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  491. }
  492. void dp_soc_reset_mon_intr_mask(struct dp_soc *soc)
  493. {
  494. int i;
  495. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  496. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  497. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  498. }
  499. }
  500. qdf_export_symbol(dp_soc_reset_mon_intr_mask);
  501. /**
  502. * dp_service_lmac_rings()- timer to reap lmac rings
  503. * @arg: SoC Handle
  504. *
  505. * Return:
  506. *
  507. */
  508. static void dp_service_lmac_rings(void *arg)
  509. {
  510. struct dp_soc *soc = (struct dp_soc *)arg;
  511. int ring = 0, i;
  512. struct dp_pdev *pdev = NULL;
  513. union dp_rx_desc_list_elem_t *desc_list = NULL;
  514. union dp_rx_desc_list_elem_t *tail = NULL;
  515. /* Process LMAC interrupts */
  516. for (ring = 0 ; ring < MAX_NUM_LMAC_HW; ring++) {
  517. int mac_for_pdev = ring;
  518. struct dp_srng *rx_refill_buf_ring;
  519. pdev = dp_get_pdev_for_lmac_id(soc, mac_for_pdev);
  520. if (!pdev)
  521. continue;
  522. rx_refill_buf_ring = &soc->rx_refill_buf_ring[mac_for_pdev];
  523. dp_monitor_process(soc, NULL, mac_for_pdev,
  524. QCA_NAPI_BUDGET);
  525. for (i = 0;
  526. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  527. dp_rxdma_err_process(&soc->intr_ctx[i], soc,
  528. mac_for_pdev,
  529. QCA_NAPI_BUDGET);
  530. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF,
  531. mac_for_pdev))
  532. dp_rx_buffers_replenish(soc, mac_for_pdev,
  533. rx_refill_buf_ring,
  534. &soc->rx_desc_buf[mac_for_pdev],
  535. 0, &desc_list, &tail, false);
  536. }
  537. qdf_timer_mod(&soc->lmac_reap_timer, DP_INTR_POLL_TIMER_MS);
  538. }
  539. #endif
  540. #ifdef FEATURE_MEC
  541. void dp_peer_mec_flush_entries(struct dp_soc *soc)
  542. {
  543. unsigned int index;
  544. struct dp_mec_entry *mecentry, *mecentry_next;
  545. TAILQ_HEAD(, dp_mec_entry) free_list;
  546. TAILQ_INIT(&free_list);
  547. if (!soc->mec_hash.mask)
  548. return;
  549. if (!soc->mec_hash.bins)
  550. return;
  551. if (!qdf_atomic_read(&soc->mec_cnt))
  552. return;
  553. qdf_spin_lock_bh(&soc->mec_lock);
  554. for (index = 0; index <= soc->mec_hash.mask; index++) {
  555. if (!TAILQ_EMPTY(&soc->mec_hash.bins[index])) {
  556. TAILQ_FOREACH_SAFE(mecentry, &soc->mec_hash.bins[index],
  557. hash_list_elem, mecentry_next) {
  558. dp_peer_mec_detach_entry(soc, mecentry, &free_list);
  559. }
  560. }
  561. }
  562. qdf_spin_unlock_bh(&soc->mec_lock);
  563. dp_peer_mec_free_list(soc, &free_list);
  564. }
  565. /**
  566. * dp_print_mec_stats() - Dump MEC entries in table
  567. * @soc: Datapath soc handle
  568. *
  569. * Return: none
  570. */
  571. static void dp_print_mec_stats(struct dp_soc *soc)
  572. {
  573. int i;
  574. uint32_t index;
  575. struct dp_mec_entry *mecentry = NULL, *mec_list;
  576. uint32_t num_entries = 0;
  577. DP_PRINT_STATS("MEC Stats:");
  578. DP_PRINT_STATS(" Entries Added = %d", soc->stats.mec.added);
  579. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.mec.deleted);
  580. if (!qdf_atomic_read(&soc->mec_cnt))
  581. return;
  582. mec_list = qdf_mem_malloc(sizeof(*mecentry) * DP_PEER_MAX_MEC_ENTRY);
  583. if (!mec_list) {
  584. dp_peer_warn("%pK: failed to allocate mec_list", soc);
  585. return;
  586. }
  587. DP_PRINT_STATS("MEC Table:");
  588. for (index = 0; index <= soc->mec_hash.mask; index++) {
  589. qdf_spin_lock_bh(&soc->mec_lock);
  590. if (TAILQ_EMPTY(&soc->mec_hash.bins[index])) {
  591. qdf_spin_unlock_bh(&soc->mec_lock);
  592. continue;
  593. }
  594. TAILQ_FOREACH(mecentry, &soc->mec_hash.bins[index],
  595. hash_list_elem) {
  596. qdf_mem_copy(&mec_list[num_entries], mecentry,
  597. sizeof(*mecentry));
  598. num_entries++;
  599. }
  600. qdf_spin_unlock_bh(&soc->mec_lock);
  601. }
  602. if (!num_entries) {
  603. qdf_mem_free(mec_list);
  604. return;
  605. }
  606. for (i = 0; i < num_entries; i++) {
  607. DP_PRINT_STATS("%6d mac_addr = " QDF_MAC_ADDR_FMT
  608. " is_active = %d pdev_id = %d vdev_id = %d",
  609. i,
  610. QDF_MAC_ADDR_REF(mec_list[i].mac_addr.raw),
  611. mec_list[i].is_active,
  612. mec_list[i].pdev_id,
  613. mec_list[i].vdev_id);
  614. }
  615. qdf_mem_free(mec_list);
  616. }
  617. #else
  618. static void dp_print_mec_stats(struct dp_soc *soc)
  619. {
  620. }
  621. #endif
  622. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  623. uint8_t vdev_id,
  624. uint8_t *peer_mac,
  625. uint8_t *mac_addr,
  626. enum cdp_txrx_ast_entry_type type,
  627. uint32_t flags)
  628. {
  629. int ret = -1;
  630. QDF_STATUS status = QDF_STATUS_SUCCESS;
  631. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc_hdl,
  632. peer_mac, 0, vdev_id,
  633. DP_MOD_ID_CDP);
  634. if (!peer) {
  635. dp_peer_debug("Peer is NULL!");
  636. return ret;
  637. }
  638. status = dp_peer_add_ast((struct dp_soc *)soc_hdl,
  639. peer,
  640. mac_addr,
  641. type,
  642. flags);
  643. if ((status == QDF_STATUS_SUCCESS) ||
  644. (status == QDF_STATUS_E_ALREADY) ||
  645. (status == QDF_STATUS_E_AGAIN))
  646. ret = 0;
  647. dp_hmwds_ast_add_notify(peer, mac_addr,
  648. type, status, false);
  649. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  650. return ret;
  651. }
  652. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  653. uint8_t vdev_id,
  654. uint8_t *peer_mac,
  655. uint8_t *wds_macaddr,
  656. uint32_t flags)
  657. {
  658. int status = -1;
  659. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  660. struct dp_ast_entry *ast_entry = NULL;
  661. struct dp_peer *peer;
  662. if (soc->ast_offload_support)
  663. return status;
  664. peer = dp_peer_find_hash_find((struct dp_soc *)soc_hdl,
  665. peer_mac, 0, vdev_id,
  666. DP_MOD_ID_CDP);
  667. if (!peer) {
  668. dp_peer_debug("Peer is NULL!");
  669. return status;
  670. }
  671. qdf_spin_lock_bh(&soc->ast_lock);
  672. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  673. peer->vdev->pdev->pdev_id);
  674. if (ast_entry) {
  675. status = dp_peer_update_ast(soc,
  676. peer,
  677. ast_entry, flags);
  678. }
  679. qdf_spin_unlock_bh(&soc->ast_lock);
  680. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  681. return status;
  682. }
  683. /**
  684. * dp_peer_reset_ast_entries() - Deletes all HMWDS entries for a peer
  685. * @soc: Datapath SOC handle
  686. * @peer: DP peer
  687. * @arg: callback argument
  688. *
  689. * Return: None
  690. */
  691. static void
  692. dp_peer_reset_ast_entries(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  693. {
  694. struct dp_ast_entry *ast_entry = NULL;
  695. struct dp_ast_entry *tmp_ast_entry;
  696. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, tmp_ast_entry) {
  697. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  698. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  699. dp_peer_del_ast(soc, ast_entry);
  700. }
  701. }
  702. /**
  703. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  704. * @soc_hdl: Datapath SOC handle
  705. * @wds_macaddr: WDS entry MAC Address
  706. * @peer_mac_addr: WDS entry MAC Address
  707. * @vdev_id: id of vdev handle
  708. *
  709. * Return: QDF_STATUS
  710. */
  711. static QDF_STATUS dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  712. uint8_t *wds_macaddr,
  713. uint8_t *peer_mac_addr,
  714. uint8_t vdev_id)
  715. {
  716. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  717. struct dp_ast_entry *ast_entry = NULL;
  718. struct dp_peer *peer;
  719. struct dp_pdev *pdev;
  720. struct dp_vdev *vdev;
  721. if (soc->ast_offload_support)
  722. return QDF_STATUS_E_FAILURE;
  723. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  724. if (!vdev)
  725. return QDF_STATUS_E_FAILURE;
  726. pdev = vdev->pdev;
  727. if (peer_mac_addr) {
  728. peer = dp_peer_find_hash_find(soc, peer_mac_addr,
  729. 0, vdev->vdev_id,
  730. DP_MOD_ID_CDP);
  731. if (!peer) {
  732. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  733. return QDF_STATUS_E_FAILURE;
  734. }
  735. qdf_spin_lock_bh(&soc->ast_lock);
  736. dp_peer_reset_ast_entries(soc, peer, NULL);
  737. qdf_spin_unlock_bh(&soc->ast_lock);
  738. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  739. } else if (wds_macaddr) {
  740. qdf_spin_lock_bh(&soc->ast_lock);
  741. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  742. pdev->pdev_id);
  743. if (ast_entry) {
  744. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  745. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  746. dp_peer_del_ast(soc, ast_entry);
  747. }
  748. qdf_spin_unlock_bh(&soc->ast_lock);
  749. }
  750. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  751. return QDF_STATUS_SUCCESS;
  752. }
  753. /**
  754. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  755. * @soc_hdl: Datapath SOC handle
  756. * @vdev_id: id of vdev object
  757. *
  758. * Return: QDF_STATUS
  759. */
  760. static QDF_STATUS
  761. dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  762. uint8_t vdev_id)
  763. {
  764. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  765. if (soc->ast_offload_support)
  766. return QDF_STATUS_SUCCESS;
  767. qdf_spin_lock_bh(&soc->ast_lock);
  768. dp_soc_iterate_peer(soc, dp_peer_reset_ast_entries, NULL,
  769. DP_MOD_ID_CDP);
  770. qdf_spin_unlock_bh(&soc->ast_lock);
  771. return QDF_STATUS_SUCCESS;
  772. }
  773. /**
  774. * dp_peer_flush_ast_entries() - Delete all wds and hmwds ast entries of a peer
  775. * @soc: Datapath SOC
  776. * @peer: Datapath peer
  777. * @arg: arg to callback
  778. *
  779. * Return: None
  780. */
  781. static void
  782. dp_peer_flush_ast_entries(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  783. {
  784. struct dp_ast_entry *ase = NULL;
  785. struct dp_ast_entry *temp_ase;
  786. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  787. if ((ase->type ==
  788. CDP_TXRX_AST_TYPE_STATIC) ||
  789. (ase->type ==
  790. CDP_TXRX_AST_TYPE_SELF) ||
  791. (ase->type ==
  792. CDP_TXRX_AST_TYPE_STA_BSS))
  793. continue;
  794. dp_peer_del_ast(soc, ase);
  795. }
  796. }
  797. /**
  798. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  799. * @soc_hdl: Datapath SOC handle
  800. *
  801. * Return: None
  802. */
  803. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  804. {
  805. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  806. qdf_spin_lock_bh(&soc->ast_lock);
  807. dp_soc_iterate_peer(soc, dp_peer_flush_ast_entries, NULL,
  808. DP_MOD_ID_CDP);
  809. qdf_spin_unlock_bh(&soc->ast_lock);
  810. dp_peer_mec_flush_entries(soc);
  811. }
  812. #if defined(IPA_WDS_EASYMESH_FEATURE) && defined(FEATURE_AST)
  813. /**
  814. * dp_peer_send_wds_disconnect() - Send Disconnect event to IPA for each peer
  815. * @soc: Datapath SOC
  816. * @peer: Datapath peer
  817. *
  818. * Return: None
  819. */
  820. static void
  821. dp_peer_send_wds_disconnect(struct dp_soc *soc, struct dp_peer *peer)
  822. {
  823. struct dp_ast_entry *ase = NULL;
  824. struct dp_ast_entry *temp_ase;
  825. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  826. if (ase->type == CDP_TXRX_AST_TYPE_WDS) {
  827. soc->cdp_soc.ol_ops->peer_send_wds_disconnect(soc->ctrl_psoc,
  828. ase->mac_addr.raw,
  829. ase->vdev_id);
  830. }
  831. }
  832. }
  833. #elif defined(FEATURE_AST)
  834. static void
  835. dp_peer_send_wds_disconnect(struct dp_soc *soc, struct dp_peer *peer)
  836. {
  837. }
  838. #endif
  839. /**
  840. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  841. * and return ast entry information
  842. * of first ast entry found in the
  843. * table with given mac address
  844. * @soc_hdl: data path soc handle
  845. * @ast_mac_addr: AST entry mac address
  846. * @ast_entry_info: ast entry information
  847. *
  848. * Return: true if ast entry found with ast_mac_addr
  849. * false if ast entry not found
  850. */
  851. static bool dp_peer_get_ast_info_by_soc_wifi3
  852. (struct cdp_soc_t *soc_hdl,
  853. uint8_t *ast_mac_addr,
  854. struct cdp_ast_entry_info *ast_entry_info)
  855. {
  856. struct dp_ast_entry *ast_entry = NULL;
  857. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  858. struct dp_peer *peer = NULL;
  859. if (soc->ast_offload_support)
  860. return false;
  861. qdf_spin_lock_bh(&soc->ast_lock);
  862. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  863. if ((!ast_entry) ||
  864. (ast_entry->delete_in_progress && !ast_entry->callback)) {
  865. qdf_spin_unlock_bh(&soc->ast_lock);
  866. return false;
  867. }
  868. peer = dp_peer_get_ref_by_id(soc, ast_entry->peer_id,
  869. DP_MOD_ID_AST);
  870. if (!peer) {
  871. qdf_spin_unlock_bh(&soc->ast_lock);
  872. return false;
  873. }
  874. ast_entry_info->type = ast_entry->type;
  875. ast_entry_info->pdev_id = ast_entry->pdev_id;
  876. ast_entry_info->vdev_id = ast_entry->vdev_id;
  877. ast_entry_info->peer_id = ast_entry->peer_id;
  878. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  879. &peer->mac_addr.raw[0],
  880. QDF_MAC_ADDR_SIZE);
  881. dp_peer_unref_delete(peer, DP_MOD_ID_AST);
  882. qdf_spin_unlock_bh(&soc->ast_lock);
  883. return true;
  884. }
  885. /**
  886. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  887. * and return ast entry information
  888. * if mac address and pdev_id matches
  889. * @soc_hdl: data path soc handle
  890. * @ast_mac_addr: AST entry mac address
  891. * @pdev_id: pdev_id
  892. * @ast_entry_info: ast entry information
  893. *
  894. * Return: true if ast entry found with ast_mac_addr
  895. * false if ast entry not found
  896. */
  897. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  898. (struct cdp_soc_t *soc_hdl,
  899. uint8_t *ast_mac_addr,
  900. uint8_t pdev_id,
  901. struct cdp_ast_entry_info *ast_entry_info)
  902. {
  903. struct dp_ast_entry *ast_entry;
  904. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  905. struct dp_peer *peer = NULL;
  906. if (soc->ast_offload_support)
  907. return false;
  908. qdf_spin_lock_bh(&soc->ast_lock);
  909. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr,
  910. pdev_id);
  911. if ((!ast_entry) ||
  912. (ast_entry->delete_in_progress && !ast_entry->callback)) {
  913. qdf_spin_unlock_bh(&soc->ast_lock);
  914. return false;
  915. }
  916. peer = dp_peer_get_ref_by_id(soc, ast_entry->peer_id,
  917. DP_MOD_ID_AST);
  918. if (!peer) {
  919. qdf_spin_unlock_bh(&soc->ast_lock);
  920. return false;
  921. }
  922. ast_entry_info->type = ast_entry->type;
  923. ast_entry_info->pdev_id = ast_entry->pdev_id;
  924. ast_entry_info->vdev_id = ast_entry->vdev_id;
  925. ast_entry_info->peer_id = ast_entry->peer_id;
  926. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  927. &peer->mac_addr.raw[0],
  928. QDF_MAC_ADDR_SIZE);
  929. dp_peer_unref_delete(peer, DP_MOD_ID_AST);
  930. qdf_spin_unlock_bh(&soc->ast_lock);
  931. return true;
  932. }
  933. /**
  934. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  935. * with given mac address
  936. * @soc_handle: data path soc handle
  937. * @mac_addr: AST entry mac address
  938. * @callback: callback function to called on ast delete response from FW
  939. * @cookie: argument to be passed to callback
  940. *
  941. * Return: QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  942. * is sent
  943. * QDF_STATUS_E_INVAL false if ast entry not found
  944. */
  945. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  946. uint8_t *mac_addr,
  947. txrx_ast_free_cb callback,
  948. void *cookie)
  949. {
  950. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  951. struct dp_ast_entry *ast_entry = NULL;
  952. txrx_ast_free_cb cb = NULL;
  953. void *arg = NULL;
  954. if (soc->ast_offload_support)
  955. return -QDF_STATUS_E_INVAL;
  956. qdf_spin_lock_bh(&soc->ast_lock);
  957. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  958. if (!ast_entry) {
  959. qdf_spin_unlock_bh(&soc->ast_lock);
  960. return -QDF_STATUS_E_INVAL;
  961. }
  962. if (ast_entry->callback) {
  963. cb = ast_entry->callback;
  964. arg = ast_entry->cookie;
  965. }
  966. ast_entry->callback = callback;
  967. ast_entry->cookie = cookie;
  968. /*
  969. * if delete_in_progress is set AST delete is sent to target
  970. * and host is waiting for response should not send delete
  971. * again
  972. */
  973. if (!ast_entry->delete_in_progress)
  974. dp_peer_del_ast(soc, ast_entry);
  975. qdf_spin_unlock_bh(&soc->ast_lock);
  976. if (cb) {
  977. cb(soc->ctrl_psoc,
  978. dp_soc_to_cdp_soc(soc),
  979. arg,
  980. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  981. }
  982. return QDF_STATUS_SUCCESS;
  983. }
  984. /**
  985. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  986. * table if mac address and pdev_id matches
  987. * @soc_handle: data path soc handle
  988. * @mac_addr: AST entry mac address
  989. * @pdev_id: pdev id
  990. * @callback: callback function to called on ast delete response from FW
  991. * @cookie: argument to be passed to callback
  992. *
  993. * Return: QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  994. * is sent
  995. * QDF_STATUS_E_INVAL false if ast entry not found
  996. */
  997. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  998. uint8_t *mac_addr,
  999. uint8_t pdev_id,
  1000. txrx_ast_free_cb callback,
  1001. void *cookie)
  1002. {
  1003. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  1004. struct dp_ast_entry *ast_entry;
  1005. txrx_ast_free_cb cb = NULL;
  1006. void *arg = NULL;
  1007. if (soc->ast_offload_support)
  1008. return -QDF_STATUS_E_INVAL;
  1009. qdf_spin_lock_bh(&soc->ast_lock);
  1010. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  1011. if (!ast_entry) {
  1012. qdf_spin_unlock_bh(&soc->ast_lock);
  1013. return -QDF_STATUS_E_INVAL;
  1014. }
  1015. if (ast_entry->callback) {
  1016. cb = ast_entry->callback;
  1017. arg = ast_entry->cookie;
  1018. }
  1019. ast_entry->callback = callback;
  1020. ast_entry->cookie = cookie;
  1021. /*
  1022. * if delete_in_progress is set AST delete is sent to target
  1023. * and host is waiting for response should not sent delete
  1024. * again
  1025. */
  1026. if (!ast_entry->delete_in_progress)
  1027. dp_peer_del_ast(soc, ast_entry);
  1028. qdf_spin_unlock_bh(&soc->ast_lock);
  1029. if (cb) {
  1030. cb(soc->ctrl_psoc,
  1031. dp_soc_to_cdp_soc(soc),
  1032. arg,
  1033. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  1034. }
  1035. return QDF_STATUS_SUCCESS;
  1036. }
  1037. /**
  1038. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  1039. * @ring_num: ring num of the ring being queried
  1040. * @grp_mask: the grp_mask array for the ring type in question.
  1041. *
  1042. * The grp_mask array is indexed by group number and the bit fields correspond
  1043. * to ring numbers. We are finding which interrupt group a ring belongs to.
  1044. *
  1045. * Return: the index in the grp_mask array with the ring number.
  1046. * -QDF_STATUS_E_NOENT if no entry is found
  1047. */
  1048. static int dp_srng_find_ring_in_mask(int ring_num, uint8_t *grp_mask)
  1049. {
  1050. int ext_group_num;
  1051. uint8_t mask = 1 << ring_num;
  1052. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  1053. ext_group_num++) {
  1054. if (mask & grp_mask[ext_group_num])
  1055. return ext_group_num;
  1056. }
  1057. return -QDF_STATUS_E_NOENT;
  1058. }
  1059. /**
  1060. * dp_is_msi_group_number_invalid() - check msi_group_number valid or not
  1061. * @soc: dp_soc
  1062. * @msi_group_number: MSI group number.
  1063. * @msi_data_count: MSI data count.
  1064. *
  1065. * Return: true if msi_group_number is invalid.
  1066. */
  1067. static bool dp_is_msi_group_number_invalid(struct dp_soc *soc,
  1068. int msi_group_number,
  1069. int msi_data_count)
  1070. {
  1071. if (soc && soc->osdev && soc->osdev->dev &&
  1072. pld_is_one_msi(soc->osdev->dev))
  1073. return false;
  1074. return msi_group_number > msi_data_count;
  1075. }
  1076. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  1077. /**
  1078. * dp_is_reo_ring_num_in_nf_grp1() - Check if the current reo ring is part of
  1079. * rx_near_full_grp1 mask
  1080. * @soc: Datapath SoC Handle
  1081. * @ring_num: REO ring number
  1082. *
  1083. * Return: 1 if the ring_num belongs to reo_nf_grp1,
  1084. * 0, otherwise.
  1085. */
  1086. static inline int
  1087. dp_is_reo_ring_num_in_nf_grp1(struct dp_soc *soc, int ring_num)
  1088. {
  1089. return (WLAN_CFG_RX_NEAR_FULL_IRQ_MASK_1 & (1 << ring_num));
  1090. }
  1091. /**
  1092. * dp_is_reo_ring_num_in_nf_grp2() - Check if the current reo ring is part of
  1093. * rx_near_full_grp2 mask
  1094. * @soc: Datapath SoC Handle
  1095. * @ring_num: REO ring number
  1096. *
  1097. * Return: 1 if the ring_num belongs to reo_nf_grp2,
  1098. * 0, otherwise.
  1099. */
  1100. static inline int
  1101. dp_is_reo_ring_num_in_nf_grp2(struct dp_soc *soc, int ring_num)
  1102. {
  1103. return (WLAN_CFG_RX_NEAR_FULL_IRQ_MASK_2 & (1 << ring_num));
  1104. }
  1105. /**
  1106. * dp_srng_get_near_full_irq_mask() - Get near-full irq mask for a particular
  1107. * ring type and number
  1108. * @soc: Datapath SoC handle
  1109. * @ring_type: SRNG type
  1110. * @ring_num: ring num
  1111. *
  1112. * Return: near-full irq mask pointer
  1113. */
  1114. static inline
  1115. uint8_t *dp_srng_get_near_full_irq_mask(struct dp_soc *soc,
  1116. enum hal_ring_type ring_type,
  1117. int ring_num)
  1118. {
  1119. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  1120. uint8_t wbm2_sw_rx_rel_ring_id;
  1121. uint8_t *nf_irq_mask = NULL;
  1122. switch (ring_type) {
  1123. case WBM2SW_RELEASE:
  1124. wbm2_sw_rx_rel_ring_id =
  1125. wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  1126. if (ring_num != wbm2_sw_rx_rel_ring_id) {
  1127. nf_irq_mask = &soc->wlan_cfg_ctx->
  1128. int_tx_ring_near_full_irq_mask[0];
  1129. }
  1130. break;
  1131. case REO_DST:
  1132. if (dp_is_reo_ring_num_in_nf_grp1(soc, ring_num))
  1133. nf_irq_mask =
  1134. &soc->wlan_cfg_ctx->int_rx_ring_near_full_irq_1_mask[0];
  1135. else if (dp_is_reo_ring_num_in_nf_grp2(soc, ring_num))
  1136. nf_irq_mask =
  1137. &soc->wlan_cfg_ctx->int_rx_ring_near_full_irq_2_mask[0];
  1138. else
  1139. qdf_assert(0);
  1140. break;
  1141. default:
  1142. break;
  1143. }
  1144. return nf_irq_mask;
  1145. }
  1146. /**
  1147. * dp_srng_set_msi2_ring_params() - Set the msi2 addr/data in the ring params
  1148. * @soc: Datapath SoC handle
  1149. * @ring_params: srng params handle
  1150. * @msi2_addr: MSI2 addr to be set for the SRNG
  1151. * @msi2_data: MSI2 data to be set for the SRNG
  1152. *
  1153. * Return: None
  1154. */
  1155. static inline
  1156. void dp_srng_set_msi2_ring_params(struct dp_soc *soc,
  1157. struct hal_srng_params *ring_params,
  1158. qdf_dma_addr_t msi2_addr,
  1159. uint32_t msi2_data)
  1160. {
  1161. ring_params->msi2_addr = msi2_addr;
  1162. ring_params->msi2_data = msi2_data;
  1163. }
  1164. /**
  1165. * dp_srng_msi2_setup() - Setup MSI2 details for near full IRQ of an SRNG
  1166. * @soc: Datapath SoC handle
  1167. * @ring_params: ring_params for SRNG
  1168. * @ring_type: SENG type
  1169. * @ring_num: ring number for the SRNG
  1170. * @nf_msi_grp_num: near full msi group number
  1171. *
  1172. * Return: None
  1173. */
  1174. static inline void
  1175. dp_srng_msi2_setup(struct dp_soc *soc,
  1176. struct hal_srng_params *ring_params,
  1177. int ring_type, int ring_num, int nf_msi_grp_num)
  1178. {
  1179. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  1180. int msi_data_count, ret;
  1181. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1182. &msi_data_count, &msi_data_start,
  1183. &msi_irq_start);
  1184. if (ret)
  1185. return;
  1186. if (nf_msi_grp_num < 0) {
  1187. dp_init_info("%pK: ring near full IRQ not part of an ext_group; ring_type: %d,ring_num %d",
  1188. soc, ring_type, ring_num);
  1189. ring_params->msi2_addr = 0;
  1190. ring_params->msi2_data = 0;
  1191. return;
  1192. }
  1193. if (dp_is_msi_group_number_invalid(soc, nf_msi_grp_num,
  1194. msi_data_count)) {
  1195. dp_init_warn("%pK: 2 msi_groups will share an msi for near full IRQ; msi_group_num %d",
  1196. soc, nf_msi_grp_num);
  1197. QDF_ASSERT(0);
  1198. }
  1199. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  1200. ring_params->nf_irq_support = 1;
  1201. ring_params->msi2_addr = addr_low;
  1202. ring_params->msi2_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  1203. ring_params->msi2_data = (nf_msi_grp_num % msi_data_count)
  1204. + msi_data_start;
  1205. ring_params->flags |= HAL_SRNG_MSI_INTR;
  1206. }
  1207. /* Percentage of ring entries considered as nearly full */
  1208. #define DP_NF_HIGH_THRESH_PERCENTAGE 75
  1209. /* Percentage of ring entries considered as critically full */
  1210. #define DP_NF_CRIT_THRESH_PERCENTAGE 90
  1211. /* Percentage of ring entries considered as safe threshold */
  1212. #define DP_NF_SAFE_THRESH_PERCENTAGE 50
  1213. /**
  1214. * dp_srng_configure_nf_interrupt_thresholds() - Configure the thresholds for
  1215. * near full irq
  1216. * @soc: Datapath SoC handle
  1217. * @ring_params: ring params for SRNG
  1218. * @ring_type: ring type
  1219. */
  1220. static inline void
  1221. dp_srng_configure_nf_interrupt_thresholds(struct dp_soc *soc,
  1222. struct hal_srng_params *ring_params,
  1223. int ring_type)
  1224. {
  1225. if (ring_params->nf_irq_support) {
  1226. ring_params->high_thresh = (ring_params->num_entries *
  1227. DP_NF_HIGH_THRESH_PERCENTAGE) / 100;
  1228. ring_params->crit_thresh = (ring_params->num_entries *
  1229. DP_NF_CRIT_THRESH_PERCENTAGE) / 100;
  1230. ring_params->safe_thresh = (ring_params->num_entries *
  1231. DP_NF_SAFE_THRESH_PERCENTAGE) /100;
  1232. }
  1233. }
  1234. /**
  1235. * dp_srng_set_nf_thresholds() - Set the near full thresholds to srng data
  1236. * structure from the ring params
  1237. * @soc: Datapath SoC handle
  1238. * @srng: SRNG handle
  1239. * @ring_params: ring params for a SRNG
  1240. *
  1241. * Return: None
  1242. */
  1243. static inline void
  1244. dp_srng_set_nf_thresholds(struct dp_soc *soc, struct dp_srng *srng,
  1245. struct hal_srng_params *ring_params)
  1246. {
  1247. srng->crit_thresh = ring_params->crit_thresh;
  1248. srng->safe_thresh = ring_params->safe_thresh;
  1249. }
  1250. #else
  1251. static inline
  1252. uint8_t *dp_srng_get_near_full_irq_mask(struct dp_soc *soc,
  1253. enum hal_ring_type ring_type,
  1254. int ring_num)
  1255. {
  1256. return NULL;
  1257. }
  1258. static inline
  1259. void dp_srng_set_msi2_ring_params(struct dp_soc *soc,
  1260. struct hal_srng_params *ring_params,
  1261. qdf_dma_addr_t msi2_addr,
  1262. uint32_t msi2_data)
  1263. {
  1264. }
  1265. static inline void
  1266. dp_srng_msi2_setup(struct dp_soc *soc,
  1267. struct hal_srng_params *ring_params,
  1268. int ring_type, int ring_num, int nf_msi_grp_num)
  1269. {
  1270. }
  1271. static inline void
  1272. dp_srng_configure_nf_interrupt_thresholds(struct dp_soc *soc,
  1273. struct hal_srng_params *ring_params,
  1274. int ring_type)
  1275. {
  1276. }
  1277. static inline void
  1278. dp_srng_set_nf_thresholds(struct dp_soc *soc, struct dp_srng *srng,
  1279. struct hal_srng_params *ring_params)
  1280. {
  1281. }
  1282. #endif
  1283. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  1284. enum hal_ring_type ring_type,
  1285. int ring_num,
  1286. int *reg_msi_grp_num,
  1287. bool nf_irq_support,
  1288. int *nf_msi_grp_num)
  1289. {
  1290. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  1291. uint8_t *grp_mask, *nf_irq_mask = NULL;
  1292. bool nf_irq_enabled = false;
  1293. uint8_t wbm2_sw_rx_rel_ring_id;
  1294. switch (ring_type) {
  1295. case WBM2SW_RELEASE:
  1296. wbm2_sw_rx_rel_ring_id =
  1297. wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  1298. if (ring_num == wbm2_sw_rx_rel_ring_id) {
  1299. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  1300. grp_mask = &cfg_ctx->int_rx_wbm_rel_ring_mask[0];
  1301. ring_num = 0;
  1302. } else if (ring_num == WBM2_SW_PPE_REL_RING_ID) {
  1303. grp_mask = &cfg_ctx->int_ppeds_wbm_release_ring_mask[0];
  1304. ring_num = 0;
  1305. } else { /* dp_tx_comp_handler - soc->tx_comp_ring */
  1306. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1307. nf_irq_mask = dp_srng_get_near_full_irq_mask(soc,
  1308. ring_type,
  1309. ring_num);
  1310. if (nf_irq_mask)
  1311. nf_irq_enabled = true;
  1312. /*
  1313. * Using ring 4 as 4th tx completion ring since ring 3
  1314. * is Rx error ring
  1315. */
  1316. if (ring_num == WBM2SW_TXCOMP_RING4_NUM)
  1317. ring_num = TXCOMP_RING4_NUM;
  1318. }
  1319. break;
  1320. case REO_EXCEPTION:
  1321. /* dp_rx_err_process - &soc->reo_exception_ring */
  1322. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  1323. break;
  1324. case REO_DST:
  1325. /* dp_rx_process - soc->reo_dest_ring */
  1326. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1327. nf_irq_mask = dp_srng_get_near_full_irq_mask(soc, ring_type,
  1328. ring_num);
  1329. if (nf_irq_mask)
  1330. nf_irq_enabled = true;
  1331. break;
  1332. case REO_STATUS:
  1333. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  1334. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  1335. break;
  1336. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  1337. case RXDMA_MONITOR_STATUS:
  1338. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  1339. case RXDMA_MONITOR_DST:
  1340. /* dp_mon_process */
  1341. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  1342. break;
  1343. case TX_MONITOR_DST:
  1344. /* dp_tx_mon_process */
  1345. grp_mask = &soc->wlan_cfg_ctx->int_tx_mon_ring_mask[0];
  1346. break;
  1347. case RXDMA_DST:
  1348. /* dp_rxdma_err_process */
  1349. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  1350. break;
  1351. case RXDMA_BUF:
  1352. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1353. break;
  1354. case RXDMA_MONITOR_BUF:
  1355. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_mon_ring_mask[0];
  1356. break;
  1357. case TX_MONITOR_BUF:
  1358. grp_mask = &soc->wlan_cfg_ctx->int_host2txmon_ring_mask[0];
  1359. break;
  1360. case REO2PPE:
  1361. grp_mask = &soc->wlan_cfg_ctx->int_reo2ppe_ring_mask[0];
  1362. break;
  1363. case PPE2TCL:
  1364. grp_mask = &soc->wlan_cfg_ctx->int_ppe2tcl_ring_mask[0];
  1365. break;
  1366. case TCL_DATA:
  1367. /* CMD_CREDIT_RING is used as command in 8074 and credit in 9000 */
  1368. case TCL_CMD_CREDIT:
  1369. case REO_CMD:
  1370. case SW2WBM_RELEASE:
  1371. case WBM_IDLE_LINK:
  1372. /* normally empty SW_TO_HW rings */
  1373. return -QDF_STATUS_E_NOENT;
  1374. break;
  1375. case TCL_STATUS:
  1376. case REO_REINJECT:
  1377. /* misc unused rings */
  1378. return -QDF_STATUS_E_NOENT;
  1379. break;
  1380. case CE_SRC:
  1381. case CE_DST:
  1382. case CE_DST_STATUS:
  1383. /* CE_rings - currently handled by hif */
  1384. default:
  1385. return -QDF_STATUS_E_NOENT;
  1386. break;
  1387. }
  1388. *reg_msi_grp_num = dp_srng_find_ring_in_mask(ring_num, grp_mask);
  1389. if (nf_irq_support && nf_irq_enabled) {
  1390. *nf_msi_grp_num = dp_srng_find_ring_in_mask(ring_num,
  1391. nf_irq_mask);
  1392. }
  1393. return QDF_STATUS_SUCCESS;
  1394. }
  1395. /**
  1396. * dp_get_num_msi_available()- API to get number of MSIs available
  1397. * @soc: DP soc Handle
  1398. * @interrupt_mode: Mode of interrupts
  1399. *
  1400. * Return: Number of MSIs available or 0 in case of integrated
  1401. */
  1402. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  1403. static int dp_get_num_msi_available(struct dp_soc *soc, int interrupt_mode)
  1404. {
  1405. return 0;
  1406. }
  1407. #else
  1408. static int dp_get_num_msi_available(struct dp_soc *soc, int interrupt_mode)
  1409. {
  1410. int msi_data_count;
  1411. int msi_data_start;
  1412. int msi_irq_start;
  1413. int ret;
  1414. if (interrupt_mode == DP_INTR_INTEGRATED) {
  1415. return 0;
  1416. } else if (interrupt_mode == DP_INTR_MSI || interrupt_mode ==
  1417. DP_INTR_POLL) {
  1418. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1419. &msi_data_count,
  1420. &msi_data_start,
  1421. &msi_irq_start);
  1422. if (ret) {
  1423. qdf_err("Unable to get DP MSI assignment %d",
  1424. interrupt_mode);
  1425. return -EINVAL;
  1426. }
  1427. return msi_data_count;
  1428. }
  1429. qdf_err("Interrupt mode invalid %d", interrupt_mode);
  1430. return -EINVAL;
  1431. }
  1432. #endif
  1433. #if defined(IPA_OFFLOAD) && defined(IPA_WDI3_VLAN_SUPPORT)
  1434. static void
  1435. dp_ipa_vlan_srng_msi_setup(struct hal_srng_params *ring_params, int ring_type,
  1436. int ring_num)
  1437. {
  1438. if (wlan_ipa_is_vlan_enabled()) {
  1439. if ((ring_type == REO_DST) &&
  1440. (ring_num == IPA_ALT_REO_DEST_RING_IDX)) {
  1441. ring_params->msi_addr = 0;
  1442. ring_params->msi_data = 0;
  1443. ring_params->flags &= ~HAL_SRNG_MSI_INTR;
  1444. }
  1445. }
  1446. }
  1447. #else
  1448. static inline void
  1449. dp_ipa_vlan_srng_msi_setup(struct hal_srng_params *ring_params, int ring_type,
  1450. int ring_num)
  1451. {
  1452. }
  1453. #endif
  1454. static void dp_srng_msi_setup(struct dp_soc *soc, struct dp_srng *srng,
  1455. struct hal_srng_params *ring_params,
  1456. int ring_type, int ring_num)
  1457. {
  1458. int reg_msi_grp_num;
  1459. /*
  1460. * nf_msi_grp_num needs to be initialized with negative value,
  1461. * to avoid configuring near-full msi for WBM2SW3 ring
  1462. */
  1463. int nf_msi_grp_num = -1;
  1464. int msi_data_count;
  1465. int ret;
  1466. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  1467. bool nf_irq_support;
  1468. int vector;
  1469. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1470. &msi_data_count, &msi_data_start,
  1471. &msi_irq_start);
  1472. if (ret)
  1473. return;
  1474. nf_irq_support = hal_srng_is_near_full_irq_supported(soc->hal_soc,
  1475. ring_type,
  1476. ring_num);
  1477. ret = dp_srng_calculate_msi_group(soc, ring_type, ring_num,
  1478. &reg_msi_grp_num,
  1479. nf_irq_support,
  1480. &nf_msi_grp_num);
  1481. if (ret < 0) {
  1482. dp_init_info("%pK: ring not part of an ext_group; ring_type: %d,ring_num %d",
  1483. soc, ring_type, ring_num);
  1484. ring_params->msi_addr = 0;
  1485. ring_params->msi_data = 0;
  1486. dp_srng_set_msi2_ring_params(soc, ring_params, 0, 0);
  1487. return;
  1488. }
  1489. if (reg_msi_grp_num < 0) {
  1490. dp_init_info("%pK: ring not part of an ext_group; ring_type: %d,ring_num %d",
  1491. soc, ring_type, ring_num);
  1492. ring_params->msi_addr = 0;
  1493. ring_params->msi_data = 0;
  1494. goto configure_msi2;
  1495. }
  1496. if (dp_is_msi_group_number_invalid(soc, reg_msi_grp_num,
  1497. msi_data_count)) {
  1498. dp_init_warn("%pK: 2 msi_groups will share an msi; msi_group_num %d",
  1499. soc, reg_msi_grp_num);
  1500. QDF_ASSERT(0);
  1501. }
  1502. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  1503. ring_params->msi_addr = addr_low;
  1504. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  1505. ring_params->msi_data = (reg_msi_grp_num % msi_data_count)
  1506. + msi_data_start;
  1507. ring_params->flags |= HAL_SRNG_MSI_INTR;
  1508. dp_ipa_vlan_srng_msi_setup(ring_params, ring_type, ring_num);
  1509. dp_debug("ring type %u ring_num %u msi->data %u msi_addr %llx",
  1510. ring_type, ring_num, ring_params->msi_data,
  1511. (uint64_t)ring_params->msi_addr);
  1512. vector = msi_irq_start + (reg_msi_grp_num % msi_data_count);
  1513. if (soc->arch_ops.dp_register_ppeds_interrupts)
  1514. if (soc->arch_ops.dp_register_ppeds_interrupts(soc, srng,
  1515. vector,
  1516. ring_type,
  1517. ring_num))
  1518. return;
  1519. configure_msi2:
  1520. if (!nf_irq_support) {
  1521. dp_srng_set_msi2_ring_params(soc, ring_params, 0, 0);
  1522. return;
  1523. }
  1524. dp_srng_msi2_setup(soc, ring_params, ring_type, ring_num,
  1525. nf_msi_grp_num);
  1526. }
  1527. #ifdef FEATURE_AST
  1528. /**
  1529. * dp_print_mlo_ast_stats() - Print AST stats for MLO peers
  1530. *
  1531. * @soc: core DP soc context
  1532. *
  1533. * Return: void
  1534. */
  1535. static void dp_print_mlo_ast_stats(struct dp_soc *soc)
  1536. {
  1537. if (soc->arch_ops.print_mlo_ast_stats)
  1538. soc->arch_ops.print_mlo_ast_stats(soc);
  1539. }
  1540. void
  1541. dp_print_peer_ast_entries(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  1542. {
  1543. struct dp_ast_entry *ase, *tmp_ase;
  1544. uint32_t num_entries = 0;
  1545. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  1546. "NONE", "STATIC", "SELF", "WDS", "HMWDS", "BSS",
  1547. "DA", "HMWDS_SEC", "MLD"};
  1548. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  1549. DP_PRINT_STATS("%6d mac_addr = "QDF_MAC_ADDR_FMT
  1550. " peer_mac_addr = "QDF_MAC_ADDR_FMT
  1551. " peer_id = %u"
  1552. " type = %s"
  1553. " next_hop = %d"
  1554. " is_active = %d"
  1555. " ast_idx = %d"
  1556. " ast_hash = %d"
  1557. " delete_in_progress = %d"
  1558. " pdev_id = %d"
  1559. " vdev_id = %d",
  1560. ++num_entries,
  1561. QDF_MAC_ADDR_REF(ase->mac_addr.raw),
  1562. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  1563. ase->peer_id,
  1564. type[ase->type],
  1565. ase->next_hop,
  1566. ase->is_active,
  1567. ase->ast_idx,
  1568. ase->ast_hash_value,
  1569. ase->delete_in_progress,
  1570. ase->pdev_id,
  1571. ase->vdev_id);
  1572. }
  1573. }
  1574. void dp_print_ast_stats(struct dp_soc *soc)
  1575. {
  1576. DP_PRINT_STATS("AST Stats:");
  1577. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  1578. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  1579. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  1580. DP_PRINT_STATS(" Entries MAP ERR = %d", soc->stats.ast.map_err);
  1581. DP_PRINT_STATS(" Entries Mismatch ERR = %d",
  1582. soc->stats.ast.ast_mismatch);
  1583. DP_PRINT_STATS("AST Table:");
  1584. qdf_spin_lock_bh(&soc->ast_lock);
  1585. dp_soc_iterate_peer(soc, dp_print_peer_ast_entries, NULL,
  1586. DP_MOD_ID_GENERIC_STATS);
  1587. qdf_spin_unlock_bh(&soc->ast_lock);
  1588. dp_print_mlo_ast_stats(soc);
  1589. }
  1590. #else
  1591. void dp_print_ast_stats(struct dp_soc *soc)
  1592. {
  1593. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  1594. return;
  1595. }
  1596. #endif
  1597. /**
  1598. * dp_print_peer_info() - Dump peer info
  1599. * @soc: Datapath soc handle
  1600. * @peer: Datapath peer handle
  1601. * @arg: argument to iter function
  1602. *
  1603. * Return: void
  1604. */
  1605. static void
  1606. dp_print_peer_info(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  1607. {
  1608. struct dp_txrx_peer *txrx_peer = NULL;
  1609. txrx_peer = dp_get_txrx_peer(peer);
  1610. if (!txrx_peer)
  1611. return;
  1612. DP_PRINT_STATS(" peer id = %d"
  1613. " peer_mac_addr = "QDF_MAC_ADDR_FMT
  1614. " nawds_enabled = %d"
  1615. " bss_peer = %d"
  1616. " wds_enabled = %d"
  1617. " tx_cap_enabled = %d"
  1618. " rx_cap_enabled = %d",
  1619. peer->peer_id,
  1620. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  1621. txrx_peer->nawds_enabled,
  1622. txrx_peer->bss_peer,
  1623. txrx_peer->wds_enabled,
  1624. dp_monitor_is_tx_cap_enabled(peer),
  1625. dp_monitor_is_rx_cap_enabled(peer));
  1626. }
  1627. /**
  1628. * dp_print_peer_table() - Dump all Peer stats
  1629. * @vdev: Datapath Vdev handle
  1630. *
  1631. * Return: void
  1632. */
  1633. static void dp_print_peer_table(struct dp_vdev *vdev)
  1634. {
  1635. DP_PRINT_STATS("Dumping Peer Table Stats:");
  1636. dp_vdev_iterate_peer(vdev, dp_print_peer_info, NULL,
  1637. DP_MOD_ID_GENERIC_STATS);
  1638. }
  1639. #ifdef WLAN_DP_PER_RING_TYPE_CONFIG
  1640. /**
  1641. * dp_srng_configure_interrupt_thresholds() - Retrieve interrupt
  1642. * threshold values from the wlan_srng_cfg table for each ring type
  1643. * @soc: device handle
  1644. * @ring_params: per ring specific parameters
  1645. * @ring_type: Ring type
  1646. * @ring_num: Ring number for a given ring type
  1647. * @num_entries: number of entries to fill
  1648. *
  1649. * Fill the ring params with the interrupt threshold
  1650. * configuration parameters available in the per ring type wlan_srng_cfg
  1651. * table.
  1652. *
  1653. * Return: None
  1654. */
  1655. static void
  1656. dp_srng_configure_interrupt_thresholds(struct dp_soc *soc,
  1657. struct hal_srng_params *ring_params,
  1658. int ring_type, int ring_num,
  1659. int num_entries)
  1660. {
  1661. uint8_t wbm2_sw_rx_rel_ring_id;
  1662. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc->wlan_cfg_ctx);
  1663. if (ring_type == REO_DST) {
  1664. ring_params->intr_timer_thres_us =
  1665. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1666. ring_params->intr_batch_cntr_thres_entries =
  1667. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1668. } else if (ring_type == WBM2SW_RELEASE &&
  1669. (ring_num == wbm2_sw_rx_rel_ring_id)) {
  1670. ring_params->intr_timer_thres_us =
  1671. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1672. ring_params->intr_batch_cntr_thres_entries =
  1673. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1674. } else {
  1675. ring_params->intr_timer_thres_us =
  1676. soc->wlan_srng_cfg[ring_type].timer_threshold;
  1677. ring_params->intr_batch_cntr_thres_entries =
  1678. soc->wlan_srng_cfg[ring_type].batch_count_threshold;
  1679. }
  1680. ring_params->low_threshold =
  1681. soc->wlan_srng_cfg[ring_type].low_threshold;
  1682. if (ring_params->low_threshold)
  1683. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1684. dp_srng_configure_nf_interrupt_thresholds(soc, ring_params, ring_type);
  1685. }
  1686. #else
  1687. static void
  1688. dp_srng_configure_interrupt_thresholds(struct dp_soc *soc,
  1689. struct hal_srng_params *ring_params,
  1690. int ring_type, int ring_num,
  1691. int num_entries)
  1692. {
  1693. uint8_t wbm2_sw_rx_rel_ring_id;
  1694. bool rx_refill_lt_disable;
  1695. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc->wlan_cfg_ctx);
  1696. if (ring_type == REO_DST || ring_type == REO2PPE) {
  1697. ring_params->intr_timer_thres_us =
  1698. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1699. ring_params->intr_batch_cntr_thres_entries =
  1700. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1701. } else if (ring_type == WBM2SW_RELEASE &&
  1702. (ring_num < wbm2_sw_rx_rel_ring_id ||
  1703. ring_num == WBM2SW_TXCOMP_RING4_NUM ||
  1704. ring_num == WBM2_SW_PPE_REL_RING_ID)) {
  1705. ring_params->intr_timer_thres_us =
  1706. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1707. ring_params->intr_batch_cntr_thres_entries =
  1708. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1709. } else if (ring_type == RXDMA_BUF) {
  1710. rx_refill_lt_disable =
  1711. wlan_cfg_get_dp_soc_rxdma_refill_lt_disable
  1712. (soc->wlan_cfg_ctx);
  1713. ring_params->intr_timer_thres_us =
  1714. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1715. if (!rx_refill_lt_disable) {
  1716. ring_params->low_threshold = num_entries >> 3;
  1717. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1718. ring_params->intr_batch_cntr_thres_entries = 0;
  1719. }
  1720. } else {
  1721. ring_params->intr_timer_thres_us =
  1722. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1723. ring_params->intr_batch_cntr_thres_entries =
  1724. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1725. }
  1726. /* These rings donot require interrupt to host. Make them zero */
  1727. switch (ring_type) {
  1728. case REO_REINJECT:
  1729. case REO_CMD:
  1730. case TCL_DATA:
  1731. case TCL_CMD_CREDIT:
  1732. case TCL_STATUS:
  1733. case WBM_IDLE_LINK:
  1734. case SW2WBM_RELEASE:
  1735. case SW2RXDMA_NEW:
  1736. ring_params->intr_timer_thres_us = 0;
  1737. ring_params->intr_batch_cntr_thres_entries = 0;
  1738. break;
  1739. case PPE2TCL:
  1740. ring_params->intr_timer_thres_us =
  1741. wlan_cfg_get_int_timer_threshold_ppe2tcl(soc->wlan_cfg_ctx);
  1742. ring_params->intr_batch_cntr_thres_entries =
  1743. wlan_cfg_get_int_batch_threshold_ppe2tcl(soc->wlan_cfg_ctx);
  1744. break;
  1745. }
  1746. /* Enable low threshold interrupts for rx buffer rings (regular and
  1747. * monitor buffer rings.
  1748. * TODO: See if this is required for any other ring
  1749. */
  1750. if ((ring_type == RXDMA_MONITOR_BUF) ||
  1751. (ring_type == RXDMA_MONITOR_STATUS ||
  1752. (ring_type == TX_MONITOR_BUF))) {
  1753. /* TODO: Setting low threshold to 1/8th of ring size
  1754. * see if this needs to be configurable
  1755. */
  1756. ring_params->low_threshold = num_entries >> 3;
  1757. ring_params->intr_timer_thres_us =
  1758. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1759. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1760. ring_params->intr_batch_cntr_thres_entries = 0;
  1761. }
  1762. /* During initialisation monitor rings are only filled with
  1763. * MON_BUF_MIN_ENTRIES entries. So low threshold needs to be set to
  1764. * a value less than that. Low threshold value is reconfigured again
  1765. * to 1/8th of the ring size when monitor vap is created.
  1766. */
  1767. if (ring_type == RXDMA_MONITOR_BUF)
  1768. ring_params->low_threshold = MON_BUF_MIN_ENTRIES >> 1;
  1769. /* In case of PCI chipsets, we dont have PPDU end interrupts,
  1770. * so MONITOR STATUS ring is reaped by receiving MSI from srng.
  1771. * Keep batch threshold as 8 so that interrupt is received for
  1772. * every 4 packets in MONITOR_STATUS ring
  1773. */
  1774. if ((ring_type == RXDMA_MONITOR_STATUS) &&
  1775. (soc->intr_mode == DP_INTR_MSI))
  1776. ring_params->intr_batch_cntr_thres_entries = 4;
  1777. }
  1778. #endif
  1779. #ifdef DP_MEM_PRE_ALLOC
  1780. void *dp_context_alloc_mem(struct dp_soc *soc, enum dp_ctxt_type ctxt_type,
  1781. size_t ctxt_size)
  1782. {
  1783. void *ctxt_mem;
  1784. if (!soc->cdp_soc.ol_ops->dp_prealloc_get_context) {
  1785. dp_warn("dp_prealloc_get_context null!");
  1786. goto dynamic_alloc;
  1787. }
  1788. ctxt_mem = soc->cdp_soc.ol_ops->dp_prealloc_get_context(ctxt_type,
  1789. ctxt_size);
  1790. if (ctxt_mem)
  1791. goto end;
  1792. dynamic_alloc:
  1793. dp_info("switch to dynamic-alloc for type %d, size %zu",
  1794. ctxt_type, ctxt_size);
  1795. ctxt_mem = qdf_mem_malloc(ctxt_size);
  1796. end:
  1797. return ctxt_mem;
  1798. }
  1799. void dp_context_free_mem(struct dp_soc *soc, enum dp_ctxt_type ctxt_type,
  1800. void *vaddr)
  1801. {
  1802. QDF_STATUS status;
  1803. if (soc->cdp_soc.ol_ops->dp_prealloc_put_context) {
  1804. status = soc->cdp_soc.ol_ops->dp_prealloc_put_context(
  1805. ctxt_type,
  1806. vaddr);
  1807. } else {
  1808. dp_warn("dp_prealloc_put_context null!");
  1809. status = QDF_STATUS_E_NOSUPPORT;
  1810. }
  1811. if (QDF_IS_STATUS_ERROR(status)) {
  1812. dp_info("Context type %d not pre-allocated", ctxt_type);
  1813. qdf_mem_free(vaddr);
  1814. }
  1815. }
  1816. static inline
  1817. void *dp_srng_aligned_mem_alloc_consistent(struct dp_soc *soc,
  1818. struct dp_srng *srng,
  1819. uint32_t ring_type)
  1820. {
  1821. void *mem;
  1822. qdf_assert(!srng->is_mem_prealloc);
  1823. if (!soc->cdp_soc.ol_ops->dp_prealloc_get_consistent) {
  1824. dp_warn("dp_prealloc_get_consistent is null!");
  1825. goto qdf;
  1826. }
  1827. mem =
  1828. soc->cdp_soc.ol_ops->dp_prealloc_get_consistent
  1829. (&srng->alloc_size,
  1830. &srng->base_vaddr_unaligned,
  1831. &srng->base_paddr_unaligned,
  1832. &srng->base_paddr_aligned,
  1833. DP_RING_BASE_ALIGN, ring_type);
  1834. if (mem) {
  1835. srng->is_mem_prealloc = true;
  1836. goto end;
  1837. }
  1838. qdf:
  1839. mem = qdf_aligned_mem_alloc_consistent(soc->osdev, &srng->alloc_size,
  1840. &srng->base_vaddr_unaligned,
  1841. &srng->base_paddr_unaligned,
  1842. &srng->base_paddr_aligned,
  1843. DP_RING_BASE_ALIGN);
  1844. end:
  1845. dp_info("%s memory %pK dp_srng %pK ring_type %d alloc_size %d num_entries %d",
  1846. srng->is_mem_prealloc ? "pre-alloc" : "dynamic-alloc", mem,
  1847. srng, ring_type, srng->alloc_size, srng->num_entries);
  1848. return mem;
  1849. }
  1850. static inline void dp_srng_mem_free_consistent(struct dp_soc *soc,
  1851. struct dp_srng *srng)
  1852. {
  1853. if (srng->is_mem_prealloc) {
  1854. if (!soc->cdp_soc.ol_ops->dp_prealloc_put_consistent) {
  1855. dp_warn("dp_prealloc_put_consistent is null!");
  1856. QDF_BUG(0);
  1857. return;
  1858. }
  1859. soc->cdp_soc.ol_ops->dp_prealloc_put_consistent
  1860. (srng->alloc_size,
  1861. srng->base_vaddr_unaligned,
  1862. srng->base_paddr_unaligned);
  1863. } else {
  1864. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1865. srng->alloc_size,
  1866. srng->base_vaddr_unaligned,
  1867. srng->base_paddr_unaligned, 0);
  1868. }
  1869. }
  1870. void dp_desc_multi_pages_mem_alloc(struct dp_soc *soc,
  1871. enum dp_desc_type desc_type,
  1872. struct qdf_mem_multi_page_t *pages,
  1873. size_t element_size,
  1874. uint32_t element_num,
  1875. qdf_dma_context_t memctxt,
  1876. bool cacheable)
  1877. {
  1878. if (!soc->cdp_soc.ol_ops->dp_get_multi_pages) {
  1879. dp_warn("dp_get_multi_pages is null!");
  1880. goto qdf;
  1881. }
  1882. pages->num_pages = 0;
  1883. pages->is_mem_prealloc = 0;
  1884. soc->cdp_soc.ol_ops->dp_get_multi_pages(desc_type,
  1885. element_size,
  1886. element_num,
  1887. pages,
  1888. cacheable);
  1889. if (pages->num_pages)
  1890. goto end;
  1891. qdf:
  1892. qdf_mem_multi_pages_alloc(soc->osdev, pages, element_size,
  1893. element_num, memctxt, cacheable);
  1894. end:
  1895. dp_info("%s desc_type %d element_size %d element_num %d cacheable %d",
  1896. pages->is_mem_prealloc ? "pre-alloc" : "dynamic-alloc",
  1897. desc_type, (int)element_size, element_num, cacheable);
  1898. }
  1899. void dp_desc_multi_pages_mem_free(struct dp_soc *soc,
  1900. enum dp_desc_type desc_type,
  1901. struct qdf_mem_multi_page_t *pages,
  1902. qdf_dma_context_t memctxt,
  1903. bool cacheable)
  1904. {
  1905. if (pages->is_mem_prealloc) {
  1906. if (!soc->cdp_soc.ol_ops->dp_put_multi_pages) {
  1907. dp_warn("dp_put_multi_pages is null!");
  1908. QDF_BUG(0);
  1909. return;
  1910. }
  1911. soc->cdp_soc.ol_ops->dp_put_multi_pages(desc_type, pages);
  1912. qdf_mem_zero(pages, sizeof(*pages));
  1913. } else {
  1914. qdf_mem_multi_pages_free(soc->osdev, pages,
  1915. memctxt, cacheable);
  1916. }
  1917. }
  1918. #else
  1919. static inline
  1920. void *dp_srng_aligned_mem_alloc_consistent(struct dp_soc *soc,
  1921. struct dp_srng *srng,
  1922. uint32_t ring_type)
  1923. {
  1924. void *mem;
  1925. mem = qdf_aligned_mem_alloc_consistent(soc->osdev, &srng->alloc_size,
  1926. &srng->base_vaddr_unaligned,
  1927. &srng->base_paddr_unaligned,
  1928. &srng->base_paddr_aligned,
  1929. DP_RING_BASE_ALIGN);
  1930. if (mem)
  1931. qdf_mem_set(srng->base_vaddr_unaligned, 0, srng->alloc_size);
  1932. return mem;
  1933. }
  1934. static inline void dp_srng_mem_free_consistent(struct dp_soc *soc,
  1935. struct dp_srng *srng)
  1936. {
  1937. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1938. srng->alloc_size,
  1939. srng->base_vaddr_unaligned,
  1940. srng->base_paddr_unaligned, 0);
  1941. }
  1942. #endif /* DP_MEM_PRE_ALLOC */
  1943. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1944. bool dp_vdev_is_wds_ext_enabled(struct dp_vdev *vdev)
  1945. {
  1946. return vdev->wds_ext_enabled;
  1947. }
  1948. #else
  1949. bool dp_vdev_is_wds_ext_enabled(struct dp_vdev *vdev)
  1950. {
  1951. return false;
  1952. }
  1953. #endif
  1954. void dp_pdev_update_fast_rx_flag(struct dp_soc *soc, struct dp_pdev *pdev)
  1955. {
  1956. struct dp_vdev *vdev = NULL;
  1957. uint8_t rx_fast_flag = true;
  1958. if (wlan_cfg_is_rx_flow_tag_enabled(soc->wlan_cfg_ctx)) {
  1959. rx_fast_flag = false;
  1960. goto update_flag;
  1961. }
  1962. /* Check if protocol tagging enable */
  1963. if (pdev->is_rx_protocol_tagging_enabled) {
  1964. rx_fast_flag = false;
  1965. goto update_flag;
  1966. }
  1967. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1968. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1969. /* Check if any VDEV has NAWDS enabled */
  1970. if (vdev->nawds_enabled) {
  1971. rx_fast_flag = false;
  1972. break;
  1973. }
  1974. /* Check if any VDEV has multipass enabled */
  1975. if (vdev->multipass_en) {
  1976. rx_fast_flag = false;
  1977. break;
  1978. }
  1979. /* Check if any VDEV has mesh enabled */
  1980. if (vdev->mesh_vdev) {
  1981. rx_fast_flag = false;
  1982. break;
  1983. }
  1984. /* Check if any VDEV has WDS ext enabled */
  1985. if (dp_vdev_is_wds_ext_enabled(vdev)) {
  1986. rx_fast_flag = false;
  1987. break;
  1988. }
  1989. }
  1990. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1991. update_flag:
  1992. dp_init_info("Updated Rx fast flag to %u", rx_fast_flag);
  1993. pdev->rx_fast_flag = rx_fast_flag;
  1994. }
  1995. void dp_srng_free(struct dp_soc *soc, struct dp_srng *srng)
  1996. {
  1997. if (srng->alloc_size && srng->base_vaddr_unaligned) {
  1998. if (!srng->cached) {
  1999. dp_srng_mem_free_consistent(soc, srng);
  2000. } else {
  2001. qdf_mem_free(srng->base_vaddr_unaligned);
  2002. }
  2003. srng->alloc_size = 0;
  2004. srng->base_vaddr_unaligned = NULL;
  2005. }
  2006. srng->hal_srng = NULL;
  2007. }
  2008. qdf_export_symbol(dp_srng_free);
  2009. #ifdef DISABLE_MON_RING_MSI_CFG
  2010. /**
  2011. * dp_skip_msi_cfg() - Check if msi cfg has to be skipped for ring_type
  2012. * @soc: DP SoC context
  2013. * @ring_type: sring type
  2014. *
  2015. * Return: True if msi cfg should be skipped for srng type else false
  2016. */
  2017. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  2018. {
  2019. if (ring_type == RXDMA_MONITOR_STATUS)
  2020. return true;
  2021. return false;
  2022. }
  2023. #else
  2024. #ifdef DP_CON_MON_MSI_ENABLED
  2025. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  2026. {
  2027. if (soc->cdp_soc.ol_ops->get_con_mode &&
  2028. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_MONITOR_MODE) {
  2029. if (ring_type == REO_DST || ring_type == RXDMA_DST)
  2030. return true;
  2031. } else if (ring_type == RXDMA_MONITOR_STATUS) {
  2032. return true;
  2033. }
  2034. return false;
  2035. }
  2036. #else
  2037. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  2038. {
  2039. return false;
  2040. }
  2041. #endif /* DP_CON_MON_MSI_ENABLED */
  2042. #endif /* DISABLE_MON_RING_MSI_CFG */
  2043. #ifdef DP_UMAC_HW_RESET_SUPPORT
  2044. static bool dp_check_umac_reset_in_progress(struct dp_soc *soc)
  2045. {
  2046. return !!soc->umac_reset_ctx.intr_ctx_bkp;
  2047. }
  2048. #else
  2049. static bool dp_check_umac_reset_in_progress(struct dp_soc *soc)
  2050. {
  2051. return false;
  2052. }
  2053. #endif
  2054. QDF_STATUS dp_srng_init_idx(struct dp_soc *soc, struct dp_srng *srng,
  2055. int ring_type, int ring_num, int mac_id,
  2056. uint32_t idx)
  2057. {
  2058. bool idle_check;
  2059. hal_soc_handle_t hal_soc = soc->hal_soc;
  2060. struct hal_srng_params ring_params;
  2061. if (srng->hal_srng) {
  2062. dp_init_err("%pK: Ring type: %d, num:%d is already initialized",
  2063. soc, ring_type, ring_num);
  2064. return QDF_STATUS_SUCCESS;
  2065. }
  2066. /* memset the srng ring to zero */
  2067. qdf_mem_zero(srng->base_vaddr_unaligned, srng->alloc_size);
  2068. qdf_mem_zero(&ring_params, sizeof(struct hal_srng_params));
  2069. ring_params.ring_base_paddr = srng->base_paddr_aligned;
  2070. ring_params.ring_base_vaddr = srng->base_vaddr_aligned;
  2071. ring_params.num_entries = srng->num_entries;
  2072. dp_info("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u",
  2073. ring_type, ring_num,
  2074. (void *)ring_params.ring_base_vaddr,
  2075. (void *)ring_params.ring_base_paddr,
  2076. ring_params.num_entries);
  2077. if (soc->intr_mode == DP_INTR_MSI && !dp_skip_msi_cfg(soc, ring_type)) {
  2078. dp_srng_msi_setup(soc, srng, &ring_params, ring_type, ring_num);
  2079. dp_verbose_debug("Using MSI for ring_type: %d, ring_num %d",
  2080. ring_type, ring_num);
  2081. } else {
  2082. ring_params.msi_data = 0;
  2083. ring_params.msi_addr = 0;
  2084. dp_srng_set_msi2_ring_params(soc, &ring_params, 0, 0);
  2085. dp_verbose_debug("Skipping MSI for ring_type: %d, ring_num %d",
  2086. ring_type, ring_num);
  2087. }
  2088. dp_srng_configure_interrupt_thresholds(soc, &ring_params,
  2089. ring_type, ring_num,
  2090. srng->num_entries);
  2091. dp_srng_set_nf_thresholds(soc, srng, &ring_params);
  2092. if (srng->cached)
  2093. ring_params.flags |= HAL_SRNG_CACHED_DESC;
  2094. idle_check = dp_check_umac_reset_in_progress(soc);
  2095. srng->hal_srng = hal_srng_setup_idx(hal_soc, ring_type, ring_num,
  2096. mac_id, &ring_params, idle_check,
  2097. idx);
  2098. if (!srng->hal_srng) {
  2099. dp_srng_free(soc, srng);
  2100. return QDF_STATUS_E_FAILURE;
  2101. }
  2102. return QDF_STATUS_SUCCESS;
  2103. }
  2104. qdf_export_symbol(dp_srng_init_idx);
  2105. QDF_STATUS dp_srng_init(struct dp_soc *soc, struct dp_srng *srng, int ring_type,
  2106. int ring_num, int mac_id)
  2107. {
  2108. return dp_srng_init_idx(soc, srng, ring_type, ring_num, mac_id, 0);
  2109. }
  2110. qdf_export_symbol(dp_srng_init);
  2111. QDF_STATUS dp_srng_alloc(struct dp_soc *soc, struct dp_srng *srng,
  2112. int ring_type, uint32_t num_entries,
  2113. bool cached)
  2114. {
  2115. hal_soc_handle_t hal_soc = soc->hal_soc;
  2116. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  2117. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  2118. if (srng->base_vaddr_unaligned) {
  2119. dp_init_err("%pK: Ring type: %d, is already allocated",
  2120. soc, ring_type);
  2121. return QDF_STATUS_SUCCESS;
  2122. }
  2123. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  2124. srng->hal_srng = NULL;
  2125. srng->alloc_size = num_entries * entry_size;
  2126. srng->num_entries = num_entries;
  2127. srng->cached = cached;
  2128. if (!cached) {
  2129. srng->base_vaddr_aligned =
  2130. dp_srng_aligned_mem_alloc_consistent(soc,
  2131. srng,
  2132. ring_type);
  2133. } else {
  2134. srng->base_vaddr_aligned = qdf_aligned_malloc(
  2135. &srng->alloc_size,
  2136. &srng->base_vaddr_unaligned,
  2137. &srng->base_paddr_unaligned,
  2138. &srng->base_paddr_aligned,
  2139. DP_RING_BASE_ALIGN);
  2140. }
  2141. if (!srng->base_vaddr_aligned)
  2142. return QDF_STATUS_E_NOMEM;
  2143. return QDF_STATUS_SUCCESS;
  2144. }
  2145. qdf_export_symbol(dp_srng_alloc);
  2146. void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  2147. int ring_type, int ring_num)
  2148. {
  2149. if (!srng->hal_srng) {
  2150. dp_init_err("%pK: Ring type: %d, num:%d not setup",
  2151. soc, ring_type, ring_num);
  2152. return;
  2153. }
  2154. if (soc->arch_ops.dp_free_ppeds_interrupts)
  2155. soc->arch_ops.dp_free_ppeds_interrupts(soc, srng, ring_type,
  2156. ring_num);
  2157. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  2158. srng->hal_srng = NULL;
  2159. }
  2160. qdf_export_symbol(dp_srng_deinit);
  2161. /* TODO: Need this interface from HIF */
  2162. void *hif_get_hal_handle(struct hif_opaque_softc *hif_handle);
  2163. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  2164. int dp_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *dp_soc,
  2165. hal_ring_handle_t hal_ring_hdl)
  2166. {
  2167. hal_soc_handle_t hal_soc = dp_soc->hal_soc;
  2168. uint32_t hp, tp;
  2169. uint8_t ring_id;
  2170. if (!int_ctx)
  2171. return dp_hal_srng_access_start(hal_soc, hal_ring_hdl);
  2172. hal_get_sw_hptp(hal_soc, hal_ring_hdl, &tp, &hp);
  2173. ring_id = hal_srng_ring_id_get(hal_ring_hdl);
  2174. hif_record_event(dp_soc->hif_handle, int_ctx->dp_intr_id,
  2175. ring_id, hp, tp, HIF_EVENT_SRNG_ACCESS_START);
  2176. return dp_hal_srng_access_start(hal_soc, hal_ring_hdl);
  2177. }
  2178. void dp_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *dp_soc,
  2179. hal_ring_handle_t hal_ring_hdl)
  2180. {
  2181. hal_soc_handle_t hal_soc = dp_soc->hal_soc;
  2182. uint32_t hp, tp;
  2183. uint8_t ring_id;
  2184. if (!int_ctx)
  2185. return dp_hal_srng_access_end(hal_soc, hal_ring_hdl);
  2186. hal_get_sw_hptp(hal_soc, hal_ring_hdl, &tp, &hp);
  2187. ring_id = hal_srng_ring_id_get(hal_ring_hdl);
  2188. hif_record_event(dp_soc->hif_handle, int_ctx->dp_intr_id,
  2189. ring_id, hp, tp, HIF_EVENT_SRNG_ACCESS_END);
  2190. return dp_hal_srng_access_end(hal_soc, hal_ring_hdl);
  2191. }
  2192. static inline void dp_srng_record_timer_entry(struct dp_soc *dp_soc,
  2193. uint8_t hist_group_id)
  2194. {
  2195. hif_record_event(dp_soc->hif_handle, hist_group_id,
  2196. 0, 0, 0, HIF_EVENT_TIMER_ENTRY);
  2197. }
  2198. static inline void dp_srng_record_timer_exit(struct dp_soc *dp_soc,
  2199. uint8_t hist_group_id)
  2200. {
  2201. hif_record_event(dp_soc->hif_handle, hist_group_id,
  2202. 0, 0, 0, HIF_EVENT_TIMER_EXIT);
  2203. }
  2204. #else
  2205. static inline void dp_srng_record_timer_entry(struct dp_soc *dp_soc,
  2206. uint8_t hist_group_id)
  2207. {
  2208. }
  2209. static inline void dp_srng_record_timer_exit(struct dp_soc *dp_soc,
  2210. uint8_t hist_group_id)
  2211. {
  2212. }
  2213. #endif /* WLAN_FEATURE_DP_EVENT_HISTORY */
  2214. enum timer_yield_status
  2215. dp_should_timer_irq_yield(struct dp_soc *soc, uint32_t work_done,
  2216. uint64_t start_time)
  2217. {
  2218. uint64_t cur_time = qdf_get_log_timestamp();
  2219. if (!work_done)
  2220. return DP_TIMER_WORK_DONE;
  2221. if (cur_time - start_time > DP_MAX_TIMER_EXEC_TIME_TICKS)
  2222. return DP_TIMER_TIME_EXHAUST;
  2223. return DP_TIMER_NO_YIELD;
  2224. }
  2225. qdf_export_symbol(dp_should_timer_irq_yield);
  2226. static int dp_process_rxdma_dst_ring(struct dp_soc *soc,
  2227. struct dp_intr *int_ctx,
  2228. int mac_for_pdev,
  2229. int total_budget)
  2230. {
  2231. return dp_rxdma_err_process(int_ctx, soc, mac_for_pdev,
  2232. total_budget);
  2233. }
  2234. /**
  2235. * dp_process_lmac_rings() - Process LMAC rings
  2236. * @int_ctx: interrupt context
  2237. * @total_budget: budget of work which can be done
  2238. *
  2239. * Return: work done
  2240. */
  2241. static int dp_process_lmac_rings(struct dp_intr *int_ctx, int total_budget)
  2242. {
  2243. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  2244. struct dp_soc *soc = int_ctx->soc;
  2245. uint32_t remaining_quota = total_budget;
  2246. struct dp_pdev *pdev = NULL;
  2247. uint32_t work_done = 0;
  2248. int budget = total_budget;
  2249. int ring = 0;
  2250. /* Process LMAC interrupts */
  2251. for (ring = 0 ; ring < MAX_NUM_LMAC_HW; ring++) {
  2252. int mac_for_pdev = ring;
  2253. pdev = dp_get_pdev_for_lmac_id(soc, mac_for_pdev);
  2254. if (!pdev)
  2255. continue;
  2256. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  2257. work_done = dp_monitor_process(soc, int_ctx,
  2258. mac_for_pdev,
  2259. remaining_quota);
  2260. if (work_done)
  2261. intr_stats->num_rx_mon_ring_masks++;
  2262. budget -= work_done;
  2263. if (budget <= 0)
  2264. goto budget_done;
  2265. remaining_quota = budget;
  2266. }
  2267. if (int_ctx->tx_mon_ring_mask & (1 << mac_for_pdev)) {
  2268. work_done = dp_tx_mon_process(soc, int_ctx,
  2269. mac_for_pdev,
  2270. remaining_quota);
  2271. if (work_done)
  2272. intr_stats->num_tx_mon_ring_masks++;
  2273. budget -= work_done;
  2274. if (budget <= 0)
  2275. goto budget_done;
  2276. remaining_quota = budget;
  2277. }
  2278. if (int_ctx->rxdma2host_ring_mask &
  2279. (1 << mac_for_pdev)) {
  2280. work_done = dp_process_rxdma_dst_ring(soc, int_ctx,
  2281. mac_for_pdev,
  2282. remaining_quota);
  2283. if (work_done)
  2284. intr_stats->num_rxdma2host_ring_masks++;
  2285. budget -= work_done;
  2286. if (budget <= 0)
  2287. goto budget_done;
  2288. remaining_quota = budget;
  2289. }
  2290. if (int_ctx->host2rxdma_ring_mask & (1 << mac_for_pdev)) {
  2291. union dp_rx_desc_list_elem_t *desc_list = NULL;
  2292. union dp_rx_desc_list_elem_t *tail = NULL;
  2293. struct dp_srng *rx_refill_buf_ring;
  2294. struct rx_desc_pool *rx_desc_pool;
  2295. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2296. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  2297. rx_refill_buf_ring =
  2298. &soc->rx_refill_buf_ring[mac_for_pdev];
  2299. else
  2300. rx_refill_buf_ring =
  2301. &soc->rx_refill_buf_ring[pdev->lmac_id];
  2302. intr_stats->num_host2rxdma_ring_masks++;
  2303. dp_rx_buffers_lt_replenish_simple(soc, mac_for_pdev,
  2304. rx_refill_buf_ring,
  2305. rx_desc_pool,
  2306. 0,
  2307. &desc_list,
  2308. &tail);
  2309. }
  2310. }
  2311. if (int_ctx->host2rxdma_mon_ring_mask)
  2312. dp_rx_mon_buf_refill(int_ctx);
  2313. if (int_ctx->host2txmon_ring_mask)
  2314. dp_tx_mon_buf_refill(int_ctx);
  2315. budget_done:
  2316. return total_budget - budget;
  2317. }
  2318. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  2319. /**
  2320. * dp_service_near_full_srngs() - Bottom half handler to process the near
  2321. * full IRQ on a SRNG
  2322. * @dp_ctx: Datapath SoC handle
  2323. * @dp_budget: Number of SRNGs which can be processed in a single attempt
  2324. * without rescheduling
  2325. * @cpu: cpu id
  2326. *
  2327. * Return: remaining budget/quota for the soc device
  2328. */
  2329. static
  2330. uint32_t dp_service_near_full_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  2331. {
  2332. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  2333. struct dp_soc *soc = int_ctx->soc;
  2334. /*
  2335. * dp_service_near_full_srngs arch ops should be initialized always
  2336. * if the NEAR FULL IRQ feature is enabled.
  2337. */
  2338. return soc->arch_ops.dp_service_near_full_srngs(soc, int_ctx,
  2339. dp_budget);
  2340. }
  2341. #endif
  2342. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2343. /**
  2344. * dp_srng_get_cpu() - Get the smp processor id for srng processing
  2345. *
  2346. * Return: smp processor id
  2347. */
  2348. static inline int dp_srng_get_cpu(void)
  2349. {
  2350. return smp_processor_id();
  2351. }
  2352. /**
  2353. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  2354. * @dp_ctx: DP SOC handle
  2355. * @dp_budget: Number of frames/descriptors that can be processed in one shot
  2356. * @cpu: CPU on which this instance is running
  2357. *
  2358. * Return: remaining budget/quota for the soc device
  2359. */
  2360. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  2361. {
  2362. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  2363. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  2364. struct dp_soc *soc = int_ctx->soc;
  2365. int ring = 0;
  2366. int index;
  2367. uint32_t work_done = 0;
  2368. int budget = dp_budget;
  2369. uint8_t tx_mask = int_ctx->tx_ring_mask;
  2370. uint8_t rx_mask = int_ctx->rx_ring_mask;
  2371. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  2372. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  2373. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  2374. uint32_t remaining_quota = dp_budget;
  2375. qdf_atomic_set_bit(cpu, &soc->service_rings_running);
  2376. dp_verbose_debug("tx %x rx %x rx_err %x rx_wbm_rel %x reo_status %x rx_mon_ring %x host2rxdma %x rxdma2host %x\n",
  2377. tx_mask, rx_mask, rx_err_mask, rx_wbm_rel_mask,
  2378. reo_status_mask,
  2379. int_ctx->rx_mon_ring_mask,
  2380. int_ctx->host2rxdma_ring_mask,
  2381. int_ctx->rxdma2host_ring_mask);
  2382. /* Process Tx completion interrupts first to return back buffers */
  2383. for (index = 0; index < soc->num_tx_comp_rings; index++) {
  2384. if (!(1 << wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, index) & tx_mask))
  2385. continue;
  2386. work_done = dp_tx_comp_handler(int_ctx,
  2387. soc,
  2388. soc->tx_comp_ring[index].hal_srng,
  2389. index, remaining_quota);
  2390. if (work_done) {
  2391. intr_stats->num_tx_ring_masks[index]++;
  2392. dp_verbose_debug("tx mask 0x%x index %d, budget %d, work_done %d",
  2393. tx_mask, index, budget,
  2394. work_done);
  2395. }
  2396. budget -= work_done;
  2397. if (budget <= 0)
  2398. goto budget_done;
  2399. remaining_quota = budget;
  2400. }
  2401. /* Process REO Exception ring interrupt */
  2402. if (rx_err_mask) {
  2403. work_done = dp_rx_err_process(int_ctx, soc,
  2404. soc->reo_exception_ring.hal_srng,
  2405. remaining_quota);
  2406. if (work_done) {
  2407. intr_stats->num_rx_err_ring_masks++;
  2408. dp_verbose_debug("REO Exception Ring: work_done %d budget %d",
  2409. work_done, budget);
  2410. }
  2411. budget -= work_done;
  2412. if (budget <= 0) {
  2413. goto budget_done;
  2414. }
  2415. remaining_quota = budget;
  2416. }
  2417. /* Process Rx WBM release ring interrupt */
  2418. if (rx_wbm_rel_mask) {
  2419. work_done = dp_rx_wbm_err_process(int_ctx, soc,
  2420. soc->rx_rel_ring.hal_srng,
  2421. remaining_quota);
  2422. if (work_done) {
  2423. intr_stats->num_rx_wbm_rel_ring_masks++;
  2424. dp_verbose_debug("WBM Release Ring: work_done %d budget %d",
  2425. work_done, budget);
  2426. }
  2427. budget -= work_done;
  2428. if (budget <= 0) {
  2429. goto budget_done;
  2430. }
  2431. remaining_quota = budget;
  2432. }
  2433. /* Process Rx interrupts */
  2434. if (rx_mask) {
  2435. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  2436. if (!(rx_mask & (1 << ring)))
  2437. continue;
  2438. work_done = soc->arch_ops.dp_rx_process(int_ctx,
  2439. soc->reo_dest_ring[ring].hal_srng,
  2440. ring,
  2441. remaining_quota);
  2442. if (work_done) {
  2443. intr_stats->num_rx_ring_masks[ring]++;
  2444. dp_verbose_debug("rx mask 0x%x ring %d, work_done %d budget %d",
  2445. rx_mask, ring,
  2446. work_done, budget);
  2447. budget -= work_done;
  2448. if (budget <= 0)
  2449. goto budget_done;
  2450. remaining_quota = budget;
  2451. }
  2452. }
  2453. }
  2454. if (reo_status_mask) {
  2455. if (dp_reo_status_ring_handler(int_ctx, soc))
  2456. int_ctx->intr_stats.num_reo_status_ring_masks++;
  2457. }
  2458. if (qdf_unlikely(!dp_monitor_is_vdev_timer_running(soc))) {
  2459. work_done = dp_process_lmac_rings(int_ctx, remaining_quota);
  2460. if (work_done) {
  2461. budget -= work_done;
  2462. if (budget <= 0)
  2463. goto budget_done;
  2464. remaining_quota = budget;
  2465. }
  2466. }
  2467. qdf_lro_flush(int_ctx->lro_ctx);
  2468. intr_stats->num_masks++;
  2469. budget_done:
  2470. qdf_atomic_clear_bit(cpu, &soc->service_rings_running);
  2471. if (soc->notify_fw_callback)
  2472. soc->notify_fw_callback(soc);
  2473. return dp_budget - budget;
  2474. }
  2475. #else /* QCA_HOST_MODE_WIFI_DISABLED */
  2476. /**
  2477. * dp_srng_get_cpu() - Get the smp processor id for srng processing
  2478. *
  2479. * Return: smp processor id
  2480. */
  2481. static inline int dp_srng_get_cpu(void)
  2482. {
  2483. return 0;
  2484. }
  2485. /**
  2486. * dp_service_srngs() - Top level handler for DP Monitor Ring interrupts
  2487. * @dp_ctx: DP SOC handle
  2488. * @dp_budget: Number of frames/descriptors that can be processed in one shot
  2489. * @cpu: CPU on which this instance is running
  2490. *
  2491. * Return: remaining budget/quota for the soc device
  2492. */
  2493. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  2494. {
  2495. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  2496. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  2497. struct dp_soc *soc = int_ctx->soc;
  2498. uint32_t remaining_quota = dp_budget;
  2499. uint32_t work_done = 0;
  2500. int budget = dp_budget;
  2501. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  2502. if (reo_status_mask) {
  2503. if (dp_reo_status_ring_handler(int_ctx, soc))
  2504. int_ctx->intr_stats.num_reo_status_ring_masks++;
  2505. }
  2506. if (qdf_unlikely(!dp_monitor_is_vdev_timer_running(soc))) {
  2507. work_done = dp_process_lmac_rings(int_ctx, remaining_quota);
  2508. if (work_done) {
  2509. budget -= work_done;
  2510. if (budget <= 0)
  2511. goto budget_done;
  2512. remaining_quota = budget;
  2513. }
  2514. }
  2515. qdf_lro_flush(int_ctx->lro_ctx);
  2516. intr_stats->num_masks++;
  2517. budget_done:
  2518. return dp_budget - budget;
  2519. }
  2520. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2521. /**
  2522. * dp_interrupt_timer() - timer poll for interrupts
  2523. * @arg: SoC Handle
  2524. *
  2525. * Return:
  2526. *
  2527. */
  2528. static void dp_interrupt_timer(void *arg)
  2529. {
  2530. struct dp_soc *soc = (struct dp_soc *) arg;
  2531. struct dp_pdev *pdev = soc->pdev_list[0];
  2532. enum timer_yield_status yield = DP_TIMER_NO_YIELD;
  2533. uint32_t work_done = 0, total_work_done = 0;
  2534. int budget = 0xffff, i;
  2535. uint32_t remaining_quota = budget;
  2536. uint64_t start_time;
  2537. uint32_t lmac_id = DP_MON_INVALID_LMAC_ID;
  2538. uint8_t dp_intr_id = wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx);
  2539. uint32_t lmac_iter;
  2540. int max_mac_rings = wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2541. enum reg_wifi_band mon_band;
  2542. int cpu = dp_srng_get_cpu();
  2543. /*
  2544. * this logic makes all data path interfacing rings (UMAC/LMAC)
  2545. * and Monitor rings polling mode when NSS offload is disabled
  2546. */
  2547. if (wlan_cfg_is_poll_mode_enabled(soc->wlan_cfg_ctx) &&
  2548. !wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  2549. if (qdf_atomic_read(&soc->cmn_init_done)) {
  2550. for (i = 0; i < wlan_cfg_get_num_contexts(
  2551. soc->wlan_cfg_ctx); i++)
  2552. dp_service_srngs(&soc->intr_ctx[i], 0xffff,
  2553. cpu);
  2554. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2555. }
  2556. return;
  2557. }
  2558. if (!qdf_atomic_read(&soc->cmn_init_done))
  2559. return;
  2560. if (dp_monitor_is_chan_band_known(pdev)) {
  2561. mon_band = dp_monitor_get_chan_band(pdev);
  2562. lmac_id = pdev->ch_band_lmac_id_mapping[mon_band];
  2563. if (qdf_likely(lmac_id != DP_MON_INVALID_LMAC_ID)) {
  2564. dp_intr_id = soc->mon_intr_id_lmac_map[lmac_id];
  2565. dp_srng_record_timer_entry(soc, dp_intr_id);
  2566. }
  2567. }
  2568. start_time = qdf_get_log_timestamp();
  2569. dp_update_num_mac_rings_for_dbs(soc, &max_mac_rings);
  2570. while (yield == DP_TIMER_NO_YIELD) {
  2571. for (lmac_iter = 0; lmac_iter < max_mac_rings; lmac_iter++) {
  2572. if (lmac_iter == lmac_id)
  2573. work_done = dp_monitor_process(soc,
  2574. &soc->intr_ctx[dp_intr_id],
  2575. lmac_iter, remaining_quota);
  2576. else
  2577. work_done =
  2578. dp_monitor_drop_packets_for_mac(pdev,
  2579. lmac_iter,
  2580. remaining_quota);
  2581. if (work_done) {
  2582. budget -= work_done;
  2583. if (budget <= 0) {
  2584. yield = DP_TIMER_WORK_EXHAUST;
  2585. goto budget_done;
  2586. }
  2587. remaining_quota = budget;
  2588. total_work_done += work_done;
  2589. }
  2590. }
  2591. yield = dp_should_timer_irq_yield(soc, total_work_done,
  2592. start_time);
  2593. total_work_done = 0;
  2594. }
  2595. budget_done:
  2596. if (yield == DP_TIMER_WORK_EXHAUST ||
  2597. yield == DP_TIMER_TIME_EXHAUST)
  2598. qdf_timer_mod(&soc->int_timer, 1);
  2599. else
  2600. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2601. if (lmac_id != DP_MON_INVALID_LMAC_ID)
  2602. dp_srng_record_timer_exit(soc, dp_intr_id);
  2603. }
  2604. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  2605. static inline bool dp_is_mon_mask_valid(struct dp_soc *soc,
  2606. struct dp_intr *intr_ctx)
  2607. {
  2608. if (intr_ctx->rx_mon_ring_mask)
  2609. return true;
  2610. return false;
  2611. }
  2612. #else
  2613. static inline bool dp_is_mon_mask_valid(struct dp_soc *soc,
  2614. struct dp_intr *intr_ctx)
  2615. {
  2616. return false;
  2617. }
  2618. #endif
  2619. /**
  2620. * dp_soc_attach_poll() - Register handlers for DP interrupts
  2621. * @txrx_soc: DP SOC handle
  2622. *
  2623. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  2624. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  2625. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  2626. *
  2627. * Return: 0 for success, nonzero for failure.
  2628. */
  2629. static QDF_STATUS dp_soc_attach_poll(struct cdp_soc_t *txrx_soc)
  2630. {
  2631. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2632. int i;
  2633. int lmac_id = 0;
  2634. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  2635. sizeof(soc->mon_intr_id_lmac_map), DP_MON_INVALID_LMAC_ID);
  2636. soc->intr_mode = DP_INTR_POLL;
  2637. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  2638. soc->intr_ctx[i].dp_intr_id = i;
  2639. soc->intr_ctx[i].tx_ring_mask =
  2640. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  2641. soc->intr_ctx[i].rx_ring_mask =
  2642. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  2643. soc->intr_ctx[i].rx_mon_ring_mask =
  2644. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  2645. soc->intr_ctx[i].rx_err_ring_mask =
  2646. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  2647. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  2648. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  2649. soc->intr_ctx[i].reo_status_ring_mask =
  2650. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  2651. soc->intr_ctx[i].rxdma2host_ring_mask =
  2652. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  2653. soc->intr_ctx[i].soc = soc;
  2654. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  2655. if (dp_is_mon_mask_valid(soc, &soc->intr_ctx[i])) {
  2656. hif_event_history_init(soc->hif_handle, i);
  2657. soc->mon_intr_id_lmac_map[lmac_id] = i;
  2658. lmac_id++;
  2659. }
  2660. }
  2661. qdf_timer_init(soc->osdev, &soc->int_timer,
  2662. dp_interrupt_timer, (void *)soc,
  2663. QDF_TIMER_TYPE_WAKE_APPS);
  2664. return QDF_STATUS_SUCCESS;
  2665. }
  2666. /**
  2667. * dp_soc_set_interrupt_mode() - Set the interrupt mode in soc
  2668. * @soc: DP soc handle
  2669. *
  2670. * Set the appropriate interrupt mode flag in the soc
  2671. */
  2672. static void dp_soc_set_interrupt_mode(struct dp_soc *soc)
  2673. {
  2674. uint32_t msi_base_data, msi_vector_start;
  2675. int msi_vector_count, ret;
  2676. soc->intr_mode = DP_INTR_INTEGRATED;
  2677. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  2678. (dp_is_monitor_mode_using_poll(soc) &&
  2679. soc->cdp_soc.ol_ops->get_con_mode &&
  2680. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_MONITOR_MODE)) {
  2681. soc->intr_mode = DP_INTR_POLL;
  2682. } else {
  2683. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  2684. &msi_vector_count,
  2685. &msi_base_data,
  2686. &msi_vector_start);
  2687. if (ret)
  2688. return;
  2689. soc->intr_mode = DP_INTR_MSI;
  2690. }
  2691. }
  2692. static QDF_STATUS dp_soc_interrupt_attach(struct cdp_soc_t *txrx_soc);
  2693. #if defined(DP_INTR_POLL_BOTH)
  2694. /**
  2695. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  2696. * @txrx_soc: DP SOC handle
  2697. *
  2698. * Call the appropriate attach function based on the mode of operation.
  2699. * This is a WAR for enabling monitor mode.
  2700. *
  2701. * Return: 0 for success. nonzero for failure.
  2702. */
  2703. static QDF_STATUS dp_soc_interrupt_attach_wrapper(struct cdp_soc_t *txrx_soc)
  2704. {
  2705. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2706. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  2707. (dp_is_monitor_mode_using_poll(soc) &&
  2708. soc->cdp_soc.ol_ops->get_con_mode &&
  2709. soc->cdp_soc.ol_ops->get_con_mode() ==
  2710. QDF_GLOBAL_MONITOR_MODE)) {
  2711. dp_info("Poll mode");
  2712. return dp_soc_attach_poll(txrx_soc);
  2713. } else {
  2714. dp_info("Interrupt mode");
  2715. return dp_soc_interrupt_attach(txrx_soc);
  2716. }
  2717. }
  2718. #else
  2719. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  2720. static QDF_STATUS dp_soc_interrupt_attach_wrapper(struct cdp_soc_t *txrx_soc)
  2721. {
  2722. return dp_soc_attach_poll(txrx_soc);
  2723. }
  2724. #else
  2725. static QDF_STATUS dp_soc_interrupt_attach_wrapper(struct cdp_soc_t *txrx_soc)
  2726. {
  2727. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2728. if (wlan_cfg_is_poll_mode_enabled(soc->wlan_cfg_ctx))
  2729. return dp_soc_attach_poll(txrx_soc);
  2730. else
  2731. return dp_soc_interrupt_attach(txrx_soc);
  2732. }
  2733. #endif
  2734. #endif
  2735. #ifdef QCA_SUPPORT_LEGACY_INTERRUPTS
  2736. /**
  2737. * dp_soc_interrupt_map_calculate_wifi3_pci_legacy() -
  2738. * Calculate interrupt map for legacy interrupts
  2739. * @soc: DP soc handle
  2740. * @intr_ctx_num: Interrupt context number
  2741. * @irq_id_map: IRQ map
  2742. * @num_irq_r: Number of interrupts assigned for this context
  2743. *
  2744. * Return: void
  2745. */
  2746. static void dp_soc_interrupt_map_calculate_wifi3_pci_legacy(struct dp_soc *soc,
  2747. int intr_ctx_num,
  2748. int *irq_id_map,
  2749. int *num_irq_r)
  2750. {
  2751. int j;
  2752. int num_irq = 0;
  2753. int tx_mask = wlan_cfg_get_tx_ring_mask(
  2754. soc->wlan_cfg_ctx, intr_ctx_num);
  2755. int rx_mask = wlan_cfg_get_rx_ring_mask(
  2756. soc->wlan_cfg_ctx, intr_ctx_num);
  2757. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  2758. soc->wlan_cfg_ctx, intr_ctx_num);
  2759. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  2760. soc->wlan_cfg_ctx, intr_ctx_num);
  2761. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  2762. soc->wlan_cfg_ctx, intr_ctx_num);
  2763. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  2764. soc->wlan_cfg_ctx, intr_ctx_num);
  2765. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  2766. soc->wlan_cfg_ctx, intr_ctx_num);
  2767. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  2768. soc->wlan_cfg_ctx, intr_ctx_num);
  2769. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  2770. soc->wlan_cfg_ctx, intr_ctx_num);
  2771. soc->intr_mode = DP_INTR_LEGACY_VIRTUAL_IRQ;
  2772. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  2773. if (tx_mask & (1 << j))
  2774. irq_id_map[num_irq++] = (wbm2sw0_release - j);
  2775. if (rx_mask & (1 << j))
  2776. irq_id_map[num_irq++] = (reo2sw1_intr - j);
  2777. if (rx_mon_mask & (1 << j))
  2778. irq_id_map[num_irq++] = (rxmon2sw_p0_dest0 - j);
  2779. if (rx_err_ring_mask & (1 << j))
  2780. irq_id_map[num_irq++] = (reo2sw0_intr - j);
  2781. if (rx_wbm_rel_ring_mask & (1 << j))
  2782. irq_id_map[num_irq++] = (wbm2sw5_release - j);
  2783. if (reo_status_ring_mask & (1 << j))
  2784. irq_id_map[num_irq++] = (reo_status - j);
  2785. if (rxdma2host_ring_mask & (1 << j))
  2786. irq_id_map[num_irq++] = (rxdma2sw_dst_ring0 - j);
  2787. if (host2rxdma_ring_mask & (1 << j))
  2788. irq_id_map[num_irq++] = (sw2rxdma_0 - j);
  2789. if (host2rxdma_mon_ring_mask & (1 << j))
  2790. irq_id_map[num_irq++] = (sw2rxmon_src_ring - j);
  2791. }
  2792. *num_irq_r = num_irq;
  2793. }
  2794. #else
  2795. static void dp_soc_interrupt_map_calculate_wifi3_pci_legacy(struct dp_soc *soc,
  2796. int intr_ctx_num,
  2797. int *irq_id_map,
  2798. int *num_irq_r)
  2799. {
  2800. }
  2801. #endif
  2802. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  2803. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  2804. {
  2805. int j;
  2806. int num_irq = 0;
  2807. int tx_mask =
  2808. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  2809. int rx_mask =
  2810. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  2811. int rx_mon_mask =
  2812. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  2813. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  2814. soc->wlan_cfg_ctx, intr_ctx_num);
  2815. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  2816. soc->wlan_cfg_ctx, intr_ctx_num);
  2817. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  2818. soc->wlan_cfg_ctx, intr_ctx_num);
  2819. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  2820. soc->wlan_cfg_ctx, intr_ctx_num);
  2821. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  2822. soc->wlan_cfg_ctx, intr_ctx_num);
  2823. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  2824. soc->wlan_cfg_ctx, intr_ctx_num);
  2825. int host2txmon_ring_mask = wlan_cfg_get_host2txmon_ring_mask(
  2826. soc->wlan_cfg_ctx, intr_ctx_num);
  2827. int txmon2host_mon_ring_mask = wlan_cfg_get_tx_mon_ring_mask(
  2828. soc->wlan_cfg_ctx, intr_ctx_num);
  2829. soc->intr_mode = DP_INTR_INTEGRATED;
  2830. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  2831. if (tx_mask & (1 << j)) {
  2832. irq_id_map[num_irq++] =
  2833. (wbm2host_tx_completions_ring1 - j);
  2834. }
  2835. if (rx_mask & (1 << j)) {
  2836. irq_id_map[num_irq++] =
  2837. (reo2host_destination_ring1 - j);
  2838. }
  2839. if (rxdma2host_ring_mask & (1 << j)) {
  2840. irq_id_map[num_irq++] =
  2841. rxdma2host_destination_ring_mac1 - j;
  2842. }
  2843. if (host2rxdma_ring_mask & (1 << j)) {
  2844. irq_id_map[num_irq++] =
  2845. host2rxdma_host_buf_ring_mac1 - j;
  2846. }
  2847. if (host2rxdma_mon_ring_mask & (1 << j)) {
  2848. irq_id_map[num_irq++] =
  2849. host2rxdma_monitor_ring1 - j;
  2850. }
  2851. if (rx_mon_mask & (1 << j)) {
  2852. irq_id_map[num_irq++] =
  2853. ppdu_end_interrupts_mac1 - j;
  2854. irq_id_map[num_irq++] =
  2855. rxdma2host_monitor_status_ring_mac1 - j;
  2856. irq_id_map[num_irq++] =
  2857. rxdma2host_monitor_destination_mac1 - j;
  2858. }
  2859. if (rx_wbm_rel_ring_mask & (1 << j))
  2860. irq_id_map[num_irq++] = wbm2host_rx_release;
  2861. if (rx_err_ring_mask & (1 << j))
  2862. irq_id_map[num_irq++] = reo2host_exception;
  2863. if (reo_status_ring_mask & (1 << j))
  2864. irq_id_map[num_irq++] = reo2host_status;
  2865. if (host2txmon_ring_mask & (1 << j))
  2866. irq_id_map[num_irq++] = host2tx_monitor_ring1;
  2867. if (txmon2host_mon_ring_mask & (1 << j)) {
  2868. irq_id_map[num_irq++] =
  2869. (txmon2host_monitor_destination_mac1 - j);
  2870. }
  2871. }
  2872. *num_irq_r = num_irq;
  2873. }
  2874. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  2875. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  2876. int msi_vector_count, int msi_vector_start)
  2877. {
  2878. int tx_mask = wlan_cfg_get_tx_ring_mask(
  2879. soc->wlan_cfg_ctx, intr_ctx_num);
  2880. int rx_mask = wlan_cfg_get_rx_ring_mask(
  2881. soc->wlan_cfg_ctx, intr_ctx_num);
  2882. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  2883. soc->wlan_cfg_ctx, intr_ctx_num);
  2884. int tx_mon_mask = wlan_cfg_get_tx_mon_ring_mask(
  2885. soc->wlan_cfg_ctx, intr_ctx_num);
  2886. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  2887. soc->wlan_cfg_ctx, intr_ctx_num);
  2888. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  2889. soc->wlan_cfg_ctx, intr_ctx_num);
  2890. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  2891. soc->wlan_cfg_ctx, intr_ctx_num);
  2892. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  2893. soc->wlan_cfg_ctx, intr_ctx_num);
  2894. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  2895. soc->wlan_cfg_ctx, intr_ctx_num);
  2896. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  2897. soc->wlan_cfg_ctx, intr_ctx_num);
  2898. int rx_near_full_grp_1_mask =
  2899. wlan_cfg_get_rx_near_full_grp_1_mask(soc->wlan_cfg_ctx,
  2900. intr_ctx_num);
  2901. int rx_near_full_grp_2_mask =
  2902. wlan_cfg_get_rx_near_full_grp_2_mask(soc->wlan_cfg_ctx,
  2903. intr_ctx_num);
  2904. int tx_ring_near_full_mask =
  2905. wlan_cfg_get_tx_ring_near_full_mask(soc->wlan_cfg_ctx,
  2906. intr_ctx_num);
  2907. int host2txmon_ring_mask =
  2908. wlan_cfg_get_host2txmon_ring_mask(soc->wlan_cfg_ctx,
  2909. intr_ctx_num);
  2910. unsigned int vector =
  2911. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  2912. int num_irq = 0;
  2913. soc->intr_mode = DP_INTR_MSI;
  2914. if (tx_mask | rx_mask | rx_mon_mask | tx_mon_mask | rx_err_ring_mask |
  2915. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask |
  2916. host2rxdma_ring_mask | host2rxdma_mon_ring_mask |
  2917. rx_near_full_grp_1_mask | rx_near_full_grp_2_mask |
  2918. tx_ring_near_full_mask | host2txmon_ring_mask)
  2919. irq_id_map[num_irq++] =
  2920. pld_get_msi_irq(soc->osdev->dev, vector);
  2921. *num_irq_r = num_irq;
  2922. }
  2923. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  2924. int *irq_id_map, int *num_irq)
  2925. {
  2926. int msi_vector_count, ret;
  2927. uint32_t msi_base_data, msi_vector_start;
  2928. if (pld_get_enable_intx(soc->osdev->dev)) {
  2929. return dp_soc_interrupt_map_calculate_wifi3_pci_legacy(soc,
  2930. intr_ctx_num, irq_id_map, num_irq);
  2931. }
  2932. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  2933. &msi_vector_count,
  2934. &msi_base_data,
  2935. &msi_vector_start);
  2936. if (ret)
  2937. return dp_soc_interrupt_map_calculate_integrated(soc,
  2938. intr_ctx_num, irq_id_map, num_irq);
  2939. else
  2940. dp_soc_interrupt_map_calculate_msi(soc,
  2941. intr_ctx_num, irq_id_map, num_irq,
  2942. msi_vector_count, msi_vector_start);
  2943. }
  2944. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  2945. /**
  2946. * dp_soc_near_full_interrupt_attach() - Register handler for DP near fill irq
  2947. * @soc: DP soc handle
  2948. * @num_irq: IRQ number
  2949. * @irq_id_map: IRQ map
  2950. * @intr_id: interrupt context ID
  2951. *
  2952. * Return: 0 for success. nonzero for failure.
  2953. */
  2954. static inline int
  2955. dp_soc_near_full_interrupt_attach(struct dp_soc *soc, int num_irq,
  2956. int irq_id_map[], int intr_id)
  2957. {
  2958. return hif_register_ext_group(soc->hif_handle,
  2959. num_irq, irq_id_map,
  2960. dp_service_near_full_srngs,
  2961. &soc->intr_ctx[intr_id], "dp_nf_intr",
  2962. HIF_EXEC_NAPI_TYPE,
  2963. QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  2964. }
  2965. #else
  2966. static inline int
  2967. dp_soc_near_full_interrupt_attach(struct dp_soc *soc, int num_irq,
  2968. int *irq_id_map, int intr_id)
  2969. {
  2970. return 0;
  2971. }
  2972. #endif
  2973. #ifdef DP_CON_MON_MSI_SKIP_SET
  2974. static inline bool dp_skip_rx_mon_ring_mask_set(struct dp_soc *soc)
  2975. {
  2976. return !!(soc->cdp_soc.ol_ops->get_con_mode() !=
  2977. QDF_GLOBAL_MONITOR_MODE);
  2978. }
  2979. #else
  2980. static inline bool dp_skip_rx_mon_ring_mask_set(struct dp_soc *soc)
  2981. {
  2982. return false;
  2983. }
  2984. #endif
  2985. /**
  2986. * dp_soc_ppeds_stop() - Stop PPE DS processing
  2987. * @soc_handle: DP SOC handle
  2988. *
  2989. * Return: none
  2990. */
  2991. static void dp_soc_ppeds_stop(struct cdp_soc_t *soc_handle)
  2992. {
  2993. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  2994. if (soc->arch_ops.txrx_soc_ppeds_stop)
  2995. soc->arch_ops.txrx_soc_ppeds_stop(soc);
  2996. }
  2997. void dp_soc_interrupt_detach(struct cdp_soc_t *txrx_soc)
  2998. {
  2999. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3000. int i;
  3001. if (soc->intr_mode == DP_INTR_POLL) {
  3002. qdf_timer_free(&soc->int_timer);
  3003. } else {
  3004. hif_deconfigure_ext_group_interrupts(soc->hif_handle);
  3005. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  3006. hif_deregister_exec_group(soc->hif_handle, "dp_nf_intr");
  3007. }
  3008. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  3009. soc->intr_ctx[i].tx_ring_mask = 0;
  3010. soc->intr_ctx[i].rx_ring_mask = 0;
  3011. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  3012. soc->intr_ctx[i].rx_err_ring_mask = 0;
  3013. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  3014. soc->intr_ctx[i].reo_status_ring_mask = 0;
  3015. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  3016. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  3017. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  3018. soc->intr_ctx[i].rx_near_full_grp_1_mask = 0;
  3019. soc->intr_ctx[i].rx_near_full_grp_2_mask = 0;
  3020. soc->intr_ctx[i].tx_ring_near_full_mask = 0;
  3021. soc->intr_ctx[i].tx_mon_ring_mask = 0;
  3022. soc->intr_ctx[i].host2txmon_ring_mask = 0;
  3023. soc->intr_ctx[i].umac_reset_intr_mask = 0;
  3024. hif_event_history_deinit(soc->hif_handle, i);
  3025. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  3026. }
  3027. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  3028. sizeof(soc->mon_intr_id_lmac_map),
  3029. DP_MON_INVALID_LMAC_ID);
  3030. }
  3031. /**
  3032. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  3033. * @txrx_soc: DP SOC handle
  3034. *
  3035. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  3036. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  3037. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  3038. *
  3039. * Return: 0 for success. nonzero for failure.
  3040. */
  3041. static QDF_STATUS dp_soc_interrupt_attach(struct cdp_soc_t *txrx_soc)
  3042. {
  3043. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3044. int i = 0;
  3045. int num_irq = 0;
  3046. int rx_err_ring_intr_ctxt_id = HIF_MAX_GROUP;
  3047. int lmac_id = 0;
  3048. int napi_scale;
  3049. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  3050. sizeof(soc->mon_intr_id_lmac_map), DP_MON_INVALID_LMAC_ID);
  3051. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  3052. int ret = 0;
  3053. /* Map of IRQ ids registered with one interrupt context */
  3054. int irq_id_map[HIF_MAX_GRP_IRQ];
  3055. int tx_mask =
  3056. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  3057. int rx_mask =
  3058. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  3059. int rx_mon_mask =
  3060. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  3061. int tx_mon_ring_mask =
  3062. wlan_cfg_get_tx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  3063. int rx_err_ring_mask =
  3064. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  3065. int rx_wbm_rel_ring_mask =
  3066. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  3067. int reo_status_ring_mask =
  3068. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  3069. int rxdma2host_ring_mask =
  3070. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  3071. int host2rxdma_ring_mask =
  3072. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  3073. int host2rxdma_mon_ring_mask =
  3074. wlan_cfg_get_host2rxdma_mon_ring_mask(
  3075. soc->wlan_cfg_ctx, i);
  3076. int rx_near_full_grp_1_mask =
  3077. wlan_cfg_get_rx_near_full_grp_1_mask(soc->wlan_cfg_ctx,
  3078. i);
  3079. int rx_near_full_grp_2_mask =
  3080. wlan_cfg_get_rx_near_full_grp_2_mask(soc->wlan_cfg_ctx,
  3081. i);
  3082. int tx_ring_near_full_mask =
  3083. wlan_cfg_get_tx_ring_near_full_mask(soc->wlan_cfg_ctx,
  3084. i);
  3085. int host2txmon_ring_mask =
  3086. wlan_cfg_get_host2txmon_ring_mask(soc->wlan_cfg_ctx, i);
  3087. int umac_reset_intr_mask =
  3088. wlan_cfg_get_umac_reset_intr_mask(soc->wlan_cfg_ctx, i);
  3089. if (dp_skip_rx_mon_ring_mask_set(soc))
  3090. rx_mon_mask = 0;
  3091. soc->intr_ctx[i].dp_intr_id = i;
  3092. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  3093. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  3094. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  3095. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  3096. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  3097. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  3098. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  3099. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  3100. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  3101. host2rxdma_mon_ring_mask;
  3102. soc->intr_ctx[i].rx_near_full_grp_1_mask =
  3103. rx_near_full_grp_1_mask;
  3104. soc->intr_ctx[i].rx_near_full_grp_2_mask =
  3105. rx_near_full_grp_2_mask;
  3106. soc->intr_ctx[i].tx_ring_near_full_mask =
  3107. tx_ring_near_full_mask;
  3108. soc->intr_ctx[i].tx_mon_ring_mask = tx_mon_ring_mask;
  3109. soc->intr_ctx[i].host2txmon_ring_mask = host2txmon_ring_mask;
  3110. soc->intr_ctx[i].umac_reset_intr_mask = umac_reset_intr_mask;
  3111. soc->intr_ctx[i].soc = soc;
  3112. num_irq = 0;
  3113. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  3114. &num_irq);
  3115. if (rx_near_full_grp_1_mask | rx_near_full_grp_2_mask |
  3116. tx_ring_near_full_mask) {
  3117. dp_soc_near_full_interrupt_attach(soc, num_irq,
  3118. irq_id_map, i);
  3119. } else {
  3120. napi_scale = wlan_cfg_get_napi_scale_factor(
  3121. soc->wlan_cfg_ctx);
  3122. if (!napi_scale)
  3123. napi_scale = QCA_NAPI_DEF_SCALE_BIN_SHIFT;
  3124. ret = hif_register_ext_group(soc->hif_handle,
  3125. num_irq, irq_id_map, dp_service_srngs,
  3126. &soc->intr_ctx[i], "dp_intr",
  3127. HIF_EXEC_NAPI_TYPE, napi_scale);
  3128. }
  3129. dp_debug(" int ctx %u num_irq %u irq_id_map %u %u",
  3130. i, num_irq, irq_id_map[0], irq_id_map[1]);
  3131. if (ret) {
  3132. dp_init_err("%pK: failed, ret = %d", soc, ret);
  3133. dp_soc_interrupt_detach(txrx_soc);
  3134. return QDF_STATUS_E_FAILURE;
  3135. }
  3136. hif_event_history_init(soc->hif_handle, i);
  3137. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  3138. if (rx_err_ring_mask)
  3139. rx_err_ring_intr_ctxt_id = i;
  3140. if (dp_is_mon_mask_valid(soc, &soc->intr_ctx[i])) {
  3141. soc->mon_intr_id_lmac_map[lmac_id] = i;
  3142. lmac_id++;
  3143. }
  3144. }
  3145. hif_configure_ext_group_interrupts(soc->hif_handle);
  3146. if (rx_err_ring_intr_ctxt_id != HIF_MAX_GROUP)
  3147. hif_config_irq_clear_cpu_affinity(soc->hif_handle,
  3148. rx_err_ring_intr_ctxt_id, 0);
  3149. return QDF_STATUS_SUCCESS;
  3150. }
  3151. #define AVG_MAX_MPDUS_PER_TID 128
  3152. #define AVG_TIDS_PER_CLIENT 2
  3153. #define AVG_FLOWS_PER_TID 2
  3154. #define AVG_MSDUS_PER_FLOW 128
  3155. #define AVG_MSDUS_PER_MPDU 4
  3156. void dp_hw_link_desc_pool_banks_free(struct dp_soc *soc, uint32_t mac_id)
  3157. {
  3158. struct qdf_mem_multi_page_t *pages;
  3159. if (mac_id != WLAN_INVALID_PDEV_ID) {
  3160. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  3161. } else {
  3162. pages = &soc->link_desc_pages;
  3163. }
  3164. if (!pages) {
  3165. dp_err("can not get link desc pages");
  3166. QDF_ASSERT(0);
  3167. return;
  3168. }
  3169. if (pages->dma_pages) {
  3170. wlan_minidump_remove((void *)
  3171. pages->dma_pages->page_v_addr_start,
  3172. pages->num_pages * pages->page_size,
  3173. soc->ctrl_psoc,
  3174. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3175. "hw_link_desc_bank");
  3176. dp_desc_multi_pages_mem_free(soc, DP_HW_LINK_DESC_TYPE,
  3177. pages, 0, false);
  3178. }
  3179. }
  3180. qdf_export_symbol(dp_hw_link_desc_pool_banks_free);
  3181. QDF_STATUS dp_hw_link_desc_pool_banks_alloc(struct dp_soc *soc, uint32_t mac_id)
  3182. {
  3183. hal_soc_handle_t hal_soc = soc->hal_soc;
  3184. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  3185. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  3186. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  3187. uint32_t num_mpdus_per_link_desc = hal_num_mpdus_per_link_desc(hal_soc);
  3188. uint32_t num_msdus_per_link_desc = hal_num_msdus_per_link_desc(hal_soc);
  3189. uint32_t num_mpdu_links_per_queue_desc =
  3190. hal_num_mpdu_links_per_queue_desc(hal_soc);
  3191. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  3192. uint32_t *total_link_descs, total_mem_size;
  3193. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  3194. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  3195. uint32_t num_entries;
  3196. struct qdf_mem_multi_page_t *pages;
  3197. struct dp_srng *dp_srng;
  3198. uint8_t minidump_str[MINIDUMP_STR_SIZE];
  3199. /* Only Tx queue descriptors are allocated from common link descriptor
  3200. * pool Rx queue descriptors are not included in this because (REO queue
  3201. * extension descriptors) they are expected to be allocated contiguously
  3202. * with REO queue descriptors
  3203. */
  3204. if (mac_id != WLAN_INVALID_PDEV_ID) {
  3205. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  3206. /* dp_monitor_get_link_desc_pages returns NULL only
  3207. * if monitor SOC is NULL
  3208. */
  3209. if (!pages) {
  3210. dp_err("can not get link desc pages");
  3211. QDF_ASSERT(0);
  3212. return QDF_STATUS_E_FAULT;
  3213. }
  3214. dp_srng = &soc->rxdma_mon_desc_ring[mac_id];
  3215. num_entries = dp_srng->alloc_size /
  3216. hal_srng_get_entrysize(soc->hal_soc,
  3217. RXDMA_MONITOR_DESC);
  3218. total_link_descs = dp_monitor_get_total_link_descs(soc, mac_id);
  3219. qdf_str_lcopy(minidump_str, "mon_link_desc_bank",
  3220. MINIDUMP_STR_SIZE);
  3221. } else {
  3222. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  3223. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  3224. num_mpdu_queue_descs = num_mpdu_link_descs /
  3225. num_mpdu_links_per_queue_desc;
  3226. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  3227. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  3228. num_msdus_per_link_desc;
  3229. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  3230. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  3231. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  3232. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  3233. pages = &soc->link_desc_pages;
  3234. total_link_descs = &soc->total_link_descs;
  3235. qdf_str_lcopy(minidump_str, "link_desc_bank",
  3236. MINIDUMP_STR_SIZE);
  3237. }
  3238. /* If link descriptor banks are allocated, return from here */
  3239. if (pages->num_pages)
  3240. return QDF_STATUS_SUCCESS;
  3241. /* Round up to power of 2 */
  3242. *total_link_descs = 1;
  3243. while (*total_link_descs < num_entries)
  3244. *total_link_descs <<= 1;
  3245. dp_init_info("%pK: total_link_descs: %u, link_desc_size: %d",
  3246. soc, *total_link_descs, link_desc_size);
  3247. total_mem_size = *total_link_descs * link_desc_size;
  3248. total_mem_size += link_desc_align;
  3249. dp_init_info("%pK: total_mem_size: %d",
  3250. soc, total_mem_size);
  3251. dp_set_max_page_size(pages, max_alloc_size);
  3252. dp_desc_multi_pages_mem_alloc(soc, DP_HW_LINK_DESC_TYPE,
  3253. pages,
  3254. link_desc_size,
  3255. *total_link_descs,
  3256. 0, false);
  3257. if (!pages->num_pages) {
  3258. dp_err("Multi page alloc fail for hw link desc pool");
  3259. return QDF_STATUS_E_FAULT;
  3260. }
  3261. wlan_minidump_log(pages->dma_pages->page_v_addr_start,
  3262. pages->num_pages * pages->page_size,
  3263. soc->ctrl_psoc,
  3264. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3265. "hw_link_desc_bank");
  3266. return QDF_STATUS_SUCCESS;
  3267. }
  3268. /**
  3269. * dp_hw_link_desc_ring_free() - Free h/w link desc rings
  3270. * @soc: DP SOC handle
  3271. *
  3272. * Return: none
  3273. */
  3274. static void dp_hw_link_desc_ring_free(struct dp_soc *soc)
  3275. {
  3276. uint32_t i;
  3277. uint32_t size = soc->wbm_idle_scatter_buf_size;
  3278. void *vaddr = soc->wbm_idle_link_ring.base_vaddr_unaligned;
  3279. qdf_dma_addr_t paddr;
  3280. if (soc->wbm_idle_scatter_buf_base_vaddr[0]) {
  3281. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  3282. vaddr = soc->wbm_idle_scatter_buf_base_vaddr[i];
  3283. paddr = soc->wbm_idle_scatter_buf_base_paddr[i];
  3284. if (vaddr) {
  3285. qdf_mem_free_consistent(soc->osdev,
  3286. soc->osdev->dev,
  3287. size,
  3288. vaddr,
  3289. paddr,
  3290. 0);
  3291. vaddr = NULL;
  3292. }
  3293. }
  3294. } else {
  3295. wlan_minidump_remove(soc->wbm_idle_link_ring.base_vaddr_unaligned,
  3296. soc->wbm_idle_link_ring.alloc_size,
  3297. soc->ctrl_psoc,
  3298. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3299. "wbm_idle_link_ring");
  3300. dp_srng_free(soc, &soc->wbm_idle_link_ring);
  3301. }
  3302. }
  3303. /**
  3304. * dp_hw_link_desc_ring_alloc() - Allocate hw link desc rings
  3305. * @soc: DP SOC handle
  3306. *
  3307. * Allocate memory for WBM_IDLE_LINK srng ring if the number of
  3308. * link descriptors is less then the max_allocated size. else
  3309. * allocate memory for wbm_idle_scatter_buffer.
  3310. *
  3311. * Return: QDF_STATUS_SUCCESS: success
  3312. * QDF_STATUS_E_NO_MEM: No memory (Failure)
  3313. */
  3314. static QDF_STATUS dp_hw_link_desc_ring_alloc(struct dp_soc *soc)
  3315. {
  3316. uint32_t entry_size, i;
  3317. uint32_t total_mem_size;
  3318. qdf_dma_addr_t *baseaddr = NULL;
  3319. struct dp_srng *dp_srng;
  3320. uint32_t ring_type;
  3321. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  3322. uint32_t tlds;
  3323. ring_type = WBM_IDLE_LINK;
  3324. dp_srng = &soc->wbm_idle_link_ring;
  3325. tlds = soc->total_link_descs;
  3326. entry_size = hal_srng_get_entrysize(soc->hal_soc, ring_type);
  3327. total_mem_size = entry_size * tlds;
  3328. if (total_mem_size <= max_alloc_size) {
  3329. if (dp_srng_alloc(soc, dp_srng, ring_type, tlds, 0)) {
  3330. dp_init_err("%pK: Link desc idle ring setup failed",
  3331. soc);
  3332. goto fail;
  3333. }
  3334. wlan_minidump_log(soc->wbm_idle_link_ring.base_vaddr_unaligned,
  3335. soc->wbm_idle_link_ring.alloc_size,
  3336. soc->ctrl_psoc,
  3337. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3338. "wbm_idle_link_ring");
  3339. } else {
  3340. uint32_t num_scatter_bufs;
  3341. uint32_t buf_size = 0;
  3342. soc->wbm_idle_scatter_buf_size =
  3343. hal_idle_list_scatter_buf_size(soc->hal_soc);
  3344. hal_idle_scatter_buf_num_entries(
  3345. soc->hal_soc,
  3346. soc->wbm_idle_scatter_buf_size);
  3347. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  3348. soc->hal_soc, total_mem_size,
  3349. soc->wbm_idle_scatter_buf_size);
  3350. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  3351. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3352. FL("scatter bufs size out of bounds"));
  3353. goto fail;
  3354. }
  3355. for (i = 0; i < num_scatter_bufs; i++) {
  3356. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  3357. buf_size = soc->wbm_idle_scatter_buf_size;
  3358. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  3359. qdf_mem_alloc_consistent(soc->osdev,
  3360. soc->osdev->dev,
  3361. buf_size,
  3362. baseaddr);
  3363. if (!soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  3364. QDF_TRACE(QDF_MODULE_ID_DP,
  3365. QDF_TRACE_LEVEL_ERROR,
  3366. FL("Scatter lst memory alloc fail"));
  3367. goto fail;
  3368. }
  3369. }
  3370. soc->num_scatter_bufs = num_scatter_bufs;
  3371. }
  3372. return QDF_STATUS_SUCCESS;
  3373. fail:
  3374. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  3375. void *vaddr = soc->wbm_idle_scatter_buf_base_vaddr[i];
  3376. qdf_dma_addr_t paddr = soc->wbm_idle_scatter_buf_base_paddr[i];
  3377. if (vaddr) {
  3378. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  3379. soc->wbm_idle_scatter_buf_size,
  3380. vaddr,
  3381. paddr, 0);
  3382. vaddr = NULL;
  3383. }
  3384. }
  3385. return QDF_STATUS_E_NOMEM;
  3386. }
  3387. qdf_export_symbol(dp_hw_link_desc_pool_banks_alloc);
  3388. /**
  3389. * dp_hw_link_desc_ring_init() - Initialize hw link desc rings
  3390. * @soc: DP SOC handle
  3391. *
  3392. * Return: QDF_STATUS_SUCCESS: success
  3393. * QDF_STATUS_E_FAILURE: failure
  3394. */
  3395. static QDF_STATUS dp_hw_link_desc_ring_init(struct dp_soc *soc)
  3396. {
  3397. struct dp_srng *dp_srng = &soc->wbm_idle_link_ring;
  3398. if (dp_srng->base_vaddr_unaligned) {
  3399. if (dp_srng_init(soc, dp_srng, WBM_IDLE_LINK, 0, 0))
  3400. return QDF_STATUS_E_FAILURE;
  3401. }
  3402. return QDF_STATUS_SUCCESS;
  3403. }
  3404. /**
  3405. * dp_hw_link_desc_ring_deinit() - Reset hw link desc rings
  3406. * @soc: DP SOC handle
  3407. *
  3408. * Return: None
  3409. */
  3410. static void dp_hw_link_desc_ring_deinit(struct dp_soc *soc)
  3411. {
  3412. dp_srng_deinit(soc, &soc->wbm_idle_link_ring, WBM_IDLE_LINK, 0);
  3413. }
  3414. void dp_link_desc_ring_replenish(struct dp_soc *soc, uint32_t mac_id)
  3415. {
  3416. uint32_t cookie = 0;
  3417. uint32_t page_idx = 0;
  3418. struct qdf_mem_multi_page_t *pages;
  3419. struct qdf_mem_dma_page_t *dma_pages;
  3420. uint32_t offset = 0;
  3421. uint32_t count = 0;
  3422. uint32_t desc_id = 0;
  3423. void *desc_srng;
  3424. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  3425. uint32_t *total_link_descs_addr;
  3426. uint32_t total_link_descs;
  3427. uint32_t scatter_buf_num;
  3428. uint32_t num_entries_per_buf = 0;
  3429. uint32_t rem_entries;
  3430. uint32_t num_descs_per_page;
  3431. uint32_t num_scatter_bufs = 0;
  3432. uint8_t *scatter_buf_ptr;
  3433. void *desc;
  3434. num_scatter_bufs = soc->num_scatter_bufs;
  3435. if (mac_id == WLAN_INVALID_PDEV_ID) {
  3436. pages = &soc->link_desc_pages;
  3437. total_link_descs = soc->total_link_descs;
  3438. desc_srng = soc->wbm_idle_link_ring.hal_srng;
  3439. } else {
  3440. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  3441. /* dp_monitor_get_link_desc_pages returns NULL only
  3442. * if monitor SOC is NULL
  3443. */
  3444. if (!pages) {
  3445. dp_err("can not get link desc pages");
  3446. QDF_ASSERT(0);
  3447. return;
  3448. }
  3449. total_link_descs_addr =
  3450. dp_monitor_get_total_link_descs(soc, mac_id);
  3451. total_link_descs = *total_link_descs_addr;
  3452. desc_srng = soc->rxdma_mon_desc_ring[mac_id].hal_srng;
  3453. }
  3454. dma_pages = pages->dma_pages;
  3455. do {
  3456. qdf_mem_zero(dma_pages[page_idx].page_v_addr_start,
  3457. pages->page_size);
  3458. page_idx++;
  3459. } while (page_idx < pages->num_pages);
  3460. if (desc_srng) {
  3461. hal_srng_access_start_unlocked(soc->hal_soc, desc_srng);
  3462. page_idx = 0;
  3463. count = 0;
  3464. offset = 0;
  3465. pages = &soc->link_desc_pages;
  3466. while ((desc = hal_srng_src_get_next(soc->hal_soc,
  3467. desc_srng)) &&
  3468. (count < total_link_descs)) {
  3469. page_idx = count / pages->num_element_per_page;
  3470. if (desc_id == pages->num_element_per_page)
  3471. desc_id = 0;
  3472. offset = count % pages->num_element_per_page;
  3473. cookie = LINK_DESC_COOKIE(desc_id, page_idx,
  3474. soc->link_desc_id_start);
  3475. hal_set_link_desc_addr(soc->hal_soc, desc, cookie,
  3476. dma_pages[page_idx].page_p_addr
  3477. + (offset * link_desc_size),
  3478. soc->idle_link_bm_id);
  3479. count++;
  3480. desc_id++;
  3481. }
  3482. hal_srng_access_end_unlocked(soc->hal_soc, desc_srng);
  3483. } else {
  3484. /* Populate idle list scatter buffers with link descriptor
  3485. * pointers
  3486. */
  3487. scatter_buf_num = 0;
  3488. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  3489. soc->hal_soc,
  3490. soc->wbm_idle_scatter_buf_size);
  3491. scatter_buf_ptr = (uint8_t *)(
  3492. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  3493. rem_entries = num_entries_per_buf;
  3494. pages = &soc->link_desc_pages;
  3495. page_idx = 0; count = 0;
  3496. offset = 0;
  3497. num_descs_per_page = pages->num_element_per_page;
  3498. while (count < total_link_descs) {
  3499. page_idx = count / num_descs_per_page;
  3500. offset = count % num_descs_per_page;
  3501. if (desc_id == pages->num_element_per_page)
  3502. desc_id = 0;
  3503. cookie = LINK_DESC_COOKIE(desc_id, page_idx,
  3504. soc->link_desc_id_start);
  3505. hal_set_link_desc_addr(soc->hal_soc,
  3506. (void *)scatter_buf_ptr,
  3507. cookie,
  3508. dma_pages[page_idx].page_p_addr +
  3509. (offset * link_desc_size),
  3510. soc->idle_link_bm_id);
  3511. rem_entries--;
  3512. if (rem_entries) {
  3513. scatter_buf_ptr += link_desc_size;
  3514. } else {
  3515. rem_entries = num_entries_per_buf;
  3516. scatter_buf_num++;
  3517. if (scatter_buf_num >= num_scatter_bufs)
  3518. break;
  3519. scatter_buf_ptr = (uint8_t *)
  3520. (soc->wbm_idle_scatter_buf_base_vaddr[
  3521. scatter_buf_num]);
  3522. }
  3523. count++;
  3524. desc_id++;
  3525. }
  3526. /* Setup link descriptor idle list in HW */
  3527. hal_setup_link_idle_list(soc->hal_soc,
  3528. soc->wbm_idle_scatter_buf_base_paddr,
  3529. soc->wbm_idle_scatter_buf_base_vaddr,
  3530. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  3531. (uint32_t)(scatter_buf_ptr -
  3532. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  3533. scatter_buf_num-1])), total_link_descs);
  3534. }
  3535. }
  3536. qdf_export_symbol(dp_link_desc_ring_replenish);
  3537. #ifdef IPA_OFFLOAD
  3538. #define USE_1_IPA_RX_REO_RING 1
  3539. #define USE_2_IPA_RX_REO_RINGS 2
  3540. #define REO_DST_RING_SIZE_QCA6290 1023
  3541. #ifndef CONFIG_WIFI_EMULATION_WIFI_3_0
  3542. #define REO_DST_RING_SIZE_QCA8074 1023
  3543. #define REO_DST_RING_SIZE_QCN9000 2048
  3544. #else
  3545. #define REO_DST_RING_SIZE_QCA8074 8
  3546. #define REO_DST_RING_SIZE_QCN9000 8
  3547. #endif /* CONFIG_WIFI_EMULATION_WIFI_3_0 */
  3548. #ifdef IPA_WDI3_TX_TWO_PIPES
  3549. #ifdef DP_MEMORY_OPT
  3550. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3551. {
  3552. return dp_init_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3553. }
  3554. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3555. {
  3556. dp_deinit_tx_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3557. }
  3558. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3559. {
  3560. return dp_alloc_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3561. }
  3562. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3563. {
  3564. dp_free_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3565. }
  3566. #else /* !DP_MEMORY_OPT */
  3567. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3568. {
  3569. return 0;
  3570. }
  3571. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3572. {
  3573. }
  3574. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3575. {
  3576. return 0
  3577. }
  3578. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3579. {
  3580. }
  3581. #endif /* DP_MEMORY_OPT */
  3582. static void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  3583. {
  3584. hal_tx_init_data_ring(soc->hal_soc,
  3585. soc->tcl_data_ring[IPA_TX_ALT_RING_IDX].hal_srng);
  3586. }
  3587. #else /* !IPA_WDI3_TX_TWO_PIPES */
  3588. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3589. {
  3590. return 0;
  3591. }
  3592. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3593. {
  3594. }
  3595. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3596. {
  3597. return 0;
  3598. }
  3599. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3600. {
  3601. }
  3602. static void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  3603. {
  3604. }
  3605. #endif /* IPA_WDI3_TX_TWO_PIPES */
  3606. #else
  3607. #define REO_DST_RING_SIZE_QCA6290 1024
  3608. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3609. {
  3610. return 0;
  3611. }
  3612. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3613. {
  3614. }
  3615. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3616. {
  3617. return 0;
  3618. }
  3619. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3620. {
  3621. }
  3622. static void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  3623. {
  3624. }
  3625. #endif /* IPA_OFFLOAD */
  3626. /**
  3627. * dp_soc_reset_cpu_ring_map() - Reset cpu ring map
  3628. * @soc: Datapath soc handler
  3629. *
  3630. * This api resets the default cpu ring map
  3631. */
  3632. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  3633. {
  3634. uint8_t i;
  3635. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  3636. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  3637. switch (nss_config) {
  3638. case dp_nss_cfg_first_radio:
  3639. /*
  3640. * Setting Tx ring map for one nss offloaded radio
  3641. */
  3642. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  3643. break;
  3644. case dp_nss_cfg_second_radio:
  3645. /*
  3646. * Setting Tx ring for two nss offloaded radios
  3647. */
  3648. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  3649. break;
  3650. case dp_nss_cfg_dbdc:
  3651. /*
  3652. * Setting Tx ring map for 2 nss offloaded radios
  3653. */
  3654. soc->tx_ring_map[i] =
  3655. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  3656. break;
  3657. case dp_nss_cfg_dbtc:
  3658. /*
  3659. * Setting Tx ring map for 3 nss offloaded radios
  3660. */
  3661. soc->tx_ring_map[i] =
  3662. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  3663. break;
  3664. default:
  3665. dp_err("tx_ring_map failed due to invalid nss cfg");
  3666. break;
  3667. }
  3668. }
  3669. }
  3670. /**
  3671. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  3672. * @soc: DP soc handle
  3673. * @ring_type: ring type
  3674. * @ring_num: ring_num
  3675. *
  3676. * Return: 0 if the ring is not offloaded, non-0 if it is offloaded
  3677. */
  3678. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc,
  3679. enum hal_ring_type ring_type, int ring_num)
  3680. {
  3681. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  3682. uint8_t status = 0;
  3683. switch (ring_type) {
  3684. case WBM2SW_RELEASE:
  3685. case REO_DST:
  3686. case RXDMA_BUF:
  3687. case REO_EXCEPTION:
  3688. status = ((nss_config) & (1 << ring_num));
  3689. break;
  3690. default:
  3691. break;
  3692. }
  3693. return status;
  3694. }
  3695. /**
  3696. * dp_soc_disable_unused_mac_intr_mask() - reset interrupt mask for
  3697. * unused WMAC hw rings
  3698. * @soc: DP Soc handle
  3699. * @mac_num: wmac num
  3700. *
  3701. * Return: Return void
  3702. */
  3703. static void dp_soc_disable_unused_mac_intr_mask(struct dp_soc *soc,
  3704. int mac_num)
  3705. {
  3706. uint8_t *grp_mask = NULL;
  3707. int group_number;
  3708. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  3709. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3710. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  3711. group_number, 0x0);
  3712. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  3713. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3714. wlan_cfg_set_rx_mon_ring_mask(soc->wlan_cfg_ctx,
  3715. group_number, 0x0);
  3716. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  3717. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3718. wlan_cfg_set_rxdma2host_ring_mask(soc->wlan_cfg_ctx,
  3719. group_number, 0x0);
  3720. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_mon_ring_mask[0];
  3721. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3722. wlan_cfg_set_host2rxdma_mon_ring_mask(soc->wlan_cfg_ctx,
  3723. group_number, 0x0);
  3724. }
  3725. #ifdef IPA_OFFLOAD
  3726. #ifdef IPA_WDI3_VLAN_SUPPORT
  3727. /**
  3728. * dp_soc_reset_ipa_vlan_intr_mask() - reset interrupt mask for IPA offloaded
  3729. * ring for vlan tagged traffic
  3730. * @soc: DP Soc handle
  3731. *
  3732. * Return: Return void
  3733. */
  3734. static void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  3735. {
  3736. uint8_t *grp_mask = NULL;
  3737. int group_number, mask;
  3738. if (!wlan_ipa_is_vlan_enabled())
  3739. return;
  3740. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  3741. group_number = dp_srng_find_ring_in_mask(IPA_ALT_REO_DEST_RING_IDX, grp_mask);
  3742. if (group_number < 0) {
  3743. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3744. soc, REO_DST, IPA_ALT_REO_DEST_RING_IDX);
  3745. return;
  3746. }
  3747. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  3748. /* reset the interrupt mask for offloaded ring */
  3749. mask &= (~(1 << IPA_ALT_REO_DEST_RING_IDX));
  3750. /*
  3751. * set the interrupt mask to zero for rx offloaded radio.
  3752. */
  3753. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  3754. }
  3755. #else
  3756. static inline
  3757. void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  3758. { }
  3759. #endif /* IPA_WDI3_VLAN_SUPPORT */
  3760. #else
  3761. static inline
  3762. void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  3763. { }
  3764. #endif /* IPA_OFFLOAD */
  3765. /**
  3766. * dp_soc_reset_intr_mask() - reset interrupt mask
  3767. * @soc: DP Soc handle
  3768. *
  3769. * Return: Return void
  3770. */
  3771. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  3772. {
  3773. uint8_t j;
  3774. uint8_t *grp_mask = NULL;
  3775. int group_number, mask, num_ring;
  3776. /* number of tx ring */
  3777. num_ring = soc->num_tcl_data_rings;
  3778. /*
  3779. * group mask for tx completion ring.
  3780. */
  3781. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  3782. /* loop and reset the mask for only offloaded ring */
  3783. for (j = 0; j < WLAN_CFG_NUM_TCL_DATA_RINGS; j++) {
  3784. /*
  3785. * Group number corresponding to tx offloaded ring.
  3786. */
  3787. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  3788. if (group_number < 0) {
  3789. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3790. soc, WBM2SW_RELEASE, j);
  3791. continue;
  3792. }
  3793. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  3794. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j) &&
  3795. (!mask)) {
  3796. continue;
  3797. }
  3798. /* reset the tx mask for offloaded ring */
  3799. mask &= (~(1 << j));
  3800. /*
  3801. * reset the interrupt mask for offloaded ring.
  3802. */
  3803. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  3804. }
  3805. /* number of rx rings */
  3806. num_ring = soc->num_reo_dest_rings;
  3807. /*
  3808. * group mask for reo destination ring.
  3809. */
  3810. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  3811. /* loop and reset the mask for only offloaded ring */
  3812. for (j = 0; j < WLAN_CFG_NUM_REO_DEST_RING; j++) {
  3813. /*
  3814. * Group number corresponding to rx offloaded ring.
  3815. */
  3816. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  3817. if (group_number < 0) {
  3818. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3819. soc, REO_DST, j);
  3820. continue;
  3821. }
  3822. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  3823. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j) &&
  3824. (!mask)) {
  3825. continue;
  3826. }
  3827. /* reset the interrupt mask for offloaded ring */
  3828. mask &= (~(1 << j));
  3829. /*
  3830. * set the interrupt mask to zero for rx offloaded radio.
  3831. */
  3832. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  3833. }
  3834. /*
  3835. * group mask for Rx buffer refill ring
  3836. */
  3837. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  3838. /* loop and reset the mask for only offloaded ring */
  3839. for (j = 0; j < MAX_PDEV_CNT; j++) {
  3840. int lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  3841. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  3842. continue;
  3843. }
  3844. /*
  3845. * Group number corresponding to rx offloaded ring.
  3846. */
  3847. group_number = dp_srng_find_ring_in_mask(lmac_id, grp_mask);
  3848. if (group_number < 0) {
  3849. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3850. soc, REO_DST, lmac_id);
  3851. continue;
  3852. }
  3853. /* set the interrupt mask for offloaded ring */
  3854. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  3855. group_number);
  3856. mask &= (~(1 << lmac_id));
  3857. /*
  3858. * set the interrupt mask to zero for rx offloaded radio.
  3859. */
  3860. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  3861. group_number, mask);
  3862. }
  3863. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  3864. for (j = 0; j < num_ring; j++) {
  3865. if (!dp_soc_ring_if_nss_offloaded(soc, REO_EXCEPTION, j)) {
  3866. continue;
  3867. }
  3868. /*
  3869. * Group number corresponding to rx err ring.
  3870. */
  3871. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  3872. if (group_number < 0) {
  3873. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3874. soc, REO_EXCEPTION, j);
  3875. continue;
  3876. }
  3877. wlan_cfg_set_rx_err_ring_mask(soc->wlan_cfg_ctx,
  3878. group_number, 0);
  3879. }
  3880. }
  3881. #ifdef IPA_OFFLOAD
  3882. bool dp_reo_remap_config(struct dp_soc *soc, uint32_t *remap0,
  3883. uint32_t *remap1, uint32_t *remap2)
  3884. {
  3885. uint32_t ring[WLAN_CFG_NUM_REO_DEST_RING_MAX] = {
  3886. REO_REMAP_SW1, REO_REMAP_SW2, REO_REMAP_SW3,
  3887. REO_REMAP_SW5, REO_REMAP_SW6, REO_REMAP_SW7};
  3888. switch (soc->arch_id) {
  3889. case CDP_ARCH_TYPE_BE:
  3890. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  3891. soc->num_reo_dest_rings -
  3892. USE_2_IPA_RX_REO_RINGS, remap1,
  3893. remap2);
  3894. break;
  3895. case CDP_ARCH_TYPE_LI:
  3896. if (wlan_ipa_is_vlan_enabled()) {
  3897. hal_compute_reo_remap_ix2_ix3(
  3898. soc->hal_soc, ring,
  3899. soc->num_reo_dest_rings -
  3900. USE_2_IPA_RX_REO_RINGS, remap1,
  3901. remap2);
  3902. } else {
  3903. hal_compute_reo_remap_ix2_ix3(
  3904. soc->hal_soc, ring,
  3905. soc->num_reo_dest_rings -
  3906. USE_1_IPA_RX_REO_RING, remap1,
  3907. remap2);
  3908. }
  3909. hal_compute_reo_remap_ix0(soc->hal_soc, remap0);
  3910. break;
  3911. default:
  3912. dp_err("unknown arch_id 0x%x", soc->arch_id);
  3913. QDF_BUG(0);
  3914. }
  3915. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  3916. return true;
  3917. }
  3918. #ifdef IPA_WDI3_TX_TWO_PIPES
  3919. static bool dp_ipa_is_alt_tx_ring(int index)
  3920. {
  3921. return index == IPA_TX_ALT_RING_IDX;
  3922. }
  3923. static bool dp_ipa_is_alt_tx_comp_ring(int index)
  3924. {
  3925. return index == IPA_TX_ALT_COMP_RING_IDX;
  3926. }
  3927. #else /* !IPA_WDI3_TX_TWO_PIPES */
  3928. static bool dp_ipa_is_alt_tx_ring(int index)
  3929. {
  3930. return false;
  3931. }
  3932. static bool dp_ipa_is_alt_tx_comp_ring(int index)
  3933. {
  3934. return false;
  3935. }
  3936. #endif /* IPA_WDI3_TX_TWO_PIPES */
  3937. /**
  3938. * dp_ipa_get_tx_ring_size() - Get Tx ring size for IPA
  3939. *
  3940. * @tx_ring_num: Tx ring number
  3941. * @tx_ipa_ring_sz: Return param only updated for IPA.
  3942. * @soc_cfg_ctx: dp soc cfg context
  3943. *
  3944. * Return: None
  3945. */
  3946. static void dp_ipa_get_tx_ring_size(int tx_ring_num, int *tx_ipa_ring_sz,
  3947. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  3948. {
  3949. if (!soc_cfg_ctx->ipa_enabled)
  3950. return;
  3951. if (tx_ring_num == IPA_TCL_DATA_RING_IDX)
  3952. *tx_ipa_ring_sz = wlan_cfg_ipa_tx_ring_size(soc_cfg_ctx);
  3953. else if (dp_ipa_is_alt_tx_ring(tx_ring_num))
  3954. *tx_ipa_ring_sz = wlan_cfg_ipa_tx_alt_ring_size(soc_cfg_ctx);
  3955. }
  3956. /**
  3957. * dp_ipa_get_tx_comp_ring_size() - Get Tx comp ring size for IPA
  3958. *
  3959. * @tx_comp_ring_num: Tx comp ring number
  3960. * @tx_comp_ipa_ring_sz: Return param only updated for IPA.
  3961. * @soc_cfg_ctx: dp soc cfg context
  3962. *
  3963. * Return: None
  3964. */
  3965. static void dp_ipa_get_tx_comp_ring_size(int tx_comp_ring_num,
  3966. int *tx_comp_ipa_ring_sz,
  3967. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  3968. {
  3969. if (!soc_cfg_ctx->ipa_enabled)
  3970. return;
  3971. if (tx_comp_ring_num == IPA_TCL_DATA_RING_IDX)
  3972. *tx_comp_ipa_ring_sz =
  3973. wlan_cfg_ipa_tx_comp_ring_size(soc_cfg_ctx);
  3974. else if (dp_ipa_is_alt_tx_comp_ring(tx_comp_ring_num))
  3975. *tx_comp_ipa_ring_sz =
  3976. wlan_cfg_ipa_tx_alt_comp_ring_size(soc_cfg_ctx);
  3977. }
  3978. #else
  3979. static uint8_t dp_reo_ring_selection(uint32_t value, uint32_t *ring)
  3980. {
  3981. uint8_t num = 0;
  3982. switch (value) {
  3983. /* should we have all the different possible ring configs */
  3984. case 0xFF:
  3985. num = 8;
  3986. ring[0] = REO_REMAP_SW1;
  3987. ring[1] = REO_REMAP_SW2;
  3988. ring[2] = REO_REMAP_SW3;
  3989. ring[3] = REO_REMAP_SW4;
  3990. ring[4] = REO_REMAP_SW5;
  3991. ring[5] = REO_REMAP_SW6;
  3992. ring[6] = REO_REMAP_SW7;
  3993. ring[7] = REO_REMAP_SW8;
  3994. break;
  3995. case 0x3F:
  3996. num = 6;
  3997. ring[0] = REO_REMAP_SW1;
  3998. ring[1] = REO_REMAP_SW2;
  3999. ring[2] = REO_REMAP_SW3;
  4000. ring[3] = REO_REMAP_SW4;
  4001. ring[4] = REO_REMAP_SW5;
  4002. ring[5] = REO_REMAP_SW6;
  4003. break;
  4004. case 0xF:
  4005. num = 4;
  4006. ring[0] = REO_REMAP_SW1;
  4007. ring[1] = REO_REMAP_SW2;
  4008. ring[2] = REO_REMAP_SW3;
  4009. ring[3] = REO_REMAP_SW4;
  4010. break;
  4011. case 0xE:
  4012. num = 3;
  4013. ring[0] = REO_REMAP_SW2;
  4014. ring[1] = REO_REMAP_SW3;
  4015. ring[2] = REO_REMAP_SW4;
  4016. break;
  4017. case 0xD:
  4018. num = 3;
  4019. ring[0] = REO_REMAP_SW1;
  4020. ring[1] = REO_REMAP_SW3;
  4021. ring[2] = REO_REMAP_SW4;
  4022. break;
  4023. case 0xC:
  4024. num = 2;
  4025. ring[0] = REO_REMAP_SW3;
  4026. ring[1] = REO_REMAP_SW4;
  4027. break;
  4028. case 0xB:
  4029. num = 3;
  4030. ring[0] = REO_REMAP_SW1;
  4031. ring[1] = REO_REMAP_SW2;
  4032. ring[2] = REO_REMAP_SW4;
  4033. break;
  4034. case 0xA:
  4035. num = 2;
  4036. ring[0] = REO_REMAP_SW2;
  4037. ring[1] = REO_REMAP_SW4;
  4038. break;
  4039. case 0x9:
  4040. num = 2;
  4041. ring[0] = REO_REMAP_SW1;
  4042. ring[1] = REO_REMAP_SW4;
  4043. break;
  4044. case 0x8:
  4045. num = 1;
  4046. ring[0] = REO_REMAP_SW4;
  4047. break;
  4048. case 0x7:
  4049. num = 3;
  4050. ring[0] = REO_REMAP_SW1;
  4051. ring[1] = REO_REMAP_SW2;
  4052. ring[2] = REO_REMAP_SW3;
  4053. break;
  4054. case 0x6:
  4055. num = 2;
  4056. ring[0] = REO_REMAP_SW2;
  4057. ring[1] = REO_REMAP_SW3;
  4058. break;
  4059. case 0x5:
  4060. num = 2;
  4061. ring[0] = REO_REMAP_SW1;
  4062. ring[1] = REO_REMAP_SW3;
  4063. break;
  4064. case 0x4:
  4065. num = 1;
  4066. ring[0] = REO_REMAP_SW3;
  4067. break;
  4068. case 0x3:
  4069. num = 2;
  4070. ring[0] = REO_REMAP_SW1;
  4071. ring[1] = REO_REMAP_SW2;
  4072. break;
  4073. case 0x2:
  4074. num = 1;
  4075. ring[0] = REO_REMAP_SW2;
  4076. break;
  4077. case 0x1:
  4078. num = 1;
  4079. ring[0] = REO_REMAP_SW1;
  4080. break;
  4081. default:
  4082. dp_err("unknown reo ring map 0x%x", value);
  4083. QDF_BUG(0);
  4084. }
  4085. return num;
  4086. }
  4087. bool dp_reo_remap_config(struct dp_soc *soc,
  4088. uint32_t *remap0,
  4089. uint32_t *remap1,
  4090. uint32_t *remap2)
  4091. {
  4092. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  4093. uint32_t reo_config = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  4094. uint8_t num;
  4095. uint32_t ring[WLAN_CFG_NUM_REO_DEST_RING_MAX];
  4096. uint32_t value;
  4097. switch (offload_radio) {
  4098. case dp_nss_cfg_default:
  4099. value = reo_config & WLAN_CFG_NUM_REO_RINGS_MAP_MAX;
  4100. num = dp_reo_ring_selection(value, ring);
  4101. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  4102. num, remap1, remap2);
  4103. hal_compute_reo_remap_ix0(soc->hal_soc, remap0);
  4104. break;
  4105. case dp_nss_cfg_first_radio:
  4106. value = reo_config & 0xE;
  4107. num = dp_reo_ring_selection(value, ring);
  4108. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  4109. num, remap1, remap2);
  4110. break;
  4111. case dp_nss_cfg_second_radio:
  4112. value = reo_config & 0xD;
  4113. num = dp_reo_ring_selection(value, ring);
  4114. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  4115. num, remap1, remap2);
  4116. break;
  4117. case dp_nss_cfg_dbdc:
  4118. case dp_nss_cfg_dbtc:
  4119. /* return false if both or all are offloaded to NSS */
  4120. return false;
  4121. }
  4122. dp_debug("remap1 %x remap2 %x offload_radio %u",
  4123. *remap1, *remap2, offload_radio);
  4124. return true;
  4125. }
  4126. static void dp_ipa_get_tx_ring_size(int ring_num, int *tx_ipa_ring_sz,
  4127. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  4128. {
  4129. }
  4130. static void dp_ipa_get_tx_comp_ring_size(int tx_comp_ring_num,
  4131. int *tx_comp_ipa_ring_sz,
  4132. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  4133. {
  4134. }
  4135. #endif /* IPA_OFFLOAD */
  4136. /**
  4137. * dp_reo_frag_dst_set() - configure reo register to set the
  4138. * fragment destination ring
  4139. * @soc: Datapath soc
  4140. * @frag_dst_ring: output parameter to set fragment destination ring
  4141. *
  4142. * Based on offload_radio below fragment destination rings is selected
  4143. * 0 - TCL
  4144. * 1 - SW1
  4145. * 2 - SW2
  4146. * 3 - SW3
  4147. * 4 - SW4
  4148. * 5 - Release
  4149. * 6 - FW
  4150. * 7 - alternate select
  4151. *
  4152. * Return: void
  4153. */
  4154. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  4155. {
  4156. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  4157. switch (offload_radio) {
  4158. case dp_nss_cfg_default:
  4159. *frag_dst_ring = REO_REMAP_TCL;
  4160. break;
  4161. case dp_nss_cfg_first_radio:
  4162. /*
  4163. * This configuration is valid for single band radio which
  4164. * is also NSS offload.
  4165. */
  4166. case dp_nss_cfg_dbdc:
  4167. case dp_nss_cfg_dbtc:
  4168. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  4169. break;
  4170. default:
  4171. dp_init_err("%pK: dp_reo_frag_dst_set invalid offload radio config", soc);
  4172. break;
  4173. }
  4174. }
  4175. #ifdef ENABLE_VERBOSE_DEBUG
  4176. static void dp_enable_verbose_debug(struct dp_soc *soc)
  4177. {
  4178. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4179. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4180. if (soc_cfg_ctx->per_pkt_trace & dp_verbose_debug_mask)
  4181. is_dp_verbose_debug_enabled = true;
  4182. if (soc_cfg_ctx->per_pkt_trace & hal_verbose_debug_mask)
  4183. hal_set_verbose_debug(true);
  4184. else
  4185. hal_set_verbose_debug(false);
  4186. }
  4187. #else
  4188. static void dp_enable_verbose_debug(struct dp_soc *soc)
  4189. {
  4190. }
  4191. #endif
  4192. #ifdef WLAN_FEATURE_STATS_EXT
  4193. static inline void dp_create_ext_stats_event(struct dp_soc *soc)
  4194. {
  4195. qdf_event_create(&soc->rx_hw_stats_event);
  4196. }
  4197. #else
  4198. static inline void dp_create_ext_stats_event(struct dp_soc *soc)
  4199. {
  4200. }
  4201. #endif
  4202. static void dp_deinit_tx_pair_by_index(struct dp_soc *soc, int index)
  4203. {
  4204. int tcl_ring_num, wbm_ring_num;
  4205. wlan_cfg_get_tcl_wbm_ring_num_for_index(soc->wlan_cfg_ctx,
  4206. index,
  4207. &tcl_ring_num,
  4208. &wbm_ring_num);
  4209. if (tcl_ring_num == -1) {
  4210. dp_err("incorrect tcl ring num for index %u", index);
  4211. return;
  4212. }
  4213. wlan_minidump_remove(soc->tcl_data_ring[index].base_vaddr_unaligned,
  4214. soc->tcl_data_ring[index].alloc_size,
  4215. soc->ctrl_psoc,
  4216. WLAN_MD_DP_SRNG_TCL_DATA,
  4217. "tcl_data_ring");
  4218. dp_info("index %u tcl %u wbm %u", index, tcl_ring_num, wbm_ring_num);
  4219. dp_srng_deinit(soc, &soc->tcl_data_ring[index], TCL_DATA,
  4220. tcl_ring_num);
  4221. if (wbm_ring_num == INVALID_WBM_RING_NUM)
  4222. return;
  4223. wlan_minidump_remove(soc->tx_comp_ring[index].base_vaddr_unaligned,
  4224. soc->tx_comp_ring[index].alloc_size,
  4225. soc->ctrl_psoc,
  4226. WLAN_MD_DP_SRNG_TX_COMP,
  4227. "tcl_comp_ring");
  4228. dp_srng_deinit(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  4229. wbm_ring_num);
  4230. }
  4231. /**
  4232. * dp_init_tx_ring_pair_by_index() - The function inits tcl data/wbm completion
  4233. * ring pair
  4234. * @soc: DP soc pointer
  4235. * @index: index of soc->tcl_data or soc->tx_comp to initialize
  4236. *
  4237. * Return: QDF_STATUS_SUCCESS on success, error code otherwise.
  4238. */
  4239. static QDF_STATUS dp_init_tx_ring_pair_by_index(struct dp_soc *soc,
  4240. uint8_t index)
  4241. {
  4242. int tcl_ring_num, wbm_ring_num;
  4243. uint8_t bm_id;
  4244. if (index >= MAX_TCL_DATA_RINGS) {
  4245. dp_err("unexpected index!");
  4246. QDF_BUG(0);
  4247. goto fail1;
  4248. }
  4249. wlan_cfg_get_tcl_wbm_ring_num_for_index(soc->wlan_cfg_ctx,
  4250. index,
  4251. &tcl_ring_num,
  4252. &wbm_ring_num);
  4253. if (tcl_ring_num == -1) {
  4254. dp_err("incorrect tcl ring num for index %u", index);
  4255. goto fail1;
  4256. }
  4257. dp_info("index %u tcl %u wbm %u", index, tcl_ring_num, wbm_ring_num);
  4258. if (dp_srng_init(soc, &soc->tcl_data_ring[index], TCL_DATA,
  4259. tcl_ring_num, 0)) {
  4260. dp_err("dp_srng_init failed for tcl_data_ring");
  4261. goto fail1;
  4262. }
  4263. wlan_minidump_log(soc->tcl_data_ring[index].base_vaddr_unaligned,
  4264. soc->tcl_data_ring[index].alloc_size,
  4265. soc->ctrl_psoc,
  4266. WLAN_MD_DP_SRNG_TCL_DATA,
  4267. "tcl_data_ring");
  4268. if (wbm_ring_num == INVALID_WBM_RING_NUM)
  4269. goto set_rbm;
  4270. if (dp_srng_init(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  4271. wbm_ring_num, 0)) {
  4272. dp_err("dp_srng_init failed for tx_comp_ring");
  4273. goto fail1;
  4274. }
  4275. wlan_minidump_log(soc->tx_comp_ring[index].base_vaddr_unaligned,
  4276. soc->tx_comp_ring[index].alloc_size,
  4277. soc->ctrl_psoc,
  4278. WLAN_MD_DP_SRNG_TX_COMP,
  4279. "tcl_comp_ring");
  4280. set_rbm:
  4281. bm_id = wlan_cfg_get_rbm_id_for_index(soc->wlan_cfg_ctx, tcl_ring_num);
  4282. soc->arch_ops.tx_implicit_rbm_set(soc, tcl_ring_num, bm_id);
  4283. return QDF_STATUS_SUCCESS;
  4284. fail1:
  4285. return QDF_STATUS_E_FAILURE;
  4286. }
  4287. static void dp_free_tx_ring_pair_by_index(struct dp_soc *soc, uint8_t index)
  4288. {
  4289. dp_debug("index %u", index);
  4290. dp_srng_free(soc, &soc->tcl_data_ring[index]);
  4291. dp_srng_free(soc, &soc->tx_comp_ring[index]);
  4292. }
  4293. /**
  4294. * dp_alloc_tx_ring_pair_by_index() - The function allocs tcl data/wbm2sw
  4295. * ring pair for the given "index"
  4296. * @soc: DP soc pointer
  4297. * @index: index of soc->tcl_data or soc->tx_comp to initialize
  4298. *
  4299. * Return: QDF_STATUS_SUCCESS on success, error code otherwise.
  4300. */
  4301. static QDF_STATUS dp_alloc_tx_ring_pair_by_index(struct dp_soc *soc,
  4302. uint8_t index)
  4303. {
  4304. int tx_ring_size;
  4305. int tx_comp_ring_size;
  4306. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  4307. int cached = 0;
  4308. if (index >= MAX_TCL_DATA_RINGS) {
  4309. dp_err("unexpected index!");
  4310. QDF_BUG(0);
  4311. goto fail1;
  4312. }
  4313. dp_debug("index %u", index);
  4314. tx_ring_size = wlan_cfg_tx_ring_size(soc_cfg_ctx);
  4315. dp_ipa_get_tx_ring_size(index, &tx_ring_size, soc_cfg_ctx);
  4316. if (dp_srng_alloc(soc, &soc->tcl_data_ring[index], TCL_DATA,
  4317. tx_ring_size, cached)) {
  4318. dp_err("dp_srng_alloc failed for tcl_data_ring");
  4319. goto fail1;
  4320. }
  4321. tx_comp_ring_size = wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  4322. dp_ipa_get_tx_comp_ring_size(index, &tx_comp_ring_size, soc_cfg_ctx);
  4323. /* Enable cached TCL desc if NSS offload is disabled */
  4324. if (!wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx))
  4325. cached = WLAN_CFG_DST_RING_CACHED_DESC;
  4326. if (wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, index) ==
  4327. INVALID_WBM_RING_NUM)
  4328. return QDF_STATUS_SUCCESS;
  4329. if (dp_srng_alloc(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  4330. tx_comp_ring_size, cached)) {
  4331. dp_err("dp_srng_alloc failed for tx_comp_ring");
  4332. goto fail1;
  4333. }
  4334. return QDF_STATUS_SUCCESS;
  4335. fail1:
  4336. return QDF_STATUS_E_FAILURE;
  4337. }
  4338. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  4339. {
  4340. struct cdp_lro_hash_config lro_hash;
  4341. QDF_STATUS status;
  4342. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  4343. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  4344. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  4345. dp_err("LRO, GRO and RX hash disabled");
  4346. return QDF_STATUS_E_FAILURE;
  4347. }
  4348. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  4349. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  4350. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  4351. lro_hash.lro_enable = 1;
  4352. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  4353. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  4354. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  4355. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  4356. }
  4357. soc->arch_ops.get_rx_hash_key(soc, &lro_hash);
  4358. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  4359. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  4360. QDF_BUG(0);
  4361. dp_err("lro_hash_config not configured");
  4362. return QDF_STATUS_E_FAILURE;
  4363. }
  4364. status = soc->cdp_soc.ol_ops->lro_hash_config(soc->ctrl_psoc,
  4365. pdev->pdev_id,
  4366. &lro_hash);
  4367. if (!QDF_IS_STATUS_SUCCESS(status)) {
  4368. dp_err("failed to send lro_hash_config to FW %u", status);
  4369. return status;
  4370. }
  4371. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  4372. lro_hash.lro_enable, lro_hash.tcp_flag,
  4373. lro_hash.tcp_flag_mask);
  4374. dp_info("toeplitz_hash_ipv4:");
  4375. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4376. lro_hash.toeplitz_hash_ipv4,
  4377. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  4378. LRO_IPV4_SEED_ARR_SZ));
  4379. dp_info("toeplitz_hash_ipv6:");
  4380. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4381. lro_hash.toeplitz_hash_ipv6,
  4382. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  4383. LRO_IPV6_SEED_ARR_SZ));
  4384. return status;
  4385. }
  4386. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  4387. /**
  4388. * dp_reap_timer_init() - initialize the reap timer
  4389. * @soc: data path SoC handle
  4390. *
  4391. * Return: void
  4392. */
  4393. static void dp_reap_timer_init(struct dp_soc *soc)
  4394. {
  4395. /*
  4396. * Timer to reap rxdma status rings.
  4397. * Needed until we enable ppdu end interrupts
  4398. */
  4399. dp_monitor_reap_timer_init(soc);
  4400. dp_monitor_vdev_timer_init(soc);
  4401. }
  4402. /**
  4403. * dp_reap_timer_deinit() - de-initialize the reap timer
  4404. * @soc: data path SoC handle
  4405. *
  4406. * Return: void
  4407. */
  4408. static void dp_reap_timer_deinit(struct dp_soc *soc)
  4409. {
  4410. dp_monitor_reap_timer_deinit(soc);
  4411. }
  4412. #else
  4413. /* WIN use case */
  4414. static void dp_reap_timer_init(struct dp_soc *soc)
  4415. {
  4416. /* Configure LMAC rings in Polled mode */
  4417. if (soc->lmac_polled_mode) {
  4418. /*
  4419. * Timer to reap lmac rings.
  4420. */
  4421. qdf_timer_init(soc->osdev, &soc->lmac_reap_timer,
  4422. dp_service_lmac_rings, (void *)soc,
  4423. QDF_TIMER_TYPE_WAKE_APPS);
  4424. soc->lmac_timer_init = 1;
  4425. qdf_timer_mod(&soc->lmac_reap_timer, DP_INTR_POLL_TIMER_MS);
  4426. }
  4427. }
  4428. static void dp_reap_timer_deinit(struct dp_soc *soc)
  4429. {
  4430. if (soc->lmac_timer_init) {
  4431. qdf_timer_stop(&soc->lmac_reap_timer);
  4432. qdf_timer_free(&soc->lmac_reap_timer);
  4433. soc->lmac_timer_init = 0;
  4434. }
  4435. }
  4436. #endif
  4437. #ifdef QCA_HOST2FW_RXBUF_RING
  4438. /**
  4439. * dp_rxdma_ring_alloc() - allocate the RXDMA rings
  4440. * @soc: data path SoC handle
  4441. * @pdev: Physical device handle
  4442. *
  4443. * Return: 0 - success, > 0 - failure
  4444. */
  4445. static int dp_rxdma_ring_alloc(struct dp_soc *soc, struct dp_pdev *pdev)
  4446. {
  4447. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  4448. int max_mac_rings;
  4449. int i;
  4450. int ring_size;
  4451. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  4452. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  4453. ring_size = wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx);
  4454. for (i = 0; i < max_mac_rings; i++) {
  4455. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  4456. if (dp_srng_alloc(soc, &pdev->rx_mac_buf_ring[i],
  4457. RXDMA_BUF, ring_size, 0)) {
  4458. dp_init_err("%pK: failed rx mac ring setup", soc);
  4459. return QDF_STATUS_E_FAILURE;
  4460. }
  4461. }
  4462. return QDF_STATUS_SUCCESS;
  4463. }
  4464. /**
  4465. * dp_rxdma_ring_setup() - configure the RXDMA rings
  4466. * @soc: data path SoC handle
  4467. * @pdev: Physical device handle
  4468. *
  4469. * Return: 0 - success, > 0 - failure
  4470. */
  4471. static int dp_rxdma_ring_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  4472. {
  4473. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  4474. int max_mac_rings;
  4475. int i;
  4476. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  4477. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  4478. for (i = 0; i < max_mac_rings; i++) {
  4479. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  4480. if (dp_srng_init(soc, &pdev->rx_mac_buf_ring[i],
  4481. RXDMA_BUF, 1, i)) {
  4482. dp_init_err("%pK: failed rx mac ring setup", soc);
  4483. return QDF_STATUS_E_FAILURE;
  4484. }
  4485. }
  4486. return QDF_STATUS_SUCCESS;
  4487. }
  4488. /**
  4489. * dp_rxdma_ring_cleanup() - Deinit the RXDMA rings and reap timer
  4490. * @soc: data path SoC handle
  4491. * @pdev: Physical device handle
  4492. *
  4493. * Return: void
  4494. */
  4495. static void dp_rxdma_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev)
  4496. {
  4497. int i;
  4498. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  4499. dp_srng_deinit(soc, &pdev->rx_mac_buf_ring[i], RXDMA_BUF, 1);
  4500. dp_reap_timer_deinit(soc);
  4501. }
  4502. /**
  4503. * dp_rxdma_ring_free() - Free the RXDMA rings
  4504. * @pdev: Physical device handle
  4505. *
  4506. * Return: void
  4507. */
  4508. static void dp_rxdma_ring_free(struct dp_pdev *pdev)
  4509. {
  4510. int i;
  4511. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  4512. dp_srng_free(pdev->soc, &pdev->rx_mac_buf_ring[i]);
  4513. }
  4514. #else
  4515. static int dp_rxdma_ring_alloc(struct dp_soc *soc, struct dp_pdev *pdev)
  4516. {
  4517. return QDF_STATUS_SUCCESS;
  4518. }
  4519. static int dp_rxdma_ring_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  4520. {
  4521. return QDF_STATUS_SUCCESS;
  4522. }
  4523. static void dp_rxdma_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev)
  4524. {
  4525. dp_reap_timer_deinit(soc);
  4526. }
  4527. static void dp_rxdma_ring_free(struct dp_pdev *pdev)
  4528. {
  4529. }
  4530. #endif
  4531. /**
  4532. * dp_dscp_tid_map_setup() - Initialize the dscp-tid maps
  4533. * @pdev: DP_PDEV handle
  4534. *
  4535. * Return: void
  4536. */
  4537. static inline void
  4538. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  4539. {
  4540. uint8_t map_id;
  4541. struct dp_soc *soc = pdev->soc;
  4542. if (!soc)
  4543. return;
  4544. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  4545. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  4546. default_dscp_tid_map,
  4547. sizeof(default_dscp_tid_map));
  4548. }
  4549. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  4550. hal_tx_set_dscp_tid_map(soc->hal_soc,
  4551. default_dscp_tid_map,
  4552. map_id);
  4553. }
  4554. }
  4555. /**
  4556. * dp_pcp_tid_map_setup() - Initialize the pcp-tid maps
  4557. * @pdev: DP_PDEV handle
  4558. *
  4559. * Return: void
  4560. */
  4561. static inline void
  4562. dp_pcp_tid_map_setup(struct dp_pdev *pdev)
  4563. {
  4564. struct dp_soc *soc = pdev->soc;
  4565. if (!soc)
  4566. return;
  4567. qdf_mem_copy(soc->pcp_tid_map, default_pcp_tid_map,
  4568. sizeof(default_pcp_tid_map));
  4569. hal_tx_set_pcp_tid_map_default(soc->hal_soc, default_pcp_tid_map);
  4570. }
  4571. #ifdef IPA_OFFLOAD
  4572. /**
  4573. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  4574. * @soc: data path instance
  4575. * @pdev: core txrx pdev context
  4576. *
  4577. * Return: QDF_STATUS_SUCCESS: success
  4578. * QDF_STATUS_E_RESOURCES: Error return
  4579. */
  4580. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4581. struct dp_pdev *pdev)
  4582. {
  4583. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4584. int entries;
  4585. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4586. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4587. entries =
  4588. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  4589. /* Setup second Rx refill buffer ring */
  4590. if (dp_srng_alloc(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  4591. entries, 0)) {
  4592. dp_init_err("%pK: dp_srng_alloc failed second"
  4593. "rx refill ring", soc);
  4594. return QDF_STATUS_E_FAILURE;
  4595. }
  4596. }
  4597. return QDF_STATUS_SUCCESS;
  4598. }
  4599. #ifdef IPA_WDI3_VLAN_SUPPORT
  4600. static int dp_setup_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4601. struct dp_pdev *pdev)
  4602. {
  4603. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4604. int entries;
  4605. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4606. wlan_ipa_is_vlan_enabled()) {
  4607. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4608. entries =
  4609. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  4610. /* Setup second Rx refill buffer ring */
  4611. if (dp_srng_alloc(soc, &pdev->rx_refill_buf_ring3, RXDMA_BUF,
  4612. entries, 0)) {
  4613. dp_init_err("%pK: alloc failed for 3rd rx refill ring",
  4614. soc);
  4615. return QDF_STATUS_E_FAILURE;
  4616. }
  4617. }
  4618. return QDF_STATUS_SUCCESS;
  4619. }
  4620. static int dp_init_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4621. struct dp_pdev *pdev)
  4622. {
  4623. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4624. wlan_ipa_is_vlan_enabled()) {
  4625. if (dp_srng_init(soc, &pdev->rx_refill_buf_ring3, RXDMA_BUF,
  4626. IPA_RX_ALT_REFILL_BUF_RING_IDX,
  4627. pdev->pdev_id)) {
  4628. dp_init_err("%pK: init failed for 3rd rx refill ring",
  4629. soc);
  4630. return QDF_STATUS_E_FAILURE;
  4631. }
  4632. }
  4633. return QDF_STATUS_SUCCESS;
  4634. }
  4635. static void dp_deinit_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4636. struct dp_pdev *pdev)
  4637. {
  4638. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4639. wlan_ipa_is_vlan_enabled())
  4640. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring3, RXDMA_BUF, 0);
  4641. }
  4642. static void dp_free_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4643. struct dp_pdev *pdev)
  4644. {
  4645. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4646. wlan_ipa_is_vlan_enabled())
  4647. dp_srng_free(soc, &pdev->rx_refill_buf_ring3);
  4648. }
  4649. #else
  4650. static int dp_setup_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4651. struct dp_pdev *pdev)
  4652. {
  4653. return QDF_STATUS_SUCCESS;
  4654. }
  4655. static int dp_init_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4656. struct dp_pdev *pdev)
  4657. {
  4658. return QDF_STATUS_SUCCESS;
  4659. }
  4660. static void dp_deinit_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4661. struct dp_pdev *pdev)
  4662. {
  4663. }
  4664. static void dp_free_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4665. struct dp_pdev *pdev)
  4666. {
  4667. }
  4668. #endif
  4669. /**
  4670. * dp_deinit_ipa_rx_refill_buf_ring - deinit second Rx refill buffer ring
  4671. * @soc: data path instance
  4672. * @pdev: core txrx pdev context
  4673. *
  4674. * Return: void
  4675. */
  4676. static void dp_deinit_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4677. struct dp_pdev *pdev)
  4678. {
  4679. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  4680. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF, 0);
  4681. }
  4682. /**
  4683. * dp_init_ipa_rx_refill_buf_ring - Init second Rx refill buffer ring
  4684. * @soc: data path instance
  4685. * @pdev: core txrx pdev context
  4686. *
  4687. * Return: QDF_STATUS_SUCCESS: success
  4688. * QDF_STATUS_E_RESOURCES: Error return
  4689. */
  4690. static int dp_init_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4691. struct dp_pdev *pdev)
  4692. {
  4693. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4694. if (dp_srng_init(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  4695. IPA_RX_REFILL_BUF_RING_IDX, pdev->pdev_id)) {
  4696. dp_init_err("%pK: dp_srng_init failed second"
  4697. "rx refill ring", soc);
  4698. return QDF_STATUS_E_FAILURE;
  4699. }
  4700. }
  4701. if (dp_init_ipa_rx_alt_refill_buf_ring(soc, pdev)) {
  4702. dp_deinit_ipa_rx_refill_buf_ring(soc, pdev);
  4703. return QDF_STATUS_E_FAILURE;
  4704. }
  4705. return QDF_STATUS_SUCCESS;
  4706. }
  4707. /**
  4708. * dp_free_ipa_rx_refill_buf_ring - free second Rx refill buffer ring
  4709. * @soc: data path instance
  4710. * @pdev: core txrx pdev context
  4711. *
  4712. * Return: void
  4713. */
  4714. static void dp_free_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4715. struct dp_pdev *pdev)
  4716. {
  4717. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  4718. dp_srng_free(soc, &pdev->rx_refill_buf_ring2);
  4719. }
  4720. #else
  4721. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4722. struct dp_pdev *pdev)
  4723. {
  4724. return QDF_STATUS_SUCCESS;
  4725. }
  4726. static int dp_init_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4727. struct dp_pdev *pdev)
  4728. {
  4729. return QDF_STATUS_SUCCESS;
  4730. }
  4731. static void dp_deinit_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4732. struct dp_pdev *pdev)
  4733. {
  4734. }
  4735. static void dp_free_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4736. struct dp_pdev *pdev)
  4737. {
  4738. }
  4739. static int dp_setup_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4740. struct dp_pdev *pdev)
  4741. {
  4742. return QDF_STATUS_SUCCESS;
  4743. }
  4744. static void dp_deinit_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4745. struct dp_pdev *pdev)
  4746. {
  4747. }
  4748. static void dp_free_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4749. struct dp_pdev *pdev)
  4750. {
  4751. }
  4752. #endif
  4753. #ifdef WLAN_FEATURE_DP_CFG_EVENT_HISTORY
  4754. /**
  4755. * dp_soc_cfg_history_attach() - Allocate and attach datapath config events
  4756. * history
  4757. * @soc: DP soc handle
  4758. *
  4759. * Return: None
  4760. */
  4761. static void dp_soc_cfg_history_attach(struct dp_soc *soc)
  4762. {
  4763. dp_soc_frag_history_attach(soc, &soc->cfg_event_history,
  4764. DP_CFG_EVT_HIST_MAX_SLOTS,
  4765. DP_CFG_EVT_HIST_PER_SLOT_MAX,
  4766. sizeof(struct dp_cfg_event),
  4767. true, DP_CFG_EVENT_HIST_TYPE);
  4768. }
  4769. /**
  4770. * dp_soc_cfg_history_detach() - Detach and free DP config events history
  4771. * @soc: DP soc handle
  4772. *
  4773. * Return: none
  4774. */
  4775. static void dp_soc_cfg_history_detach(struct dp_soc *soc)
  4776. {
  4777. dp_soc_frag_history_detach(soc, &soc->cfg_event_history,
  4778. DP_CFG_EVT_HIST_MAX_SLOTS,
  4779. true, DP_CFG_EVENT_HIST_TYPE);
  4780. }
  4781. #else
  4782. static void dp_soc_cfg_history_attach(struct dp_soc *soc)
  4783. {
  4784. }
  4785. static void dp_soc_cfg_history_detach(struct dp_soc *soc)
  4786. {
  4787. }
  4788. #endif
  4789. #ifdef DP_TX_HW_DESC_HISTORY
  4790. /**
  4791. * dp_soc_tx_hw_desc_history_attach - Attach TX HW descriptor history
  4792. *
  4793. * @soc: DP soc handle
  4794. *
  4795. * Return: None
  4796. */
  4797. static void dp_soc_tx_hw_desc_history_attach(struct dp_soc *soc)
  4798. {
  4799. dp_soc_frag_history_attach(soc, &soc->tx_hw_desc_history,
  4800. DP_TX_HW_DESC_HIST_MAX_SLOTS,
  4801. DP_TX_HW_DESC_HIST_PER_SLOT_MAX,
  4802. sizeof(struct dp_tx_hw_desc_evt),
  4803. true, DP_TX_HW_DESC_HIST_TYPE);
  4804. }
  4805. static void dp_soc_tx_hw_desc_history_detach(struct dp_soc *soc)
  4806. {
  4807. dp_soc_frag_history_detach(soc, &soc->tx_hw_desc_history,
  4808. DP_TX_HW_DESC_HIST_MAX_SLOTS,
  4809. true, DP_TX_HW_DESC_HIST_TYPE);
  4810. }
  4811. #else /* DP_TX_HW_DESC_HISTORY */
  4812. static inline void
  4813. dp_soc_tx_hw_desc_history_attach(struct dp_soc *soc)
  4814. {
  4815. }
  4816. static inline void
  4817. dp_soc_tx_hw_desc_history_detach(struct dp_soc *soc)
  4818. {
  4819. }
  4820. #endif /* DP_TX_HW_DESC_HISTORY */
  4821. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  4822. #ifndef RX_DEFRAG_DO_NOT_REINJECT
  4823. /**
  4824. * dp_soc_rx_reinject_ring_history_attach - Attach the reo reinject ring
  4825. * history.
  4826. * @soc: DP soc handle
  4827. *
  4828. * Return: None
  4829. */
  4830. static void dp_soc_rx_reinject_ring_history_attach(struct dp_soc *soc)
  4831. {
  4832. soc->rx_reinject_ring_history =
  4833. dp_context_alloc_mem(soc, DP_RX_REINJECT_RING_HIST_TYPE,
  4834. sizeof(struct dp_rx_reinject_history));
  4835. if (soc->rx_reinject_ring_history)
  4836. qdf_atomic_init(&soc->rx_reinject_ring_history->index);
  4837. }
  4838. #else /* RX_DEFRAG_DO_NOT_REINJECT */
  4839. static inline void
  4840. dp_soc_rx_reinject_ring_history_attach(struct dp_soc *soc)
  4841. {
  4842. }
  4843. #endif /* RX_DEFRAG_DO_NOT_REINJECT */
  4844. /**
  4845. * dp_soc_rx_history_attach() - Attach the ring history record buffers
  4846. * @soc: DP soc structure
  4847. *
  4848. * This function allocates the memory for recording the rx ring, rx error
  4849. * ring and the reinject ring entries. There is no error returned in case
  4850. * of allocation failure since the record function checks if the history is
  4851. * initialized or not. We do not want to fail the driver load in case of
  4852. * failure to allocate memory for debug history.
  4853. *
  4854. * Return: None
  4855. */
  4856. static void dp_soc_rx_history_attach(struct dp_soc *soc)
  4857. {
  4858. int i;
  4859. uint32_t rx_ring_hist_size;
  4860. uint32_t rx_refill_ring_hist_size;
  4861. rx_ring_hist_size = sizeof(*soc->rx_ring_history[0]);
  4862. rx_refill_ring_hist_size = sizeof(*soc->rx_refill_ring_history[0]);
  4863. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  4864. soc->rx_ring_history[i] = dp_context_alloc_mem(
  4865. soc, DP_RX_RING_HIST_TYPE, rx_ring_hist_size);
  4866. if (soc->rx_ring_history[i])
  4867. qdf_atomic_init(&soc->rx_ring_history[i]->index);
  4868. }
  4869. soc->rx_err_ring_history = dp_context_alloc_mem(
  4870. soc, DP_RX_ERR_RING_HIST_TYPE, rx_ring_hist_size);
  4871. if (soc->rx_err_ring_history)
  4872. qdf_atomic_init(&soc->rx_err_ring_history->index);
  4873. dp_soc_rx_reinject_ring_history_attach(soc);
  4874. for (i = 0; i < MAX_PDEV_CNT; i++) {
  4875. soc->rx_refill_ring_history[i] = dp_context_alloc_mem(
  4876. soc,
  4877. DP_RX_REFILL_RING_HIST_TYPE,
  4878. rx_refill_ring_hist_size);
  4879. if (soc->rx_refill_ring_history[i])
  4880. qdf_atomic_init(&soc->rx_refill_ring_history[i]->index);
  4881. }
  4882. }
  4883. static void dp_soc_rx_history_detach(struct dp_soc *soc)
  4884. {
  4885. int i;
  4886. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  4887. dp_context_free_mem(soc, DP_RX_RING_HIST_TYPE,
  4888. soc->rx_ring_history[i]);
  4889. dp_context_free_mem(soc, DP_RX_ERR_RING_HIST_TYPE,
  4890. soc->rx_err_ring_history);
  4891. /*
  4892. * No need for a featurized detach since qdf_mem_free takes
  4893. * care of NULL pointer.
  4894. */
  4895. dp_context_free_mem(soc, DP_RX_REINJECT_RING_HIST_TYPE,
  4896. soc->rx_reinject_ring_history);
  4897. for (i = 0; i < MAX_PDEV_CNT; i++)
  4898. dp_context_free_mem(soc, DP_RX_REFILL_RING_HIST_TYPE,
  4899. soc->rx_refill_ring_history[i]);
  4900. }
  4901. #else
  4902. static inline void dp_soc_rx_history_attach(struct dp_soc *soc)
  4903. {
  4904. }
  4905. static inline void dp_soc_rx_history_detach(struct dp_soc *soc)
  4906. {
  4907. }
  4908. #endif
  4909. #ifdef WLAN_FEATURE_DP_MON_STATUS_RING_HISTORY
  4910. /**
  4911. * dp_soc_mon_status_ring_history_attach() - Attach the monitor status
  4912. * buffer record history.
  4913. * @soc: DP soc handle
  4914. *
  4915. * This function allocates memory to track the event for a monitor
  4916. * status buffer, before its parsed and freed.
  4917. *
  4918. * Return: None
  4919. */
  4920. static void dp_soc_mon_status_ring_history_attach(struct dp_soc *soc)
  4921. {
  4922. soc->mon_status_ring_history = dp_context_alloc_mem(soc,
  4923. DP_MON_STATUS_BUF_HIST_TYPE,
  4924. sizeof(struct dp_mon_status_ring_history));
  4925. if (!soc->mon_status_ring_history) {
  4926. dp_err("Failed to alloc memory for mon status ring history");
  4927. return;
  4928. }
  4929. }
  4930. /**
  4931. * dp_soc_mon_status_ring_history_detach() - Detach the monitor status buffer
  4932. * record history.
  4933. * @soc: DP soc handle
  4934. *
  4935. * Return: None
  4936. */
  4937. static void dp_soc_mon_status_ring_history_detach(struct dp_soc *soc)
  4938. {
  4939. dp_context_free_mem(soc, DP_MON_STATUS_BUF_HIST_TYPE,
  4940. soc->mon_status_ring_history);
  4941. }
  4942. #else
  4943. static void dp_soc_mon_status_ring_history_attach(struct dp_soc *soc)
  4944. {
  4945. }
  4946. static void dp_soc_mon_status_ring_history_detach(struct dp_soc *soc)
  4947. {
  4948. }
  4949. #endif
  4950. #ifdef WLAN_FEATURE_DP_TX_DESC_HISTORY
  4951. /**
  4952. * dp_soc_tx_history_attach() - Attach the ring history record buffers
  4953. * @soc: DP soc structure
  4954. *
  4955. * This function allocates the memory for recording the tx tcl ring and
  4956. * the tx comp ring entries. There is no error returned in case
  4957. * of allocation failure since the record function checks if the history is
  4958. * initialized or not. We do not want to fail the driver load in case of
  4959. * failure to allocate memory for debug history.
  4960. *
  4961. * Return: None
  4962. */
  4963. static void dp_soc_tx_history_attach(struct dp_soc *soc)
  4964. {
  4965. dp_soc_frag_history_attach(soc, &soc->tx_tcl_history,
  4966. DP_TX_TCL_HIST_MAX_SLOTS,
  4967. DP_TX_TCL_HIST_PER_SLOT_MAX,
  4968. sizeof(struct dp_tx_desc_event),
  4969. true, DP_TX_TCL_HIST_TYPE);
  4970. dp_soc_frag_history_attach(soc, &soc->tx_comp_history,
  4971. DP_TX_COMP_HIST_MAX_SLOTS,
  4972. DP_TX_COMP_HIST_PER_SLOT_MAX,
  4973. sizeof(struct dp_tx_desc_event),
  4974. true, DP_TX_COMP_HIST_TYPE);
  4975. }
  4976. /**
  4977. * dp_soc_tx_history_detach() - Detach the ring history record buffers
  4978. * @soc: DP soc structure
  4979. *
  4980. * This function frees the memory for recording the tx tcl ring and
  4981. * the tx comp ring entries.
  4982. *
  4983. * Return: None
  4984. */
  4985. static void dp_soc_tx_history_detach(struct dp_soc *soc)
  4986. {
  4987. dp_soc_frag_history_detach(soc, &soc->tx_tcl_history,
  4988. DP_TX_TCL_HIST_MAX_SLOTS,
  4989. true, DP_TX_TCL_HIST_TYPE);
  4990. dp_soc_frag_history_detach(soc, &soc->tx_comp_history,
  4991. DP_TX_COMP_HIST_MAX_SLOTS,
  4992. true, DP_TX_COMP_HIST_TYPE);
  4993. }
  4994. #else
  4995. static inline void dp_soc_tx_history_attach(struct dp_soc *soc)
  4996. {
  4997. }
  4998. static inline void dp_soc_tx_history_detach(struct dp_soc *soc)
  4999. {
  5000. }
  5001. #endif /* WLAN_FEATURE_DP_TX_DESC_HISTORY */
  5002. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  5003. QDF_STATUS
  5004. dp_rx_fst_attach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5005. {
  5006. struct dp_rx_fst *rx_fst = NULL;
  5007. QDF_STATUS ret = QDF_STATUS_SUCCESS;
  5008. /* for Lithium the below API is not registered
  5009. * hence fst attach happens for each pdev
  5010. */
  5011. if (!soc->arch_ops.dp_get_rx_fst)
  5012. return dp_rx_fst_attach(soc, pdev);
  5013. rx_fst = soc->arch_ops.dp_get_rx_fst();
  5014. /* for BE the FST attach is called only once per
  5015. * ML context. if rx_fst is already registered
  5016. * increase the ref count and return.
  5017. */
  5018. if (rx_fst) {
  5019. soc->rx_fst = rx_fst;
  5020. pdev->rx_fst = rx_fst;
  5021. soc->arch_ops.dp_rx_fst_ref();
  5022. } else {
  5023. ret = dp_rx_fst_attach(soc, pdev);
  5024. if ((ret != QDF_STATUS_SUCCESS) &&
  5025. (ret != QDF_STATUS_E_NOSUPPORT))
  5026. return ret;
  5027. soc->arch_ops.dp_set_rx_fst(soc->rx_fst);
  5028. soc->arch_ops.dp_rx_fst_ref();
  5029. }
  5030. return ret;
  5031. }
  5032. void
  5033. dp_rx_fst_detach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5034. {
  5035. struct dp_rx_fst *rx_fst = NULL;
  5036. /* for Lithium the below API is not registered
  5037. * hence fst detach happens for each pdev
  5038. */
  5039. if (!soc->arch_ops.dp_get_rx_fst) {
  5040. dp_rx_fst_detach(soc, pdev);
  5041. return;
  5042. }
  5043. rx_fst = soc->arch_ops.dp_get_rx_fst();
  5044. /* for BE the FST detach is called only when last
  5045. * ref count reaches 1.
  5046. */
  5047. if (rx_fst) {
  5048. if (soc->arch_ops.dp_rx_fst_deref() == 1)
  5049. dp_rx_fst_detach(soc, pdev);
  5050. }
  5051. pdev->rx_fst = NULL;
  5052. }
  5053. #elif defined(WLAN_SUPPORT_RX_FISA)
  5054. QDF_STATUS
  5055. dp_rx_fst_attach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5056. {
  5057. return dp_rx_fst_attach(soc, pdev);
  5058. }
  5059. void
  5060. dp_rx_fst_detach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5061. {
  5062. dp_rx_fst_detach(soc, pdev);
  5063. }
  5064. #else
  5065. QDF_STATUS
  5066. dp_rx_fst_attach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5067. {
  5068. return QDF_STATUS_SUCCESS;
  5069. }
  5070. void
  5071. dp_rx_fst_detach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5072. {
  5073. }
  5074. #endif
  5075. /**
  5076. * dp_pdev_attach_wifi3() - attach txrx pdev
  5077. * @txrx_soc: Datapath SOC handle
  5078. * @params: Params for PDEV attach
  5079. *
  5080. * Return: QDF_STATUS
  5081. */
  5082. static inline
  5083. QDF_STATUS dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  5084. struct cdp_pdev_attach_params *params)
  5085. {
  5086. qdf_size_t pdev_context_size;
  5087. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5088. struct dp_pdev *pdev = NULL;
  5089. uint8_t pdev_id = params->pdev_id;
  5090. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  5091. int nss_cfg;
  5092. QDF_STATUS ret;
  5093. pdev_context_size =
  5094. soc->arch_ops.txrx_get_context_size(DP_CONTEXT_TYPE_PDEV);
  5095. if (pdev_context_size)
  5096. pdev = dp_context_alloc_mem(soc, DP_PDEV_TYPE,
  5097. pdev_context_size);
  5098. if (!pdev) {
  5099. dp_init_err("%pK: DP PDEV memory allocation failed",
  5100. soc);
  5101. goto fail0;
  5102. }
  5103. wlan_minidump_log(pdev, sizeof(*pdev), soc->ctrl_psoc,
  5104. WLAN_MD_DP_PDEV, "dp_pdev");
  5105. soc_cfg_ctx = soc->wlan_cfg_ctx;
  5106. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  5107. if (!pdev->wlan_cfg_ctx) {
  5108. dp_init_err("%pK: pdev cfg_attach failed", soc);
  5109. goto fail1;
  5110. }
  5111. /*
  5112. * set nss pdev config based on soc config
  5113. */
  5114. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  5115. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  5116. (nss_cfg & (1 << pdev_id)));
  5117. pdev->soc = soc;
  5118. pdev->pdev_id = pdev_id;
  5119. soc->pdev_list[pdev_id] = pdev;
  5120. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  5121. soc->pdev_count++;
  5122. /* Allocate memory for pdev srng rings */
  5123. if (dp_pdev_srng_alloc(pdev)) {
  5124. dp_init_err("%pK: dp_pdev_srng_alloc failed", soc);
  5125. goto fail2;
  5126. }
  5127. /* Setup second Rx refill buffer ring */
  5128. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev)) {
  5129. dp_init_err("%pK: dp_srng_alloc failed rxrefill2 ring",
  5130. soc);
  5131. goto fail3;
  5132. }
  5133. /* Allocate memory for pdev rxdma rings */
  5134. if (dp_rxdma_ring_alloc(soc, pdev)) {
  5135. dp_init_err("%pK: dp_rxdma_ring_alloc failed", soc);
  5136. goto fail4;
  5137. }
  5138. /* Rx specific init */
  5139. if (dp_rx_pdev_desc_pool_alloc(pdev)) {
  5140. dp_init_err("%pK: dp_rx_pdev_attach failed", soc);
  5141. goto fail4;
  5142. }
  5143. if (dp_monitor_pdev_attach(pdev)) {
  5144. dp_init_err("%pK: dp_monitor_pdev_attach failed", soc);
  5145. goto fail5;
  5146. }
  5147. soc->arch_ops.txrx_pdev_attach(pdev, params);
  5148. /* Setup third Rx refill buffer ring */
  5149. if (dp_setup_ipa_rx_alt_refill_buf_ring(soc, pdev)) {
  5150. dp_init_err("%pK: dp_srng_alloc failed rxrefill3 ring",
  5151. soc);
  5152. goto fail6;
  5153. }
  5154. ret = dp_rx_fst_attach_wrapper(soc, pdev);
  5155. if ((ret != QDF_STATUS_SUCCESS) && (ret != QDF_STATUS_E_NOSUPPORT)) {
  5156. dp_init_err("%pK: RX FST attach failed: pdev %d err %d",
  5157. soc, pdev_id, ret);
  5158. goto fail7;
  5159. }
  5160. return QDF_STATUS_SUCCESS;
  5161. fail7:
  5162. dp_free_ipa_rx_alt_refill_buf_ring(soc, pdev);
  5163. fail6:
  5164. dp_monitor_pdev_detach(pdev);
  5165. fail5:
  5166. dp_rx_pdev_desc_pool_free(pdev);
  5167. fail4:
  5168. dp_rxdma_ring_free(pdev);
  5169. dp_free_ipa_rx_refill_buf_ring(soc, pdev);
  5170. fail3:
  5171. dp_pdev_srng_free(pdev);
  5172. fail2:
  5173. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  5174. fail1:
  5175. soc->pdev_list[pdev_id] = NULL;
  5176. qdf_mem_free(pdev);
  5177. fail0:
  5178. return QDF_STATUS_E_FAILURE;
  5179. }
  5180. /**
  5181. * dp_pdev_flush_pending_vdevs() - Flush all delete pending vdevs in pdev
  5182. * @pdev: Datapath PDEV handle
  5183. *
  5184. * This is the last chance to flush all pending dp vdevs/peers,
  5185. * some peer/vdev leak case like Non-SSR + peer unmap missing
  5186. * will be covered here.
  5187. *
  5188. * Return: None
  5189. */
  5190. static void dp_pdev_flush_pending_vdevs(struct dp_pdev *pdev)
  5191. {
  5192. struct dp_soc *soc = pdev->soc;
  5193. struct dp_vdev *vdev_arr[MAX_VDEV_CNT] = {0};
  5194. uint32_t i = 0;
  5195. uint32_t num_vdevs = 0;
  5196. struct dp_vdev *vdev = NULL;
  5197. if (TAILQ_EMPTY(&soc->inactive_vdev_list))
  5198. return;
  5199. qdf_spin_lock_bh(&soc->inactive_vdev_list_lock);
  5200. TAILQ_FOREACH(vdev, &soc->inactive_vdev_list,
  5201. inactive_list_elem) {
  5202. if (vdev->pdev != pdev)
  5203. continue;
  5204. vdev_arr[num_vdevs] = vdev;
  5205. num_vdevs++;
  5206. /* take reference to free */
  5207. dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CDP);
  5208. }
  5209. qdf_spin_unlock_bh(&soc->inactive_vdev_list_lock);
  5210. for (i = 0; i < num_vdevs; i++) {
  5211. dp_vdev_flush_peers((struct cdp_vdev *)vdev_arr[i], 0, 0);
  5212. dp_vdev_unref_delete(soc, vdev_arr[i], DP_MOD_ID_CDP);
  5213. }
  5214. }
  5215. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  5216. /**
  5217. * dp_vdev_stats_hw_offload_target_config() - Send HTT command to FW
  5218. * for enable/disable of HW vdev stats
  5219. * @soc: Datapath soc handle
  5220. * @pdev_id: INVALID_PDEV_ID for all pdevs or 0,1,2 for individual pdev
  5221. * @enable: flag to represent enable/disable of hw vdev stats
  5222. *
  5223. * Return: none
  5224. */
  5225. static void dp_vdev_stats_hw_offload_target_config(struct dp_soc *soc,
  5226. uint8_t pdev_id,
  5227. bool enable)
  5228. {
  5229. /* Check SOC level config for HW offload vdev stats support */
  5230. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  5231. dp_debug("%pK: HW vdev offload stats is disabled", soc);
  5232. return;
  5233. }
  5234. /* Send HTT command to FW for enable of stats */
  5235. dp_h2t_hw_vdev_stats_config_send(soc, pdev_id, enable, false, 0);
  5236. }
  5237. /**
  5238. * dp_vdev_stats_hw_offload_target_clear() - Clear HW vdev stats on target
  5239. * @soc: Datapath soc handle
  5240. * @pdev_id: pdev_id (0,1,2)
  5241. * @vdev_id_bitmask: bitmask with vdev_id(s) for which stats are to be
  5242. * cleared on HW
  5243. *
  5244. * Return: none
  5245. */
  5246. static
  5247. void dp_vdev_stats_hw_offload_target_clear(struct dp_soc *soc, uint8_t pdev_id,
  5248. uint64_t vdev_id_bitmask)
  5249. {
  5250. /* Check SOC level config for HW offload vdev stats support */
  5251. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  5252. dp_debug("%pK: HW vdev offload stats is disabled", soc);
  5253. return;
  5254. }
  5255. /* Send HTT command to FW for reset of stats */
  5256. dp_h2t_hw_vdev_stats_config_send(soc, pdev_id, true, true,
  5257. vdev_id_bitmask);
  5258. }
  5259. #else
  5260. static void
  5261. dp_vdev_stats_hw_offload_target_config(struct dp_soc *soc, uint8_t pdev_id,
  5262. bool enable)
  5263. {
  5264. }
  5265. static
  5266. void dp_vdev_stats_hw_offload_target_clear(struct dp_soc *soc, uint8_t pdev_id,
  5267. uint64_t vdev_id_bitmask)
  5268. {
  5269. }
  5270. #endif /*QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT */
  5271. /**
  5272. * dp_pdev_deinit() - Deinit txrx pdev
  5273. * @txrx_pdev: Datapath PDEV handle
  5274. * @force: Force deinit
  5275. *
  5276. * Return: None
  5277. */
  5278. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  5279. {
  5280. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  5281. qdf_nbuf_t curr_nbuf, next_nbuf;
  5282. if (pdev->pdev_deinit)
  5283. return;
  5284. dp_tx_me_exit(pdev);
  5285. dp_rx_pdev_buffers_free(pdev);
  5286. dp_rx_pdev_desc_pool_deinit(pdev);
  5287. dp_pdev_bkp_stats_detach(pdev);
  5288. qdf_event_destroy(&pdev->fw_peer_stats_event);
  5289. qdf_event_destroy(&pdev->fw_stats_event);
  5290. qdf_event_destroy(&pdev->fw_obss_stats_event);
  5291. if (pdev->sojourn_buf)
  5292. qdf_nbuf_free(pdev->sojourn_buf);
  5293. dp_pdev_flush_pending_vdevs(pdev);
  5294. dp_tx_desc_flush(pdev, NULL, true);
  5295. qdf_spinlock_destroy(&pdev->tx_mutex);
  5296. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  5297. dp_monitor_pdev_deinit(pdev);
  5298. dp_pdev_srng_deinit(pdev);
  5299. dp_ipa_uc_detach(pdev->soc, pdev);
  5300. dp_deinit_ipa_rx_alt_refill_buf_ring(pdev->soc, pdev);
  5301. dp_deinit_ipa_rx_refill_buf_ring(pdev->soc, pdev);
  5302. dp_rxdma_ring_cleanup(pdev->soc, pdev);
  5303. curr_nbuf = pdev->invalid_peer_head_msdu;
  5304. while (curr_nbuf) {
  5305. next_nbuf = qdf_nbuf_next(curr_nbuf);
  5306. dp_rx_nbuf_free(curr_nbuf);
  5307. curr_nbuf = next_nbuf;
  5308. }
  5309. pdev->invalid_peer_head_msdu = NULL;
  5310. pdev->invalid_peer_tail_msdu = NULL;
  5311. dp_wdi_event_detach(pdev);
  5312. pdev->pdev_deinit = 1;
  5313. }
  5314. /**
  5315. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  5316. * @psoc: Datapath psoc handle
  5317. * @pdev_id: Id of datapath PDEV handle
  5318. * @force: Force deinit
  5319. *
  5320. * Return: QDF_STATUS
  5321. */
  5322. static QDF_STATUS
  5323. dp_pdev_deinit_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id,
  5324. int force)
  5325. {
  5326. struct dp_pdev *txrx_pdev;
  5327. txrx_pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)psoc,
  5328. pdev_id);
  5329. if (!txrx_pdev)
  5330. return QDF_STATUS_E_FAILURE;
  5331. dp_pdev_deinit((struct cdp_pdev *)txrx_pdev, force);
  5332. return QDF_STATUS_SUCCESS;
  5333. }
  5334. /**
  5335. * dp_pdev_post_attach() - Do post pdev attach after dev_alloc_name
  5336. * @txrx_pdev: Datapath PDEV handle
  5337. *
  5338. * Return: None
  5339. */
  5340. static void dp_pdev_post_attach(struct cdp_pdev *txrx_pdev)
  5341. {
  5342. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  5343. dp_monitor_tx_capture_debugfs_init(pdev);
  5344. if (dp_pdev_htt_stats_dbgfs_init(pdev)) {
  5345. dp_init_err("%pK: Failed to initialize pdev HTT stats debugfs", pdev->soc);
  5346. }
  5347. }
  5348. /**
  5349. * dp_pdev_post_attach_wifi3() - attach txrx pdev post
  5350. * @soc: Datapath soc handle
  5351. * @pdev_id: pdev id of pdev
  5352. *
  5353. * Return: QDF_STATUS
  5354. */
  5355. static int dp_pdev_post_attach_wifi3(struct cdp_soc_t *soc,
  5356. uint8_t pdev_id)
  5357. {
  5358. struct dp_pdev *pdev;
  5359. pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  5360. pdev_id);
  5361. if (!pdev) {
  5362. dp_init_err("%pK: DP PDEV is Null for pdev id %d",
  5363. (struct dp_soc *)soc, pdev_id);
  5364. return QDF_STATUS_E_FAILURE;
  5365. }
  5366. dp_pdev_post_attach((struct cdp_pdev *)pdev);
  5367. return QDF_STATUS_SUCCESS;
  5368. }
  5369. /**
  5370. * dp_pdev_detach() - Complete rest of pdev detach
  5371. * @txrx_pdev: Datapath PDEV handle
  5372. * @force: Force deinit
  5373. *
  5374. * Return: None
  5375. */
  5376. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  5377. {
  5378. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  5379. struct dp_soc *soc = pdev->soc;
  5380. dp_rx_fst_detach_wrapper(soc, pdev);
  5381. dp_pdev_htt_stats_dbgfs_deinit(pdev);
  5382. dp_rx_pdev_desc_pool_free(pdev);
  5383. dp_monitor_pdev_detach(pdev);
  5384. dp_rxdma_ring_free(pdev);
  5385. dp_free_ipa_rx_refill_buf_ring(soc, pdev);
  5386. dp_free_ipa_rx_alt_refill_buf_ring(soc, pdev);
  5387. dp_pdev_srng_free(pdev);
  5388. soc->pdev_count--;
  5389. soc->pdev_list[pdev->pdev_id] = NULL;
  5390. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  5391. wlan_minidump_remove(pdev, sizeof(*pdev), soc->ctrl_psoc,
  5392. WLAN_MD_DP_PDEV, "dp_pdev");
  5393. dp_context_free_mem(soc, DP_PDEV_TYPE, pdev);
  5394. }
  5395. /**
  5396. * dp_pdev_detach_wifi3() - detach txrx pdev
  5397. * @psoc: Datapath soc handle
  5398. * @pdev_id: pdev id of pdev
  5399. * @force: Force detach
  5400. *
  5401. * Return: QDF_STATUS
  5402. */
  5403. static QDF_STATUS dp_pdev_detach_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id,
  5404. int force)
  5405. {
  5406. struct dp_pdev *pdev;
  5407. struct dp_soc *soc = (struct dp_soc *)psoc;
  5408. pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)psoc,
  5409. pdev_id);
  5410. if (!pdev) {
  5411. dp_init_err("%pK: DP PDEV is Null for pdev id %d",
  5412. (struct dp_soc *)psoc, pdev_id);
  5413. return QDF_STATUS_E_FAILURE;
  5414. }
  5415. soc->arch_ops.txrx_pdev_detach(pdev);
  5416. dp_pdev_detach((struct cdp_pdev *)pdev, force);
  5417. return QDF_STATUS_SUCCESS;
  5418. }
  5419. #ifndef DP_UMAC_HW_RESET_SUPPORT
  5420. static inline
  5421. #endif
  5422. void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  5423. {
  5424. struct reo_desc_list_node *desc;
  5425. struct dp_rx_tid *rx_tid;
  5426. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  5427. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  5428. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  5429. rx_tid = &desc->rx_tid;
  5430. qdf_mem_unmap_nbytes_single(soc->osdev,
  5431. rx_tid->hw_qdesc_paddr,
  5432. QDF_DMA_BIDIRECTIONAL,
  5433. rx_tid->hw_qdesc_alloc_size);
  5434. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  5435. qdf_mem_free(desc);
  5436. }
  5437. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  5438. qdf_list_destroy(&soc->reo_desc_freelist);
  5439. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  5440. }
  5441. #ifdef WLAN_DP_FEATURE_DEFERRED_REO_QDESC_DESTROY
  5442. /**
  5443. * dp_reo_desc_deferred_freelist_create() - Initialize the resources used
  5444. * for deferred reo desc list
  5445. * @soc: Datapath soc handle
  5446. *
  5447. * Return: void
  5448. */
  5449. static void dp_reo_desc_deferred_freelist_create(struct dp_soc *soc)
  5450. {
  5451. qdf_spinlock_create(&soc->reo_desc_deferred_freelist_lock);
  5452. qdf_list_create(&soc->reo_desc_deferred_freelist,
  5453. REO_DESC_DEFERRED_FREELIST_SIZE);
  5454. soc->reo_desc_deferred_freelist_init = true;
  5455. }
  5456. /**
  5457. * dp_reo_desc_deferred_freelist_destroy() - loop the deferred free list &
  5458. * free the leftover REO QDESCs
  5459. * @soc: Datapath soc handle
  5460. *
  5461. * Return: void
  5462. */
  5463. static void dp_reo_desc_deferred_freelist_destroy(struct dp_soc *soc)
  5464. {
  5465. struct reo_desc_deferred_freelist_node *desc;
  5466. qdf_spin_lock_bh(&soc->reo_desc_deferred_freelist_lock);
  5467. soc->reo_desc_deferred_freelist_init = false;
  5468. while (qdf_list_remove_front(&soc->reo_desc_deferred_freelist,
  5469. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  5470. qdf_mem_unmap_nbytes_single(soc->osdev,
  5471. desc->hw_qdesc_paddr,
  5472. QDF_DMA_BIDIRECTIONAL,
  5473. desc->hw_qdesc_alloc_size);
  5474. qdf_mem_free(desc->hw_qdesc_vaddr_unaligned);
  5475. qdf_mem_free(desc);
  5476. }
  5477. qdf_spin_unlock_bh(&soc->reo_desc_deferred_freelist_lock);
  5478. qdf_list_destroy(&soc->reo_desc_deferred_freelist);
  5479. qdf_spinlock_destroy(&soc->reo_desc_deferred_freelist_lock);
  5480. }
  5481. #else
  5482. static inline void dp_reo_desc_deferred_freelist_create(struct dp_soc *soc)
  5483. {
  5484. }
  5485. static inline void dp_reo_desc_deferred_freelist_destroy(struct dp_soc *soc)
  5486. {
  5487. }
  5488. #endif /* !WLAN_DP_FEATURE_DEFERRED_REO_QDESC_DESTROY */
  5489. /**
  5490. * dp_soc_reset_txrx_ring_map() - reset tx ring map
  5491. * @soc: DP SOC handle
  5492. *
  5493. */
  5494. static void dp_soc_reset_txrx_ring_map(struct dp_soc *soc)
  5495. {
  5496. uint32_t i;
  5497. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++)
  5498. soc->tx_ring_map[i] = 0;
  5499. }
  5500. /**
  5501. * dp_soc_print_inactive_objects() - prints inactive peer and vdev list
  5502. * @soc: DP SOC handle
  5503. *
  5504. */
  5505. static void dp_soc_print_inactive_objects(struct dp_soc *soc)
  5506. {
  5507. struct dp_peer *peer = NULL;
  5508. struct dp_peer *tmp_peer = NULL;
  5509. struct dp_vdev *vdev = NULL;
  5510. struct dp_vdev *tmp_vdev = NULL;
  5511. int i = 0;
  5512. uint32_t count;
  5513. if (TAILQ_EMPTY(&soc->inactive_peer_list) &&
  5514. TAILQ_EMPTY(&soc->inactive_vdev_list))
  5515. return;
  5516. TAILQ_FOREACH_SAFE(peer, &soc->inactive_peer_list,
  5517. inactive_list_elem, tmp_peer) {
  5518. for (i = 0; i < DP_MOD_ID_MAX; i++) {
  5519. count = qdf_atomic_read(&peer->mod_refs[i]);
  5520. if (count)
  5521. DP_PRINT_STATS("peer %pK Module id %u ==> %u",
  5522. peer, i, count);
  5523. }
  5524. }
  5525. TAILQ_FOREACH_SAFE(vdev, &soc->inactive_vdev_list,
  5526. inactive_list_elem, tmp_vdev) {
  5527. for (i = 0; i < DP_MOD_ID_MAX; i++) {
  5528. count = qdf_atomic_read(&vdev->mod_refs[i]);
  5529. if (count)
  5530. DP_PRINT_STATS("vdev %pK Module id %u ==> %u",
  5531. vdev, i, count);
  5532. }
  5533. }
  5534. QDF_BUG(0);
  5535. }
  5536. /**
  5537. * dp_soc_deinit() - Deinitialize txrx SOC
  5538. * @txrx_soc: Opaque DP SOC handle
  5539. *
  5540. * Return: None
  5541. */
  5542. static void dp_soc_deinit(void *txrx_soc)
  5543. {
  5544. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5545. struct htt_soc *htt_soc = soc->htt_handle;
  5546. qdf_atomic_set(&soc->cmn_init_done, 0);
  5547. if (soc->arch_ops.txrx_soc_ppeds_stop)
  5548. soc->arch_ops.txrx_soc_ppeds_stop(soc);
  5549. soc->arch_ops.txrx_soc_deinit(soc);
  5550. dp_monitor_soc_deinit(soc);
  5551. /* free peer tables & AST tables allocated during peer_map_attach */
  5552. if (soc->peer_map_attach_success) {
  5553. dp_peer_find_detach(soc);
  5554. soc->arch_ops.txrx_peer_map_detach(soc);
  5555. soc->peer_map_attach_success = FALSE;
  5556. }
  5557. qdf_flush_work(&soc->htt_stats.work);
  5558. qdf_disable_work(&soc->htt_stats.work);
  5559. qdf_spinlock_destroy(&soc->htt_stats.lock);
  5560. dp_soc_reset_txrx_ring_map(soc);
  5561. dp_reo_desc_freelist_destroy(soc);
  5562. dp_reo_desc_deferred_freelist_destroy(soc);
  5563. DEINIT_RX_HW_STATS_LOCK(soc);
  5564. qdf_spinlock_destroy(&soc->ast_lock);
  5565. dp_peer_mec_spinlock_destroy(soc);
  5566. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  5567. qdf_nbuf_queue_free(&soc->invalid_buf_queue);
  5568. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  5569. qdf_spinlock_destroy(&soc->vdev_map_lock);
  5570. dp_reo_cmdlist_destroy(soc);
  5571. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  5572. dp_soc_tx_desc_sw_pools_deinit(soc);
  5573. dp_soc_srng_deinit(soc);
  5574. dp_hw_link_desc_ring_deinit(soc);
  5575. dp_soc_print_inactive_objects(soc);
  5576. qdf_spinlock_destroy(&soc->inactive_peer_list_lock);
  5577. qdf_spinlock_destroy(&soc->inactive_vdev_list_lock);
  5578. htt_soc_htc_dealloc(soc->htt_handle);
  5579. htt_soc_detach(htt_soc);
  5580. /* Free wbm sg list and reset flags in down path */
  5581. dp_rx_wbm_sg_list_deinit(soc);
  5582. wlan_minidump_remove(soc, sizeof(*soc), soc->ctrl_psoc,
  5583. WLAN_MD_DP_SOC, "dp_soc");
  5584. }
  5585. /**
  5586. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  5587. * @txrx_soc: Opaque DP SOC handle
  5588. *
  5589. * Return: None
  5590. */
  5591. static void dp_soc_deinit_wifi3(struct cdp_soc_t *txrx_soc)
  5592. {
  5593. dp_soc_deinit(txrx_soc);
  5594. }
  5595. /**
  5596. * dp_soc_detach() - Detach rest of txrx SOC
  5597. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  5598. *
  5599. * Return: None
  5600. */
  5601. static void dp_soc_detach(struct cdp_soc_t *txrx_soc)
  5602. {
  5603. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5604. soc->arch_ops.txrx_soc_detach(soc);
  5605. dp_runtime_deinit();
  5606. dp_sysfs_deinitialize_stats(soc);
  5607. dp_soc_swlm_detach(soc);
  5608. dp_soc_tx_desc_sw_pools_free(soc);
  5609. dp_soc_srng_free(soc);
  5610. dp_hw_link_desc_ring_free(soc);
  5611. dp_hw_link_desc_pool_banks_free(soc, WLAN_INVALID_PDEV_ID);
  5612. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  5613. dp_soc_tx_hw_desc_history_detach(soc);
  5614. dp_soc_tx_history_detach(soc);
  5615. dp_soc_mon_status_ring_history_detach(soc);
  5616. dp_soc_rx_history_detach(soc);
  5617. dp_soc_cfg_history_detach(soc);
  5618. if (!dp_monitor_modularized_enable()) {
  5619. dp_mon_soc_detach_wrapper(soc);
  5620. }
  5621. qdf_mem_free(soc->cdp_soc.ops);
  5622. qdf_mem_free(soc);
  5623. }
  5624. /**
  5625. * dp_soc_detach_wifi3() - Detach txrx SOC
  5626. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  5627. *
  5628. * Return: None
  5629. */
  5630. static void dp_soc_detach_wifi3(struct cdp_soc_t *txrx_soc)
  5631. {
  5632. dp_soc_detach(txrx_soc);
  5633. }
  5634. #ifdef QCA_HOST2FW_RXBUF_RING
  5635. static inline void
  5636. dp_htt_setup_rxdma_err_dst_ring(struct dp_soc *soc, int mac_id,
  5637. int lmac_id)
  5638. {
  5639. if (soc->rxdma_err_dst_ring[lmac_id].hal_srng)
  5640. htt_srng_setup(soc->htt_handle, mac_id,
  5641. soc->rxdma_err_dst_ring[lmac_id].hal_srng,
  5642. RXDMA_DST);
  5643. }
  5644. #ifdef IPA_WDI3_VLAN_SUPPORT
  5645. static inline
  5646. void dp_rxdma_setup_refill_ring3(struct dp_soc *soc,
  5647. struct dp_pdev *pdev,
  5648. uint8_t idx)
  5649. {
  5650. if (pdev->rx_refill_buf_ring3.hal_srng)
  5651. htt_srng_setup(soc->htt_handle, idx,
  5652. pdev->rx_refill_buf_ring3.hal_srng,
  5653. RXDMA_BUF);
  5654. }
  5655. #else
  5656. static inline
  5657. void dp_rxdma_setup_refill_ring3(struct dp_soc *soc,
  5658. struct dp_pdev *pdev,
  5659. uint8_t idx)
  5660. { }
  5661. #endif
  5662. /**
  5663. * dp_rxdma_ring_config() - configure the RX DMA rings
  5664. * @soc: data path SoC handle
  5665. *
  5666. * This function is used to configure the MAC rings.
  5667. * On MCL host provides buffers in Host2FW ring
  5668. * FW refills (copies) buffers to the ring and updates
  5669. * ring_idx in register
  5670. *
  5671. * Return: zero on success, non-zero on failure
  5672. */
  5673. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  5674. {
  5675. int i;
  5676. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5677. for (i = 0; i < MAX_PDEV_CNT; i++) {
  5678. struct dp_pdev *pdev = soc->pdev_list[i];
  5679. if (pdev) {
  5680. int mac_id;
  5681. int max_mac_rings =
  5682. wlan_cfg_get_num_mac_rings
  5683. (pdev->wlan_cfg_ctx);
  5684. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, 0, i);
  5685. htt_srng_setup(soc->htt_handle, i,
  5686. soc->rx_refill_buf_ring[lmac_id]
  5687. .hal_srng,
  5688. RXDMA_BUF);
  5689. if (pdev->rx_refill_buf_ring2.hal_srng)
  5690. htt_srng_setup(soc->htt_handle, i,
  5691. pdev->rx_refill_buf_ring2
  5692. .hal_srng,
  5693. RXDMA_BUF);
  5694. dp_rxdma_setup_refill_ring3(soc, pdev, i);
  5695. dp_update_num_mac_rings_for_dbs(soc, &max_mac_rings);
  5696. dp_err("pdev_id %d max_mac_rings %d",
  5697. pdev->pdev_id, max_mac_rings);
  5698. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  5699. int mac_for_pdev =
  5700. dp_get_mac_id_for_pdev(mac_id,
  5701. pdev->pdev_id);
  5702. /*
  5703. * Obtain lmac id from pdev to access the LMAC
  5704. * ring in soc context
  5705. */
  5706. lmac_id =
  5707. dp_get_lmac_id_for_pdev_id(soc,
  5708. mac_id,
  5709. pdev->pdev_id);
  5710. QDF_TRACE(QDF_MODULE_ID_TXRX,
  5711. QDF_TRACE_LEVEL_ERROR,
  5712. FL("mac_id %d"), mac_for_pdev);
  5713. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  5714. pdev->rx_mac_buf_ring[mac_id]
  5715. .hal_srng,
  5716. RXDMA_BUF);
  5717. if (!soc->rxdma2sw_rings_not_supported)
  5718. dp_htt_setup_rxdma_err_dst_ring(soc,
  5719. mac_for_pdev, lmac_id);
  5720. /* Configure monitor mode rings */
  5721. status = dp_monitor_htt_srng_setup(soc, pdev,
  5722. lmac_id,
  5723. mac_for_pdev);
  5724. if (status != QDF_STATUS_SUCCESS) {
  5725. dp_err("Failed to send htt monitor messages to target");
  5726. return status;
  5727. }
  5728. }
  5729. }
  5730. }
  5731. dp_reap_timer_init(soc);
  5732. return status;
  5733. }
  5734. #else
  5735. /* This is only for WIN */
  5736. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  5737. {
  5738. int i;
  5739. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5740. int mac_for_pdev;
  5741. int lmac_id;
  5742. /* Configure monitor mode rings */
  5743. dp_monitor_soc_htt_srng_setup(soc);
  5744. for (i = 0; i < MAX_PDEV_CNT; i++) {
  5745. struct dp_pdev *pdev = soc->pdev_list[i];
  5746. if (!pdev)
  5747. continue;
  5748. mac_for_pdev = i;
  5749. lmac_id = dp_get_lmac_id_for_pdev_id(soc, 0, i);
  5750. if (soc->rx_refill_buf_ring[lmac_id].hal_srng)
  5751. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  5752. soc->rx_refill_buf_ring[lmac_id].
  5753. hal_srng, RXDMA_BUF);
  5754. /* Configure monitor mode rings */
  5755. dp_monitor_htt_srng_setup(soc, pdev,
  5756. lmac_id,
  5757. mac_for_pdev);
  5758. if (!soc->rxdma2sw_rings_not_supported)
  5759. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  5760. soc->rxdma_err_dst_ring[lmac_id].hal_srng,
  5761. RXDMA_DST);
  5762. }
  5763. dp_reap_timer_init(soc);
  5764. return status;
  5765. }
  5766. #endif
  5767. /**
  5768. * dp_rx_target_fst_config() - configure the RXOLE Flow Search Engine
  5769. *
  5770. * This function is used to configure the FSE HW block in RX OLE on a
  5771. * per pdev basis. Here, we will be programming parameters related to
  5772. * the Flow Search Table.
  5773. *
  5774. * @soc: data path SoC handle
  5775. *
  5776. * Return: zero on success, non-zero on failure
  5777. */
  5778. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  5779. static QDF_STATUS
  5780. dp_rx_target_fst_config(struct dp_soc *soc)
  5781. {
  5782. int i;
  5783. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5784. for (i = 0; i < MAX_PDEV_CNT; i++) {
  5785. struct dp_pdev *pdev = soc->pdev_list[i];
  5786. /* Flow search is not enabled if NSS offload is enabled */
  5787. if (pdev &&
  5788. !wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  5789. status = dp_rx_flow_send_fst_fw_setup(pdev->soc, pdev);
  5790. if (status != QDF_STATUS_SUCCESS)
  5791. break;
  5792. }
  5793. }
  5794. return status;
  5795. }
  5796. #elif defined(WLAN_SUPPORT_RX_FISA)
  5797. /**
  5798. * dp_rx_target_fst_config() - Configure RX OLE FSE engine in HW
  5799. * @soc: SoC handle
  5800. *
  5801. * Return: Success
  5802. */
  5803. static inline QDF_STATUS dp_rx_target_fst_config(struct dp_soc *soc)
  5804. {
  5805. QDF_STATUS status;
  5806. struct dp_rx_fst *fst = soc->rx_fst;
  5807. /* Check if it is enabled in the INI */
  5808. if (!soc->fisa_enable) {
  5809. dp_err("RX FISA feature is disabled");
  5810. return QDF_STATUS_E_NOSUPPORT;
  5811. }
  5812. status = dp_rx_flow_send_fst_fw_setup(soc, soc->pdev_list[0]);
  5813. if (QDF_IS_STATUS_ERROR(status)) {
  5814. dp_err("dp_rx_flow_send_fst_fw_setup failed %d",
  5815. status);
  5816. return status;
  5817. }
  5818. if (soc->fst_cmem_base) {
  5819. soc->fst_in_cmem = true;
  5820. dp_rx_fst_update_cmem_params(soc, fst->max_entries,
  5821. soc->fst_cmem_base & 0xffffffff,
  5822. soc->fst_cmem_base >> 32);
  5823. }
  5824. return status;
  5825. }
  5826. #define FISA_MAX_TIMEOUT 0xffffffff
  5827. #define FISA_DISABLE_TIMEOUT 0
  5828. static QDF_STATUS dp_rx_fisa_config(struct dp_soc *soc)
  5829. {
  5830. struct dp_htt_rx_fisa_cfg fisa_config;
  5831. fisa_config.pdev_id = 0;
  5832. fisa_config.fisa_timeout = FISA_MAX_TIMEOUT;
  5833. return dp_htt_rx_fisa_config(soc->pdev_list[0], &fisa_config);
  5834. }
  5835. #else /* !WLAN_SUPPORT_RX_FISA */
  5836. static inline QDF_STATUS dp_rx_target_fst_config(struct dp_soc *soc)
  5837. {
  5838. return QDF_STATUS_SUCCESS;
  5839. }
  5840. #endif /* !WLAN_SUPPORT_RX_FISA */
  5841. #ifndef WLAN_SUPPORT_RX_FISA
  5842. static QDF_STATUS dp_rx_fisa_config(struct dp_soc *soc)
  5843. {
  5844. return QDF_STATUS_SUCCESS;
  5845. }
  5846. static QDF_STATUS dp_rx_dump_fisa_stats(struct dp_soc *soc)
  5847. {
  5848. return QDF_STATUS_SUCCESS;
  5849. }
  5850. static void dp_rx_dump_fisa_table(struct dp_soc *soc)
  5851. {
  5852. }
  5853. static void dp_suspend_fse_cache_flush(struct dp_soc *soc)
  5854. {
  5855. }
  5856. static void dp_resume_fse_cache_flush(struct dp_soc *soc)
  5857. {
  5858. }
  5859. #endif /* !WLAN_SUPPORT_RX_FISA */
  5860. #ifndef WLAN_DP_FEATURE_SW_LATENCY_MGR
  5861. static inline QDF_STATUS dp_print_swlm_stats(struct dp_soc *soc)
  5862. {
  5863. return QDF_STATUS_SUCCESS;
  5864. }
  5865. #endif /* !WLAN_DP_FEATURE_SW_LATENCY_MGR */
  5866. #ifdef WLAN_SUPPORT_PPEDS
  5867. /**
  5868. * dp_soc_target_ppe_rxole_rxdma_cfg() - Configure the RxOLe and RxDMA for PPE
  5869. * @soc: DP Tx/Rx handle
  5870. *
  5871. * Return: QDF_STATUS
  5872. */
  5873. static
  5874. QDF_STATUS dp_soc_target_ppe_rxole_rxdma_cfg(struct dp_soc *soc)
  5875. {
  5876. struct dp_htt_rxdma_rxole_ppe_config htt_cfg = {0};
  5877. QDF_STATUS status;
  5878. /*
  5879. * Program RxDMA to override the reo destination indication
  5880. * with REO2PPE_DST_IND, when use_ppe is set to 1 in RX_MSDU_END,
  5881. * thereby driving the packet to REO2PPE ring.
  5882. * If the MSDU is spanning more than 1 buffer, then this
  5883. * override is not done.
  5884. */
  5885. htt_cfg.override = 1;
  5886. htt_cfg.reo_destination_indication = REO2PPE_DST_IND;
  5887. htt_cfg.multi_buffer_msdu_override_en = 0;
  5888. /*
  5889. * Override use_ppe to 0 in RxOLE for the following
  5890. * cases.
  5891. */
  5892. htt_cfg.intra_bss_override = 1;
  5893. htt_cfg.decap_raw_override = 1;
  5894. htt_cfg.decap_nwifi_override = 1;
  5895. htt_cfg.ip_frag_override = 1;
  5896. status = dp_htt_rxdma_rxole_ppe_cfg_set(soc, &htt_cfg);
  5897. if (status != QDF_STATUS_SUCCESS)
  5898. dp_err("RxOLE and RxDMA PPE config failed %d", status);
  5899. return status;
  5900. }
  5901. static inline
  5902. void dp_soc_txrx_peer_setup(enum wlan_op_mode vdev_opmode, struct dp_soc *soc,
  5903. struct dp_peer *peer)
  5904. {
  5905. if (((vdev_opmode == wlan_op_mode_ap) ||
  5906. (vdev_opmode == wlan_op_mode_sta)) &&
  5907. (soc->arch_ops.txrx_peer_setup)) {
  5908. if (soc->arch_ops.txrx_peer_setup(soc, peer)
  5909. != QDF_STATUS_SUCCESS) {
  5910. dp_err("unable to setup target peer features");
  5911. qdf_assert_always(0);
  5912. }
  5913. }
  5914. }
  5915. #else
  5916. static inline
  5917. QDF_STATUS dp_soc_target_ppe_rxole_rxdma_cfg(struct dp_soc *soc)
  5918. {
  5919. return QDF_STATUS_SUCCESS;
  5920. }
  5921. static inline
  5922. void dp_soc_txrx_peer_setup(enum wlan_op_mode vdev_opmode, struct dp_soc *soc,
  5923. struct dp_peer *peer)
  5924. {
  5925. }
  5926. #endif /* WLAN_SUPPORT_PPEDS */
  5927. #ifdef DP_UMAC_HW_RESET_SUPPORT
  5928. static void dp_register_umac_reset_handlers(struct dp_soc *soc)
  5929. {
  5930. dp_umac_reset_register_rx_action_callback(soc,
  5931. dp_umac_reset_handle_pre_reset, UMAC_RESET_ACTION_DO_PRE_RESET);
  5932. dp_umac_reset_register_rx_action_callback(soc,
  5933. dp_umac_reset_handle_post_reset,
  5934. UMAC_RESET_ACTION_DO_POST_RESET_START);
  5935. dp_umac_reset_register_rx_action_callback(soc,
  5936. dp_umac_reset_handle_post_reset_complete,
  5937. UMAC_RESET_ACTION_DO_POST_RESET_COMPLETE);
  5938. }
  5939. #else
  5940. static void dp_register_umac_reset_handlers(struct dp_soc *soc)
  5941. {
  5942. }
  5943. #endif
  5944. /**
  5945. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  5946. * @cdp_soc: Opaque Datapath SOC handle
  5947. *
  5948. * Return: zero on success, non-zero on failure
  5949. */
  5950. static QDF_STATUS
  5951. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  5952. {
  5953. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  5954. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5955. struct hal_reo_params reo_params;
  5956. htt_soc_attach_target(soc->htt_handle);
  5957. status = dp_soc_target_ppe_rxole_rxdma_cfg(soc);
  5958. if (status != QDF_STATUS_SUCCESS) {
  5959. dp_err("Failed to send htt RxOLE and RxDMA messages to target");
  5960. return status;
  5961. }
  5962. status = dp_rxdma_ring_config(soc);
  5963. if (status != QDF_STATUS_SUCCESS) {
  5964. dp_err("Failed to send htt srng setup messages to target");
  5965. return status;
  5966. }
  5967. status = soc->arch_ops.dp_rxdma_ring_sel_cfg(soc);
  5968. if (status != QDF_STATUS_SUCCESS) {
  5969. dp_err("Failed to send htt ring config message to target");
  5970. return status;
  5971. }
  5972. status = dp_soc_umac_reset_init(soc);
  5973. if (status != QDF_STATUS_SUCCESS &&
  5974. status != QDF_STATUS_E_NOSUPPORT) {
  5975. dp_err("Failed to initialize UMAC reset");
  5976. return status;
  5977. }
  5978. dp_register_umac_reset_handlers(soc);
  5979. status = dp_rx_target_fst_config(soc);
  5980. if (status != QDF_STATUS_SUCCESS &&
  5981. status != QDF_STATUS_E_NOSUPPORT) {
  5982. dp_err("Failed to send htt fst setup config message to target");
  5983. return status;
  5984. }
  5985. if (status == QDF_STATUS_SUCCESS) {
  5986. status = dp_rx_fisa_config(soc);
  5987. if (status != QDF_STATUS_SUCCESS) {
  5988. dp_err("Failed to send htt FISA config message to target");
  5989. return status;
  5990. }
  5991. }
  5992. DP_STATS_INIT(soc);
  5993. dp_runtime_init(soc);
  5994. /* Enable HW vdev offload stats if feature is supported */
  5995. dp_vdev_stats_hw_offload_target_config(soc, INVALID_PDEV_ID, true);
  5996. /* initialize work queue for stats processing */
  5997. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  5998. wlan_cfg_soc_update_tgt_params(soc->wlan_cfg_ctx,
  5999. soc->ctrl_psoc);
  6000. /* Setup HW REO */
  6001. qdf_mem_zero(&reo_params, sizeof(reo_params));
  6002. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  6003. /*
  6004. * Reo ring remap is not required if both radios
  6005. * are offloaded to NSS
  6006. */
  6007. if (soc->arch_ops.reo_remap_config(soc, &reo_params.remap0,
  6008. &reo_params.remap1,
  6009. &reo_params.remap2))
  6010. reo_params.rx_hash_enabled = true;
  6011. else
  6012. reo_params.rx_hash_enabled = false;
  6013. }
  6014. /*
  6015. * set the fragment destination ring
  6016. */
  6017. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  6018. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx))
  6019. reo_params.alt_dst_ind_0 = REO_REMAP_RELEASE;
  6020. reo_params.reo_qref = &soc->reo_qref;
  6021. hal_reo_setup(soc->hal_soc, &reo_params, 1);
  6022. hal_reo_set_err_dst_remap(soc->hal_soc);
  6023. soc->features.pn_in_reo_dest = hal_reo_enable_pn_in_dest(soc->hal_soc);
  6024. return QDF_STATUS_SUCCESS;
  6025. }
  6026. /**
  6027. * dp_vdev_id_map_tbl_add() - Add vdev into vdev_id table
  6028. * @soc: SoC handle
  6029. * @vdev: vdev handle
  6030. * @vdev_id: vdev_id
  6031. *
  6032. * Return: None
  6033. */
  6034. static void dp_vdev_id_map_tbl_add(struct dp_soc *soc,
  6035. struct dp_vdev *vdev,
  6036. uint8_t vdev_id)
  6037. {
  6038. QDF_ASSERT(vdev_id <= MAX_VDEV_CNT);
  6039. qdf_spin_lock_bh(&soc->vdev_map_lock);
  6040. if (dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CONFIG) !=
  6041. QDF_STATUS_SUCCESS) {
  6042. dp_vdev_info("%pK: unable to get vdev reference at MAP vdev %pK vdev_id %u",
  6043. soc, vdev, vdev_id);
  6044. qdf_spin_unlock_bh(&soc->vdev_map_lock);
  6045. return;
  6046. }
  6047. if (!soc->vdev_id_map[vdev_id])
  6048. soc->vdev_id_map[vdev_id] = vdev;
  6049. else
  6050. QDF_ASSERT(0);
  6051. qdf_spin_unlock_bh(&soc->vdev_map_lock);
  6052. }
  6053. /**
  6054. * dp_vdev_id_map_tbl_remove() - remove vdev from vdev_id table
  6055. * @soc: SoC handle
  6056. * @vdev: vdev handle
  6057. *
  6058. * Return: None
  6059. */
  6060. static void dp_vdev_id_map_tbl_remove(struct dp_soc *soc,
  6061. struct dp_vdev *vdev)
  6062. {
  6063. qdf_spin_lock_bh(&soc->vdev_map_lock);
  6064. QDF_ASSERT(soc->vdev_id_map[vdev->vdev_id] == vdev);
  6065. soc->vdev_id_map[vdev->vdev_id] = NULL;
  6066. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CONFIG);
  6067. qdf_spin_unlock_bh(&soc->vdev_map_lock);
  6068. }
  6069. /**
  6070. * dp_vdev_pdev_list_add() - add vdev into pdev's list
  6071. * @soc: soc handle
  6072. * @pdev: pdev handle
  6073. * @vdev: vdev handle
  6074. *
  6075. * Return: none
  6076. */
  6077. static void dp_vdev_pdev_list_add(struct dp_soc *soc,
  6078. struct dp_pdev *pdev,
  6079. struct dp_vdev *vdev)
  6080. {
  6081. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  6082. if (dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CONFIG) !=
  6083. QDF_STATUS_SUCCESS) {
  6084. dp_vdev_info("%pK: unable to get vdev reference at MAP vdev %pK",
  6085. soc, vdev);
  6086. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  6087. return;
  6088. }
  6089. /* add this vdev into the pdev's list */
  6090. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  6091. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  6092. }
  6093. /**
  6094. * dp_vdev_pdev_list_remove() - remove vdev from pdev's list
  6095. * @soc: SoC handle
  6096. * @pdev: pdev handle
  6097. * @vdev: VDEV handle
  6098. *
  6099. * Return: none
  6100. */
  6101. static void dp_vdev_pdev_list_remove(struct dp_soc *soc,
  6102. struct dp_pdev *pdev,
  6103. struct dp_vdev *vdev)
  6104. {
  6105. uint8_t found = 0;
  6106. struct dp_vdev *tmpvdev = NULL;
  6107. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  6108. TAILQ_FOREACH(tmpvdev, &pdev->vdev_list, vdev_list_elem) {
  6109. if (tmpvdev == vdev) {
  6110. found = 1;
  6111. break;
  6112. }
  6113. }
  6114. if (found) {
  6115. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  6116. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CONFIG);
  6117. } else {
  6118. dp_vdev_debug("%pK: vdev:%pK not found in pdev:%pK vdevlist:%pK",
  6119. soc, vdev, pdev, &pdev->vdev_list);
  6120. QDF_ASSERT(0);
  6121. }
  6122. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  6123. }
  6124. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  6125. /**
  6126. * dp_vdev_init_rx_eapol() - initializing osif_rx_eapol
  6127. * @vdev: Datapath VDEV handle
  6128. *
  6129. * Return: None
  6130. */
  6131. static inline void dp_vdev_init_rx_eapol(struct dp_vdev *vdev)
  6132. {
  6133. vdev->osif_rx_eapol = NULL;
  6134. }
  6135. /**
  6136. * dp_vdev_register_rx_eapol() - Register VDEV operations for rx_eapol
  6137. * @vdev: DP vdev handle
  6138. * @txrx_ops: Tx and Rx operations
  6139. *
  6140. * Return: None
  6141. */
  6142. static inline void dp_vdev_register_rx_eapol(struct dp_vdev *vdev,
  6143. struct ol_txrx_ops *txrx_ops)
  6144. {
  6145. vdev->osif_rx_eapol = txrx_ops->rx.rx_eapol;
  6146. }
  6147. #else
  6148. static inline void dp_vdev_init_rx_eapol(struct dp_vdev *vdev)
  6149. {
  6150. }
  6151. static inline void dp_vdev_register_rx_eapol(struct dp_vdev *vdev,
  6152. struct ol_txrx_ops *txrx_ops)
  6153. {
  6154. }
  6155. #endif
  6156. #ifdef WLAN_FEATURE_11BE_MLO
  6157. static inline void dp_vdev_save_mld_addr(struct dp_vdev *vdev,
  6158. struct cdp_vdev_info *vdev_info)
  6159. {
  6160. if (vdev_info->mld_mac_addr)
  6161. qdf_mem_copy(&vdev->mld_mac_addr.raw[0],
  6162. vdev_info->mld_mac_addr, QDF_MAC_ADDR_SIZE);
  6163. }
  6164. #else
  6165. static inline void dp_vdev_save_mld_addr(struct dp_vdev *vdev,
  6166. struct cdp_vdev_info *vdev_info)
  6167. {
  6168. }
  6169. #endif
  6170. #ifdef DP_TRAFFIC_END_INDICATION
  6171. /**
  6172. * dp_tx_vdev_traffic_end_indication_attach() - Initialize data end indication
  6173. * related members in VDEV
  6174. * @vdev: DP vdev handle
  6175. *
  6176. * Return: None
  6177. */
  6178. static inline void
  6179. dp_tx_vdev_traffic_end_indication_attach(struct dp_vdev *vdev)
  6180. {
  6181. qdf_nbuf_queue_init(&vdev->end_ind_pkt_q);
  6182. }
  6183. /**
  6184. * dp_tx_vdev_traffic_end_indication_detach() - De-init data end indication
  6185. * related members in VDEV
  6186. * @vdev: DP vdev handle
  6187. *
  6188. * Return: None
  6189. */
  6190. static inline void
  6191. dp_tx_vdev_traffic_end_indication_detach(struct dp_vdev *vdev)
  6192. {
  6193. qdf_nbuf_t nbuf;
  6194. while ((nbuf = qdf_nbuf_queue_remove(&vdev->end_ind_pkt_q)) != NULL)
  6195. qdf_nbuf_free(nbuf);
  6196. }
  6197. #else
  6198. static inline void
  6199. dp_tx_vdev_traffic_end_indication_attach(struct dp_vdev *vdev)
  6200. {}
  6201. static inline void
  6202. dp_tx_vdev_traffic_end_indication_detach(struct dp_vdev *vdev)
  6203. {}
  6204. #endif
  6205. /**
  6206. * dp_vdev_attach_wifi3() - attach txrx vdev
  6207. * @cdp_soc: CDP SoC context
  6208. * @pdev_id: PDEV ID for vdev creation
  6209. * @vdev_info: parameters used for vdev creation
  6210. *
  6211. * Return: status
  6212. */
  6213. static QDF_STATUS dp_vdev_attach_wifi3(struct cdp_soc_t *cdp_soc,
  6214. uint8_t pdev_id,
  6215. struct cdp_vdev_info *vdev_info)
  6216. {
  6217. int i = 0;
  6218. qdf_size_t vdev_context_size;
  6219. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  6220. struct dp_pdev *pdev =
  6221. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  6222. pdev_id);
  6223. struct dp_vdev *vdev;
  6224. uint8_t *vdev_mac_addr = vdev_info->vdev_mac_addr;
  6225. uint8_t vdev_id = vdev_info->vdev_id;
  6226. enum wlan_op_mode op_mode = vdev_info->op_mode;
  6227. enum wlan_op_subtype subtype = vdev_info->subtype;
  6228. uint8_t vdev_stats_id = vdev_info->vdev_stats_id;
  6229. vdev_context_size =
  6230. soc->arch_ops.txrx_get_context_size(DP_CONTEXT_TYPE_VDEV);
  6231. vdev = qdf_mem_malloc(vdev_context_size);
  6232. if (!pdev) {
  6233. dp_init_err("%pK: DP PDEV is Null for pdev id %d",
  6234. cdp_soc, pdev_id);
  6235. qdf_mem_free(vdev);
  6236. goto fail0;
  6237. }
  6238. if (!vdev) {
  6239. dp_init_err("%pK: DP VDEV memory allocation failed",
  6240. cdp_soc);
  6241. goto fail0;
  6242. }
  6243. wlan_minidump_log(vdev, sizeof(*vdev), soc->ctrl_psoc,
  6244. WLAN_MD_DP_VDEV, "dp_vdev");
  6245. vdev->pdev = pdev;
  6246. vdev->vdev_id = vdev_id;
  6247. vdev->vdev_stats_id = vdev_stats_id;
  6248. vdev->opmode = op_mode;
  6249. vdev->subtype = subtype;
  6250. vdev->osdev = soc->osdev;
  6251. vdev->osif_rx = NULL;
  6252. vdev->osif_rsim_rx_decap = NULL;
  6253. vdev->osif_get_key = NULL;
  6254. vdev->osif_tx_free_ext = NULL;
  6255. vdev->osif_vdev = NULL;
  6256. vdev->delete.pending = 0;
  6257. vdev->safemode = 0;
  6258. vdev->drop_unenc = 1;
  6259. vdev->sec_type = cdp_sec_type_none;
  6260. vdev->multipass_en = false;
  6261. vdev->wrap_vdev = false;
  6262. dp_vdev_init_rx_eapol(vdev);
  6263. qdf_atomic_init(&vdev->ref_cnt);
  6264. for (i = 0; i < DP_MOD_ID_MAX; i++)
  6265. qdf_atomic_init(&vdev->mod_refs[i]);
  6266. /* Take one reference for create*/
  6267. qdf_atomic_inc(&vdev->ref_cnt);
  6268. qdf_atomic_inc(&vdev->mod_refs[DP_MOD_ID_CONFIG]);
  6269. vdev->num_peers = 0;
  6270. #ifdef notyet
  6271. vdev->filters_num = 0;
  6272. #endif
  6273. vdev->lmac_id = pdev->lmac_id;
  6274. qdf_mem_copy(&vdev->mac_addr.raw[0], vdev_mac_addr, QDF_MAC_ADDR_SIZE);
  6275. dp_vdev_save_mld_addr(vdev, vdev_info);
  6276. /* TODO: Initialize default HTT meta data that will be used in
  6277. * TCL descriptors for packets transmitted from this VDEV
  6278. */
  6279. qdf_spinlock_create(&vdev->peer_list_lock);
  6280. TAILQ_INIT(&vdev->peer_list);
  6281. dp_peer_multipass_list_init(vdev);
  6282. if ((soc->intr_mode == DP_INTR_POLL) &&
  6283. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  6284. if ((pdev->vdev_count == 0) ||
  6285. (wlan_op_mode_monitor == vdev->opmode))
  6286. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6287. } else if (dp_soc_get_con_mode(soc) == QDF_GLOBAL_MISSION_MODE &&
  6288. soc->intr_mode == DP_INTR_MSI &&
  6289. wlan_op_mode_monitor == vdev->opmode) {
  6290. /* Timer to reap status ring in mission mode */
  6291. dp_monitor_vdev_timer_start(soc);
  6292. }
  6293. dp_vdev_id_map_tbl_add(soc, vdev, vdev_id);
  6294. if (wlan_op_mode_monitor == vdev->opmode) {
  6295. if (dp_monitor_vdev_attach(vdev) == QDF_STATUS_SUCCESS) {
  6296. dp_monitor_pdev_set_mon_vdev(vdev);
  6297. return dp_monitor_vdev_set_monitor_mode_buf_rings(pdev);
  6298. }
  6299. return QDF_STATUS_E_FAILURE;
  6300. }
  6301. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  6302. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  6303. vdev->dscp_tid_map_id = 0;
  6304. vdev->mcast_enhancement_en = 0;
  6305. vdev->igmp_mcast_enhanc_en = 0;
  6306. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  6307. vdev->prev_tx_enq_tstamp = 0;
  6308. vdev->prev_rx_deliver_tstamp = 0;
  6309. vdev->skip_sw_tid_classification = DP_TX_HW_DSCP_TID_MAP_VALID;
  6310. dp_tx_vdev_traffic_end_indication_attach(vdev);
  6311. dp_vdev_pdev_list_add(soc, pdev, vdev);
  6312. pdev->vdev_count++;
  6313. if (wlan_op_mode_sta != vdev->opmode &&
  6314. wlan_op_mode_ndi != vdev->opmode)
  6315. vdev->ap_bridge_enabled = true;
  6316. else
  6317. vdev->ap_bridge_enabled = false;
  6318. dp_init_info("%pK: wlan_cfg_ap_bridge_enabled %d",
  6319. cdp_soc, vdev->ap_bridge_enabled);
  6320. dp_tx_vdev_attach(vdev);
  6321. dp_monitor_vdev_attach(vdev);
  6322. if (!pdev->is_lro_hash_configured) {
  6323. if (QDF_IS_STATUS_SUCCESS(dp_lro_hash_setup(soc, pdev)))
  6324. pdev->is_lro_hash_configured = true;
  6325. else
  6326. dp_err("LRO hash setup failure!");
  6327. }
  6328. dp_cfg_event_record_vdev_evt(soc, DP_CFG_EVENT_VDEV_ATTACH, vdev);
  6329. dp_info("Created vdev %pK ("QDF_MAC_ADDR_FMT") vdev_id %d", vdev,
  6330. QDF_MAC_ADDR_REF(vdev->mac_addr.raw), vdev->vdev_id);
  6331. DP_STATS_INIT(vdev);
  6332. if (QDF_IS_STATUS_ERROR(soc->arch_ops.txrx_vdev_attach(soc, vdev)))
  6333. goto fail0;
  6334. if (wlan_op_mode_sta == vdev->opmode)
  6335. dp_peer_create_wifi3((struct cdp_soc_t *)soc, vdev_id,
  6336. vdev->mac_addr.raw, CDP_LINK_PEER_TYPE);
  6337. dp_pdev_update_fast_rx_flag(soc, pdev);
  6338. return QDF_STATUS_SUCCESS;
  6339. fail0:
  6340. return QDF_STATUS_E_FAILURE;
  6341. }
  6342. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  6343. /**
  6344. * dp_vdev_fetch_tx_handler() - Fetch Tx handlers
  6345. * @vdev: struct dp_vdev *
  6346. * @soc: struct dp_soc *
  6347. * @ctx: struct ol_txrx_hardtart_ctxt *
  6348. */
  6349. static inline void dp_vdev_fetch_tx_handler(struct dp_vdev *vdev,
  6350. struct dp_soc *soc,
  6351. struct ol_txrx_hardtart_ctxt *ctx)
  6352. {
  6353. /* Enable vdev_id check only for ap, if flag is enabled */
  6354. if (vdev->mesh_vdev)
  6355. ctx->tx = dp_tx_send_mesh;
  6356. else if ((wlan_cfg_is_tx_per_pkt_vdev_id_check_enabled(soc->wlan_cfg_ctx)) &&
  6357. (vdev->opmode == wlan_op_mode_ap)) {
  6358. ctx->tx = dp_tx_send_vdev_id_check;
  6359. ctx->tx_fast = dp_tx_send_vdev_id_check;
  6360. } else {
  6361. ctx->tx = dp_tx_send;
  6362. ctx->tx_fast = soc->arch_ops.dp_tx_send_fast;
  6363. }
  6364. /* Avoid check in regular exception Path */
  6365. if ((wlan_cfg_is_tx_per_pkt_vdev_id_check_enabled(soc->wlan_cfg_ctx)) &&
  6366. (vdev->opmode == wlan_op_mode_ap))
  6367. ctx->tx_exception = dp_tx_send_exception_vdev_id_check;
  6368. else
  6369. ctx->tx_exception = dp_tx_send_exception;
  6370. }
  6371. /**
  6372. * dp_vdev_register_tx_handler() - Register Tx handler
  6373. * @vdev: struct dp_vdev *
  6374. * @soc: struct dp_soc *
  6375. * @txrx_ops: struct ol_txrx_ops *
  6376. */
  6377. static inline void dp_vdev_register_tx_handler(struct dp_vdev *vdev,
  6378. struct dp_soc *soc,
  6379. struct ol_txrx_ops *txrx_ops)
  6380. {
  6381. struct ol_txrx_hardtart_ctxt ctx = {0};
  6382. dp_vdev_fetch_tx_handler(vdev, soc, &ctx);
  6383. txrx_ops->tx.tx = ctx.tx;
  6384. txrx_ops->tx.tx_fast = ctx.tx_fast;
  6385. txrx_ops->tx.tx_exception = ctx.tx_exception;
  6386. dp_info("Configure tx_vdev_id_chk_handler Feature Flag: %d and mode:%d for vdev_id:%d",
  6387. wlan_cfg_is_tx_per_pkt_vdev_id_check_enabled(soc->wlan_cfg_ctx),
  6388. vdev->opmode, vdev->vdev_id);
  6389. }
  6390. #else /* QCA_HOST_MODE_WIFI_DISABLED */
  6391. static inline void dp_vdev_register_tx_handler(struct dp_vdev *vdev,
  6392. struct dp_soc *soc,
  6393. struct ol_txrx_ops *txrx_ops)
  6394. {
  6395. }
  6396. static inline void dp_vdev_fetch_tx_handler(struct dp_vdev *vdev,
  6397. struct dp_soc *soc,
  6398. struct ol_txrx_hardtart_ctxt *ctx)
  6399. {
  6400. }
  6401. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  6402. /**
  6403. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  6404. * @soc_hdl: Datapath soc handle
  6405. * @vdev_id: id of Datapath VDEV handle
  6406. * @osif_vdev: OSIF vdev handle
  6407. * @txrx_ops: Tx and Rx operations
  6408. *
  6409. * Return: DP VDEV handle on success, NULL on failure
  6410. */
  6411. static QDF_STATUS dp_vdev_register_wifi3(struct cdp_soc_t *soc_hdl,
  6412. uint8_t vdev_id,
  6413. ol_osif_vdev_handle osif_vdev,
  6414. struct ol_txrx_ops *txrx_ops)
  6415. {
  6416. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6417. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  6418. DP_MOD_ID_CDP);
  6419. if (!vdev)
  6420. return QDF_STATUS_E_FAILURE;
  6421. vdev->osif_vdev = osif_vdev;
  6422. vdev->osif_rx = txrx_ops->rx.rx;
  6423. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  6424. vdev->osif_rx_flush = txrx_ops->rx.rx_flush;
  6425. vdev->osif_gro_flush = txrx_ops->rx.rx_gro_flush;
  6426. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  6427. vdev->osif_fisa_rx = txrx_ops->rx.osif_fisa_rx;
  6428. vdev->osif_fisa_flush = txrx_ops->rx.osif_fisa_flush;
  6429. vdev->osif_get_key = txrx_ops->get_key;
  6430. dp_monitor_vdev_register_osif(vdev, txrx_ops);
  6431. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  6432. vdev->tx_comp = txrx_ops->tx.tx_comp;
  6433. vdev->stats_cb = txrx_ops->rx.stats_rx;
  6434. vdev->tx_classify_critical_pkt_cb =
  6435. txrx_ops->tx.tx_classify_critical_pkt_cb;
  6436. #ifdef notyet
  6437. #if ATH_SUPPORT_WAPI
  6438. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  6439. #endif
  6440. #endif
  6441. #ifdef UMAC_SUPPORT_PROXY_ARP
  6442. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  6443. #endif
  6444. vdev->me_convert = txrx_ops->me_convert;
  6445. vdev->get_tsf_time = txrx_ops->get_tsf_time;
  6446. dp_vdev_register_rx_eapol(vdev, txrx_ops);
  6447. dp_vdev_register_tx_handler(vdev, soc, txrx_ops);
  6448. dp_init_info("%pK: DP Vdev Register success", soc);
  6449. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6450. return QDF_STATUS_SUCCESS;
  6451. }
  6452. #ifdef WLAN_FEATURE_11BE_MLO
  6453. void dp_peer_delete(struct dp_soc *soc,
  6454. struct dp_peer *peer,
  6455. void *arg)
  6456. {
  6457. if (!peer->valid)
  6458. return;
  6459. dp_peer_delete_wifi3((struct cdp_soc_t *)soc,
  6460. peer->vdev->vdev_id,
  6461. peer->mac_addr.raw, 0,
  6462. peer->peer_type);
  6463. }
  6464. #else
  6465. void dp_peer_delete(struct dp_soc *soc,
  6466. struct dp_peer *peer,
  6467. void *arg)
  6468. {
  6469. if (!peer->valid)
  6470. return;
  6471. dp_peer_delete_wifi3((struct cdp_soc_t *)soc,
  6472. peer->vdev->vdev_id,
  6473. peer->mac_addr.raw, 0,
  6474. CDP_LINK_PEER_TYPE);
  6475. }
  6476. #endif
  6477. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  6478. void dp_mlo_peer_delete(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  6479. {
  6480. if (!peer->valid)
  6481. return;
  6482. if (IS_MLO_DP_LINK_PEER(peer))
  6483. dp_peer_delete_wifi3((struct cdp_soc_t *)soc,
  6484. peer->vdev->vdev_id,
  6485. peer->mac_addr.raw, 0,
  6486. CDP_LINK_PEER_TYPE);
  6487. }
  6488. #else
  6489. void dp_mlo_peer_delete(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  6490. {
  6491. }
  6492. #endif
  6493. /**
  6494. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  6495. * @vdev_handle: Datapath VDEV handle
  6496. * @unmap_only: Flag to indicate "only unmap"
  6497. * @mlo_peers_only: true if only MLO peers should be flushed
  6498. *
  6499. * Return: void
  6500. */
  6501. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle,
  6502. bool unmap_only,
  6503. bool mlo_peers_only)
  6504. {
  6505. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6506. struct dp_pdev *pdev = vdev->pdev;
  6507. struct dp_soc *soc = pdev->soc;
  6508. struct dp_peer *peer;
  6509. uint32_t i = 0;
  6510. if (!unmap_only) {
  6511. if (!mlo_peers_only)
  6512. dp_vdev_iterate_peer_lock_safe(vdev,
  6513. dp_peer_delete,
  6514. NULL,
  6515. DP_MOD_ID_CDP);
  6516. else
  6517. dp_vdev_iterate_peer_lock_safe(vdev,
  6518. dp_mlo_peer_delete,
  6519. NULL,
  6520. DP_MOD_ID_CDP);
  6521. }
  6522. for (i = 0; i < soc->max_peer_id ; i++) {
  6523. peer = __dp_peer_get_ref_by_id(soc, i, DP_MOD_ID_CDP);
  6524. if (!peer)
  6525. continue;
  6526. if (peer->vdev != vdev) {
  6527. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  6528. continue;
  6529. }
  6530. if (!mlo_peers_only) {
  6531. dp_info("peer: " QDF_MAC_ADDR_FMT " is getting unmap",
  6532. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  6533. dp_rx_peer_unmap_handler(soc, i,
  6534. vdev->vdev_id,
  6535. peer->mac_addr.raw, 0,
  6536. DP_PEER_WDS_COUNT_INVALID);
  6537. SET_PEER_REF_CNT_ONE(peer);
  6538. } else if (IS_MLO_DP_LINK_PEER(peer) ||
  6539. IS_MLO_DP_MLD_PEER(peer)) {
  6540. dp_info("peer: " QDF_MAC_ADDR_FMT " is getting unmap",
  6541. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  6542. dp_rx_peer_unmap_handler(soc, i,
  6543. vdev->vdev_id,
  6544. peer->mac_addr.raw, 0,
  6545. DP_PEER_WDS_COUNT_INVALID);
  6546. SET_PEER_REF_CNT_ONE(peer);
  6547. }
  6548. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  6549. }
  6550. }
  6551. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  6552. /**
  6553. * dp_txrx_alloc_vdev_stats_id()- Allocate vdev_stats_id
  6554. * @soc_hdl: Datapath soc handle
  6555. * @vdev_stats_id: Address of vdev_stats_id
  6556. *
  6557. * Return: QDF_STATUS
  6558. */
  6559. static QDF_STATUS dp_txrx_alloc_vdev_stats_id(struct cdp_soc_t *soc_hdl,
  6560. uint8_t *vdev_stats_id)
  6561. {
  6562. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6563. uint8_t id = 0;
  6564. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  6565. *vdev_stats_id = CDP_INVALID_VDEV_STATS_ID;
  6566. return QDF_STATUS_E_FAILURE;
  6567. }
  6568. while (id < CDP_MAX_VDEV_STATS_ID) {
  6569. if (!qdf_atomic_test_and_set_bit(id, &soc->vdev_stats_id_map)) {
  6570. *vdev_stats_id = id;
  6571. return QDF_STATUS_SUCCESS;
  6572. }
  6573. id++;
  6574. }
  6575. *vdev_stats_id = CDP_INVALID_VDEV_STATS_ID;
  6576. return QDF_STATUS_E_FAILURE;
  6577. }
  6578. /**
  6579. * dp_txrx_reset_vdev_stats_id() - Reset vdev_stats_id in dp_soc
  6580. * @soc_hdl: Datapath soc handle
  6581. * @vdev_stats_id: vdev_stats_id to reset in dp_soc
  6582. *
  6583. * Return: none
  6584. */
  6585. static void dp_txrx_reset_vdev_stats_id(struct cdp_soc_t *soc_hdl,
  6586. uint8_t vdev_stats_id)
  6587. {
  6588. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6589. if ((!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) ||
  6590. (vdev_stats_id >= CDP_MAX_VDEV_STATS_ID))
  6591. return;
  6592. qdf_atomic_clear_bit(vdev_stats_id, &soc->vdev_stats_id_map);
  6593. }
  6594. #else
  6595. static void dp_txrx_reset_vdev_stats_id(struct cdp_soc_t *soc,
  6596. uint8_t vdev_stats_id)
  6597. {}
  6598. #endif
  6599. /**
  6600. * dp_vdev_detach_wifi3() - Detach txrx vdev
  6601. * @cdp_soc: Datapath soc handle
  6602. * @vdev_id: VDEV Id
  6603. * @callback: Callback OL_IF on completion of detach
  6604. * @cb_context: Callback context
  6605. *
  6606. */
  6607. static QDF_STATUS dp_vdev_detach_wifi3(struct cdp_soc_t *cdp_soc,
  6608. uint8_t vdev_id,
  6609. ol_txrx_vdev_delete_cb callback,
  6610. void *cb_context)
  6611. {
  6612. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  6613. struct dp_pdev *pdev;
  6614. struct dp_neighbour_peer *peer = NULL;
  6615. struct dp_peer *vap_self_peer = NULL;
  6616. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  6617. DP_MOD_ID_CDP);
  6618. if (!vdev)
  6619. return QDF_STATUS_E_FAILURE;
  6620. soc->arch_ops.txrx_vdev_detach(soc, vdev);
  6621. pdev = vdev->pdev;
  6622. vap_self_peer = dp_sta_vdev_self_peer_ref_n_get(soc, vdev,
  6623. DP_MOD_ID_CONFIG);
  6624. if (vap_self_peer) {
  6625. qdf_spin_lock_bh(&soc->ast_lock);
  6626. if (vap_self_peer->self_ast_entry) {
  6627. dp_peer_del_ast(soc, vap_self_peer->self_ast_entry);
  6628. vap_self_peer->self_ast_entry = NULL;
  6629. }
  6630. qdf_spin_unlock_bh(&soc->ast_lock);
  6631. dp_peer_delete_wifi3((struct cdp_soc_t *)soc, vdev->vdev_id,
  6632. vap_self_peer->mac_addr.raw, 0,
  6633. CDP_LINK_PEER_TYPE);
  6634. dp_peer_unref_delete(vap_self_peer, DP_MOD_ID_CONFIG);
  6635. }
  6636. /*
  6637. * If Target is hung, flush all peers before detaching vdev
  6638. * this will free all references held due to missing
  6639. * unmap commands from Target
  6640. */
  6641. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  6642. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false, false);
  6643. else if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  6644. dp_vdev_flush_peers((struct cdp_vdev *)vdev, true, false);
  6645. /* indicate that the vdev needs to be deleted */
  6646. vdev->delete.pending = 1;
  6647. dp_rx_vdev_detach(vdev);
  6648. /*
  6649. * move it after dp_rx_vdev_detach(),
  6650. * as the call back done in dp_rx_vdev_detach()
  6651. * still need to get vdev pointer by vdev_id.
  6652. */
  6653. dp_vdev_id_map_tbl_remove(soc, vdev);
  6654. dp_monitor_neighbour_peer_list_remove(pdev, vdev, peer);
  6655. dp_txrx_reset_vdev_stats_id(cdp_soc, vdev->vdev_stats_id);
  6656. dp_tx_vdev_multipass_deinit(vdev);
  6657. dp_tx_vdev_traffic_end_indication_detach(vdev);
  6658. if (vdev->vdev_dp_ext_handle) {
  6659. qdf_mem_free(vdev->vdev_dp_ext_handle);
  6660. vdev->vdev_dp_ext_handle = NULL;
  6661. }
  6662. vdev->delete.callback = callback;
  6663. vdev->delete.context = cb_context;
  6664. if (vdev->opmode != wlan_op_mode_monitor)
  6665. dp_vdev_pdev_list_remove(soc, pdev, vdev);
  6666. pdev->vdev_count--;
  6667. /* release reference taken above for find */
  6668. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6669. qdf_spin_lock_bh(&soc->inactive_vdev_list_lock);
  6670. TAILQ_INSERT_TAIL(&soc->inactive_vdev_list, vdev, inactive_list_elem);
  6671. qdf_spin_unlock_bh(&soc->inactive_vdev_list_lock);
  6672. dp_cfg_event_record_vdev_evt(soc, DP_CFG_EVENT_VDEV_DETACH, vdev);
  6673. dp_info("detach vdev %pK id %d pending refs %d",
  6674. vdev, vdev->vdev_id, qdf_atomic_read(&vdev->ref_cnt));
  6675. /* release reference taken at dp_vdev_create */
  6676. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CONFIG);
  6677. return QDF_STATUS_SUCCESS;
  6678. }
  6679. #ifdef WLAN_FEATURE_11BE_MLO
  6680. /**
  6681. * is_dp_peer_can_reuse() - check if the dp_peer match condition to be reused
  6682. * @vdev: Target DP vdev handle
  6683. * @peer: DP peer handle to be checked
  6684. * @peer_mac_addr: Target peer mac address
  6685. * @peer_type: Target peer type
  6686. *
  6687. * Return: true - if match, false - not match
  6688. */
  6689. static inline
  6690. bool is_dp_peer_can_reuse(struct dp_vdev *vdev,
  6691. struct dp_peer *peer,
  6692. uint8_t *peer_mac_addr,
  6693. enum cdp_peer_type peer_type)
  6694. {
  6695. if (peer->bss_peer && (peer->vdev == vdev) &&
  6696. (peer->peer_type == peer_type) &&
  6697. (qdf_mem_cmp(peer_mac_addr, peer->mac_addr.raw,
  6698. QDF_MAC_ADDR_SIZE) == 0))
  6699. return true;
  6700. return false;
  6701. }
  6702. #else
  6703. static inline
  6704. bool is_dp_peer_can_reuse(struct dp_vdev *vdev,
  6705. struct dp_peer *peer,
  6706. uint8_t *peer_mac_addr,
  6707. enum cdp_peer_type peer_type)
  6708. {
  6709. if (peer->bss_peer && (peer->vdev == vdev) &&
  6710. (qdf_mem_cmp(peer_mac_addr, peer->mac_addr.raw,
  6711. QDF_MAC_ADDR_SIZE) == 0))
  6712. return true;
  6713. return false;
  6714. }
  6715. #endif
  6716. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  6717. uint8_t *peer_mac_addr,
  6718. enum cdp_peer_type peer_type)
  6719. {
  6720. struct dp_peer *peer;
  6721. struct dp_soc *soc = vdev->pdev->soc;
  6722. qdf_spin_lock_bh(&soc->inactive_peer_list_lock);
  6723. TAILQ_FOREACH(peer, &soc->inactive_peer_list,
  6724. inactive_list_elem) {
  6725. /* reuse bss peer only when vdev matches*/
  6726. if (is_dp_peer_can_reuse(vdev, peer,
  6727. peer_mac_addr, peer_type)) {
  6728. /* increment ref count for cdp_peer_create*/
  6729. if (dp_peer_get_ref(soc, peer, DP_MOD_ID_CONFIG) ==
  6730. QDF_STATUS_SUCCESS) {
  6731. TAILQ_REMOVE(&soc->inactive_peer_list, peer,
  6732. inactive_list_elem);
  6733. qdf_spin_unlock_bh
  6734. (&soc->inactive_peer_list_lock);
  6735. return peer;
  6736. }
  6737. }
  6738. }
  6739. qdf_spin_unlock_bh(&soc->inactive_peer_list_lock);
  6740. return NULL;
  6741. }
  6742. #ifdef FEATURE_AST
  6743. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  6744. struct dp_pdev *pdev,
  6745. uint8_t *peer_mac_addr)
  6746. {
  6747. struct dp_ast_entry *ast_entry;
  6748. if (soc->ast_offload_support)
  6749. return;
  6750. qdf_spin_lock_bh(&soc->ast_lock);
  6751. if (soc->ast_override_support)
  6752. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, peer_mac_addr,
  6753. pdev->pdev_id);
  6754. else
  6755. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  6756. if (ast_entry && ast_entry->next_hop && !ast_entry->delete_in_progress)
  6757. dp_peer_del_ast(soc, ast_entry);
  6758. qdf_spin_unlock_bh(&soc->ast_lock);
  6759. }
  6760. #else
  6761. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  6762. struct dp_pdev *pdev,
  6763. uint8_t *peer_mac_addr)
  6764. {
  6765. }
  6766. #endif
  6767. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  6768. /**
  6769. * dp_peer_hw_txrx_stats_init() - Initialize hw_txrx_stats_en in dp_peer
  6770. * @soc: Datapath soc handle
  6771. * @txrx_peer: Datapath peer handle
  6772. *
  6773. * Return: none
  6774. */
  6775. static inline
  6776. void dp_peer_hw_txrx_stats_init(struct dp_soc *soc,
  6777. struct dp_txrx_peer *txrx_peer)
  6778. {
  6779. txrx_peer->hw_txrx_stats_en =
  6780. wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx);
  6781. }
  6782. #else
  6783. static inline
  6784. void dp_peer_hw_txrx_stats_init(struct dp_soc *soc,
  6785. struct dp_txrx_peer *txrx_peer)
  6786. {
  6787. txrx_peer->hw_txrx_stats_en = 0;
  6788. }
  6789. #endif
  6790. static QDF_STATUS dp_txrx_peer_detach(struct dp_soc *soc, struct dp_peer *peer)
  6791. {
  6792. struct dp_txrx_peer *txrx_peer;
  6793. struct dp_pdev *pdev;
  6794. struct cdp_txrx_peer_params_update params = {0};
  6795. /* dp_txrx_peer exists for mld peer and legacy peer */
  6796. if (peer->txrx_peer) {
  6797. txrx_peer = peer->txrx_peer;
  6798. peer->txrx_peer = NULL;
  6799. pdev = txrx_peer->vdev->pdev;
  6800. params.osif_vdev = (void *)peer->vdev->osif_vdev;
  6801. params.peer_mac = peer->mac_addr.raw;
  6802. dp_wdi_event_handler(WDI_EVENT_PEER_DELETE, soc,
  6803. (void *)&params, peer->peer_id,
  6804. WDI_NO_VAL, pdev->pdev_id);
  6805. dp_peer_defrag_rx_tids_deinit(txrx_peer);
  6806. /*
  6807. * Deallocate the extended stats contenxt
  6808. */
  6809. dp_peer_delay_stats_ctx_dealloc(soc, txrx_peer);
  6810. dp_peer_rx_bufq_resources_deinit(txrx_peer);
  6811. dp_peer_jitter_stats_ctx_dealloc(pdev, txrx_peer);
  6812. dp_peer_sawf_stats_ctx_free(soc, txrx_peer);
  6813. qdf_mem_free(txrx_peer);
  6814. }
  6815. return QDF_STATUS_SUCCESS;
  6816. }
  6817. static QDF_STATUS dp_txrx_peer_attach(struct dp_soc *soc, struct dp_peer *peer)
  6818. {
  6819. struct dp_txrx_peer *txrx_peer;
  6820. struct dp_pdev *pdev;
  6821. struct cdp_txrx_peer_params_update params = {0};
  6822. txrx_peer = (struct dp_txrx_peer *)qdf_mem_malloc(sizeof(*txrx_peer));
  6823. if (!txrx_peer)
  6824. return QDF_STATUS_E_NOMEM; /* failure */
  6825. txrx_peer->peer_id = HTT_INVALID_PEER;
  6826. /* initialize the peer_id */
  6827. txrx_peer->vdev = peer->vdev;
  6828. pdev = peer->vdev->pdev;
  6829. DP_STATS_INIT(txrx_peer);
  6830. dp_wds_ext_peer_init(txrx_peer);
  6831. dp_peer_rx_bufq_resources_init(txrx_peer);
  6832. dp_peer_hw_txrx_stats_init(soc, txrx_peer);
  6833. /*
  6834. * Allocate peer extended stats context. Fall through in
  6835. * case of failure as its not an implicit requirement to have
  6836. * this object for regular statistics updates.
  6837. */
  6838. if (dp_peer_delay_stats_ctx_alloc(soc, txrx_peer) !=
  6839. QDF_STATUS_SUCCESS)
  6840. dp_warn("peer delay_stats ctx alloc failed");
  6841. /*
  6842. * Alloctate memory for jitter stats. Fall through in
  6843. * case of failure as its not an implicit requirement to have
  6844. * this object for regular statistics updates.
  6845. */
  6846. if (dp_peer_jitter_stats_ctx_alloc(pdev, txrx_peer) !=
  6847. QDF_STATUS_SUCCESS)
  6848. dp_warn("peer jitter_stats ctx alloc failed");
  6849. dp_set_peer_isolation(txrx_peer, false);
  6850. dp_peer_defrag_rx_tids_init(txrx_peer);
  6851. if (dp_peer_sawf_stats_ctx_alloc(soc, txrx_peer) != QDF_STATUS_SUCCESS)
  6852. dp_warn("peer sawf stats alloc failed");
  6853. dp_txrx_peer_attach_add(soc, peer, txrx_peer);
  6854. params.peer_mac = peer->mac_addr.raw;
  6855. params.osif_vdev = (void *)peer->vdev->osif_vdev;
  6856. params.chip_id = dp_mlo_get_chip_id(soc);
  6857. params.pdev_id = peer->vdev->pdev->pdev_id;
  6858. dp_wdi_event_handler(WDI_EVENT_TXRX_PEER_CREATE, soc,
  6859. (void *)&params, peer->peer_id,
  6860. WDI_NO_VAL, params.pdev_id);
  6861. return QDF_STATUS_SUCCESS;
  6862. }
  6863. static inline
  6864. void dp_txrx_peer_stats_clr(struct dp_txrx_peer *txrx_peer)
  6865. {
  6866. if (!txrx_peer)
  6867. return;
  6868. txrx_peer->tx_failed = 0;
  6869. txrx_peer->comp_pkt.num = 0;
  6870. txrx_peer->comp_pkt.bytes = 0;
  6871. txrx_peer->to_stack.num = 0;
  6872. txrx_peer->to_stack.bytes = 0;
  6873. DP_STATS_CLR(txrx_peer);
  6874. dp_peer_delay_stats_ctx_clr(txrx_peer);
  6875. dp_peer_jitter_stats_ctx_clr(txrx_peer);
  6876. }
  6877. /**
  6878. * dp_peer_create_wifi3() - attach txrx peer
  6879. * @soc_hdl: Datapath soc handle
  6880. * @vdev_id: id of vdev
  6881. * @peer_mac_addr: Peer MAC address
  6882. * @peer_type: link or MLD peer type
  6883. *
  6884. * Return: 0 on success, -1 on failure
  6885. */
  6886. static QDF_STATUS
  6887. dp_peer_create_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  6888. uint8_t *peer_mac_addr, enum cdp_peer_type peer_type)
  6889. {
  6890. struct dp_peer *peer;
  6891. int i;
  6892. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  6893. struct dp_pdev *pdev;
  6894. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  6895. struct dp_vdev *vdev = NULL;
  6896. if (!peer_mac_addr)
  6897. return QDF_STATUS_E_FAILURE;
  6898. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  6899. if (!vdev)
  6900. return QDF_STATUS_E_FAILURE;
  6901. pdev = vdev->pdev;
  6902. soc = pdev->soc;
  6903. /*
  6904. * If a peer entry with given MAC address already exists,
  6905. * reuse the peer and reset the state of peer.
  6906. */
  6907. peer = dp_peer_can_reuse(vdev, peer_mac_addr, peer_type);
  6908. if (peer) {
  6909. qdf_atomic_init(&peer->is_default_route_set);
  6910. dp_peer_cleanup(vdev, peer);
  6911. dp_peer_vdev_list_add(soc, vdev, peer);
  6912. dp_peer_find_hash_add(soc, peer);
  6913. if (dp_peer_rx_tids_create(peer) != QDF_STATUS_SUCCESS) {
  6914. dp_alert("RX tid alloc fail for peer %pK (" QDF_MAC_ADDR_FMT ")",
  6915. peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  6916. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6917. return QDF_STATUS_E_FAILURE;
  6918. }
  6919. if (IS_MLO_DP_MLD_PEER(peer))
  6920. dp_mld_peer_init_link_peers_info(peer);
  6921. qdf_spin_lock_bh(&soc->ast_lock);
  6922. dp_peer_delete_ast_entries(soc, peer);
  6923. qdf_spin_unlock_bh(&soc->ast_lock);
  6924. if ((vdev->opmode == wlan_op_mode_sta) &&
  6925. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  6926. QDF_MAC_ADDR_SIZE)) {
  6927. ast_type = CDP_TXRX_AST_TYPE_SELF;
  6928. }
  6929. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  6930. peer->valid = 1;
  6931. peer->is_tdls_peer = false;
  6932. dp_local_peer_id_alloc(pdev, peer);
  6933. qdf_spinlock_create(&peer->peer_info_lock);
  6934. DP_STATS_INIT(peer);
  6935. /*
  6936. * In tx_monitor mode, filter may be set for unassociated peer
  6937. * when unassociated peer get associated peer need to
  6938. * update tx_cap_enabled flag to support peer filter.
  6939. */
  6940. if (!IS_MLO_DP_MLD_PEER(peer)) {
  6941. dp_monitor_peer_tx_capture_filter_check(pdev, peer);
  6942. dp_monitor_peer_reset_stats(soc, peer);
  6943. }
  6944. if (peer->txrx_peer) {
  6945. dp_peer_rx_bufq_resources_init(peer->txrx_peer);
  6946. dp_txrx_peer_stats_clr(peer->txrx_peer);
  6947. dp_set_peer_isolation(peer->txrx_peer, false);
  6948. dp_wds_ext_peer_init(peer->txrx_peer);
  6949. dp_peer_hw_txrx_stats_init(soc, peer->txrx_peer);
  6950. }
  6951. dp_cfg_event_record_peer_evt(soc, DP_CFG_EVENT_PEER_CREATE,
  6952. peer, vdev, 1);
  6953. dp_info("vdev %pK Reused peer %pK ("QDF_MAC_ADDR_FMT
  6954. ") vdev_ref_cnt "
  6955. "%d peer_ref_cnt: %d",
  6956. vdev, peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  6957. qdf_atomic_read(&vdev->ref_cnt),
  6958. qdf_atomic_read(&peer->ref_cnt));
  6959. dp_peer_update_state(soc, peer, DP_PEER_STATE_INIT);
  6960. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6961. return QDF_STATUS_SUCCESS;
  6962. } else {
  6963. /*
  6964. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  6965. * need to remove the AST entry which was earlier added as a WDS
  6966. * entry.
  6967. * If an AST entry exists, but no peer entry exists with a given
  6968. * MAC addresses, we could deduce it as a WDS entry
  6969. */
  6970. dp_peer_ast_handle_roam_del(soc, pdev, peer_mac_addr);
  6971. }
  6972. #ifdef notyet
  6973. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  6974. soc->mempool_ol_ath_peer);
  6975. #else
  6976. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  6977. #endif
  6978. wlan_minidump_log(peer,
  6979. sizeof(*peer),
  6980. soc->ctrl_psoc,
  6981. WLAN_MD_DP_PEER, "dp_peer");
  6982. if (!peer) {
  6983. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6984. return QDF_STATUS_E_FAILURE; /* failure */
  6985. }
  6986. qdf_mem_zero(peer, sizeof(struct dp_peer));
  6987. /* store provided params */
  6988. peer->vdev = vdev;
  6989. /* initialize the peer_id */
  6990. peer->peer_id = HTT_INVALID_PEER;
  6991. qdf_mem_copy(
  6992. &peer->mac_addr.raw[0], peer_mac_addr, QDF_MAC_ADDR_SIZE);
  6993. DP_PEER_SET_TYPE(peer, peer_type);
  6994. if (IS_MLO_DP_MLD_PEER(peer)) {
  6995. if (dp_txrx_peer_attach(soc, peer) !=
  6996. QDF_STATUS_SUCCESS)
  6997. goto fail; /* failure */
  6998. dp_mld_peer_init_link_peers_info(peer);
  6999. } else if (dp_monitor_peer_attach(soc, peer) !=
  7000. QDF_STATUS_SUCCESS)
  7001. dp_warn("peer monitor ctx alloc failed");
  7002. TAILQ_INIT(&peer->ast_entry_list);
  7003. /* get the vdev reference for new peer */
  7004. dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CHILD);
  7005. if ((vdev->opmode == wlan_op_mode_sta) &&
  7006. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  7007. QDF_MAC_ADDR_SIZE)) {
  7008. ast_type = CDP_TXRX_AST_TYPE_SELF;
  7009. }
  7010. qdf_spinlock_create(&peer->peer_state_lock);
  7011. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  7012. qdf_spinlock_create(&peer->peer_info_lock);
  7013. /* reset the ast index to flowid table */
  7014. dp_peer_reset_flowq_map(peer);
  7015. qdf_atomic_init(&peer->ref_cnt);
  7016. for (i = 0; i < DP_MOD_ID_MAX; i++)
  7017. qdf_atomic_init(&peer->mod_refs[i]);
  7018. /* keep one reference for attach */
  7019. qdf_atomic_inc(&peer->ref_cnt);
  7020. qdf_atomic_inc(&peer->mod_refs[DP_MOD_ID_CONFIG]);
  7021. dp_peer_vdev_list_add(soc, vdev, peer);
  7022. /* TODO: See if hash based search is required */
  7023. dp_peer_find_hash_add(soc, peer);
  7024. /* Initialize the peer state */
  7025. peer->state = OL_TXRX_PEER_STATE_DISC;
  7026. dp_cfg_event_record_peer_evt(soc, DP_CFG_EVENT_PEER_CREATE,
  7027. peer, vdev, 0);
  7028. dp_info("vdev %pK created peer %pK ("QDF_MAC_ADDR_FMT") vdev_ref_cnt "
  7029. "%d peer_ref_cnt: %d",
  7030. vdev, peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  7031. qdf_atomic_read(&vdev->ref_cnt),
  7032. qdf_atomic_read(&peer->ref_cnt));
  7033. /*
  7034. * For every peer MAp message search and set if bss_peer
  7035. */
  7036. if (qdf_mem_cmp(peer->mac_addr.raw, vdev->mac_addr.raw,
  7037. QDF_MAC_ADDR_SIZE) == 0 &&
  7038. (wlan_op_mode_sta != vdev->opmode)) {
  7039. dp_info("vdev bss_peer!!");
  7040. peer->bss_peer = 1;
  7041. if (peer->txrx_peer)
  7042. peer->txrx_peer->bss_peer = 1;
  7043. }
  7044. if (wlan_op_mode_sta == vdev->opmode &&
  7045. qdf_mem_cmp(peer->mac_addr.raw, vdev->mac_addr.raw,
  7046. QDF_MAC_ADDR_SIZE) == 0) {
  7047. peer->sta_self_peer = 1;
  7048. }
  7049. if (dp_peer_rx_tids_create(peer) != QDF_STATUS_SUCCESS) {
  7050. dp_alert("RX tid alloc fail for peer %pK (" QDF_MAC_ADDR_FMT ")",
  7051. peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  7052. goto fail;
  7053. }
  7054. peer->valid = 1;
  7055. dp_local_peer_id_alloc(pdev, peer);
  7056. DP_STATS_INIT(peer);
  7057. if (dp_peer_sawf_ctx_alloc(soc, peer) != QDF_STATUS_SUCCESS)
  7058. dp_warn("peer sawf context alloc failed");
  7059. dp_peer_update_state(soc, peer, DP_PEER_STATE_INIT);
  7060. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7061. return QDF_STATUS_SUCCESS;
  7062. fail:
  7063. qdf_mem_free(peer);
  7064. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7065. return QDF_STATUS_E_FAILURE;
  7066. }
  7067. static QDF_STATUS dp_peer_legacy_setup(struct dp_soc *soc, struct dp_peer *peer)
  7068. {
  7069. /* txrx_peer might exist already in peer reuse case */
  7070. if (peer->txrx_peer)
  7071. return QDF_STATUS_SUCCESS;
  7072. if (dp_txrx_peer_attach(soc, peer) !=
  7073. QDF_STATUS_SUCCESS) {
  7074. dp_err("peer txrx ctx alloc failed");
  7075. return QDF_STATUS_E_FAILURE;
  7076. }
  7077. return QDF_STATUS_SUCCESS;
  7078. }
  7079. #ifdef WLAN_FEATURE_11BE_MLO
  7080. QDF_STATUS dp_peer_mlo_setup(
  7081. struct dp_soc *soc,
  7082. struct dp_peer *peer,
  7083. uint8_t vdev_id,
  7084. struct cdp_peer_setup_info *setup_info)
  7085. {
  7086. struct dp_peer *mld_peer = NULL;
  7087. struct cdp_txrx_peer_params_update params = {0};
  7088. /* Non-MLO connection, do nothing */
  7089. if (!setup_info || !setup_info->mld_peer_mac)
  7090. return QDF_STATUS_SUCCESS;
  7091. dp_cfg_event_record_peer_setup_evt(soc, DP_CFG_EVENT_MLO_SETUP,
  7092. peer, NULL, vdev_id, setup_info);
  7093. dp_info("link peer: " QDF_MAC_ADDR_FMT "mld peer: " QDF_MAC_ADDR_FMT
  7094. "first_link %d, primary_link %d",
  7095. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  7096. QDF_MAC_ADDR_REF(setup_info->mld_peer_mac),
  7097. setup_info->is_first_link,
  7098. setup_info->is_primary_link);
  7099. /* if this is the first link peer */
  7100. if (setup_info->is_first_link)
  7101. /* create MLD peer */
  7102. dp_peer_create_wifi3((struct cdp_soc_t *)soc,
  7103. vdev_id,
  7104. setup_info->mld_peer_mac,
  7105. CDP_MLD_PEER_TYPE);
  7106. if (peer->vdev->opmode == wlan_op_mode_sta &&
  7107. setup_info->is_primary_link) {
  7108. struct cdp_txrx_peer_params_update params = {0};
  7109. params.chip_id = dp_mlo_get_chip_id(soc);
  7110. params.pdev_id = peer->vdev->pdev->pdev_id;
  7111. params.osif_vdev = peer->vdev->osif_vdev;
  7112. dp_wdi_event_handler(
  7113. WDI_EVENT_STA_PRIMARY_UMAC_UPDATE,
  7114. soc,
  7115. (void *)&params, peer->peer_id,
  7116. WDI_NO_VAL, params.pdev_id);
  7117. }
  7118. peer->first_link = setup_info->is_first_link;
  7119. peer->primary_link = setup_info->is_primary_link;
  7120. mld_peer = dp_mld_peer_find_hash_find(soc,
  7121. setup_info->mld_peer_mac,
  7122. 0, vdev_id, DP_MOD_ID_CDP);
  7123. if (mld_peer) {
  7124. if (setup_info->is_first_link) {
  7125. /* assign rx_tid to mld peer */
  7126. mld_peer->rx_tid = peer->rx_tid;
  7127. /* no cdp_peer_setup for MLD peer,
  7128. * set it for addba processing
  7129. */
  7130. qdf_atomic_set(&mld_peer->is_default_route_set, 1);
  7131. } else {
  7132. /* free link peer original rx_tids mem */
  7133. dp_peer_rx_tids_destroy(peer);
  7134. /* assign mld peer rx_tid to link peer */
  7135. peer->rx_tid = mld_peer->rx_tid;
  7136. }
  7137. if (setup_info->is_primary_link &&
  7138. !setup_info->is_first_link) {
  7139. struct dp_vdev *prev_vdev;
  7140. /*
  7141. * if first link is not the primary link,
  7142. * then need to change mld_peer->vdev as
  7143. * primary link dp_vdev is not same one
  7144. * during mld peer creation.
  7145. */
  7146. prev_vdev = mld_peer->vdev;
  7147. dp_info("Primary link is not the first link. vdev: %pK,"
  7148. "vdev_id %d vdev_ref_cnt %d",
  7149. mld_peer->vdev, vdev_id,
  7150. qdf_atomic_read(&mld_peer->vdev->ref_cnt));
  7151. /* release the ref to original dp_vdev */
  7152. dp_vdev_unref_delete(soc, mld_peer->vdev,
  7153. DP_MOD_ID_CHILD);
  7154. /*
  7155. * get the ref to new dp_vdev,
  7156. * increase dp_vdev ref_cnt
  7157. */
  7158. mld_peer->vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7159. DP_MOD_ID_CHILD);
  7160. mld_peer->txrx_peer->vdev = mld_peer->vdev;
  7161. dp_cfg_event_record_mlo_setup_vdev_update_evt(
  7162. soc, mld_peer, prev_vdev,
  7163. mld_peer->vdev);
  7164. params.osif_vdev = (void *)peer->vdev->osif_vdev;
  7165. params.peer_mac = peer->mac_addr.raw;
  7166. params.chip_id = dp_mlo_get_chip_id(soc);
  7167. params.pdev_id = peer->vdev->pdev->pdev_id;
  7168. dp_wdi_event_handler(
  7169. WDI_EVENT_PEER_PRIMARY_UMAC_UPDATE,
  7170. soc, (void *)&params, peer->peer_id,
  7171. WDI_NO_VAL, params.pdev_id);
  7172. }
  7173. /* associate mld and link peer */
  7174. dp_link_peer_add_mld_peer(peer, mld_peer);
  7175. dp_mld_peer_add_link_peer(mld_peer, peer);
  7176. mld_peer->txrx_peer->mld_peer = 1;
  7177. dp_peer_unref_delete(mld_peer, DP_MOD_ID_CDP);
  7178. } else {
  7179. peer->mld_peer = NULL;
  7180. dp_err("mld peer" QDF_MAC_ADDR_FMT "not found!",
  7181. QDF_MAC_ADDR_REF(setup_info->mld_peer_mac));
  7182. return QDF_STATUS_E_FAILURE;
  7183. }
  7184. return QDF_STATUS_SUCCESS;
  7185. }
  7186. /**
  7187. * dp_mlo_peer_authorize() - authorize MLO peer
  7188. * @soc: soc handle
  7189. * @peer: pointer to link peer
  7190. *
  7191. * Return: void
  7192. */
  7193. static void dp_mlo_peer_authorize(struct dp_soc *soc,
  7194. struct dp_peer *peer)
  7195. {
  7196. int i;
  7197. struct dp_peer *link_peer = NULL;
  7198. struct dp_peer *mld_peer = peer->mld_peer;
  7199. struct dp_mld_link_peers link_peers_info;
  7200. if (!mld_peer)
  7201. return;
  7202. /* get link peers with reference */
  7203. dp_get_link_peers_ref_from_mld_peer(soc, mld_peer,
  7204. &link_peers_info,
  7205. DP_MOD_ID_CDP);
  7206. for (i = 0; i < link_peers_info.num_links; i++) {
  7207. link_peer = link_peers_info.link_peers[i];
  7208. if (!link_peer->authorize) {
  7209. dp_release_link_peers_ref(&link_peers_info,
  7210. DP_MOD_ID_CDP);
  7211. mld_peer->authorize = false;
  7212. return;
  7213. }
  7214. }
  7215. /* if we are here all link peers are authorized,
  7216. * authorize ml_peer also
  7217. */
  7218. mld_peer->authorize = true;
  7219. /* release link peers reference */
  7220. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  7221. }
  7222. #endif
  7223. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  7224. enum cdp_host_reo_dest_ring *reo_dest,
  7225. bool *hash_based)
  7226. {
  7227. struct dp_soc *soc;
  7228. struct dp_pdev *pdev;
  7229. pdev = vdev->pdev;
  7230. soc = pdev->soc;
  7231. /*
  7232. * hash based steering is disabled for Radios which are offloaded
  7233. * to NSS
  7234. */
  7235. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  7236. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  7237. /*
  7238. * Below line of code will ensure the proper reo_dest ring is chosen
  7239. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  7240. */
  7241. *reo_dest = pdev->reo_dest;
  7242. }
  7243. #ifdef IPA_OFFLOAD
  7244. /**
  7245. * dp_is_vdev_subtype_p2p() - Check if the subtype for vdev is P2P
  7246. * @vdev: Virtual device
  7247. *
  7248. * Return: true if the vdev is of subtype P2P
  7249. * false if the vdev is of any other subtype
  7250. */
  7251. static inline bool dp_is_vdev_subtype_p2p(struct dp_vdev *vdev)
  7252. {
  7253. if (vdev->subtype == wlan_op_subtype_p2p_device ||
  7254. vdev->subtype == wlan_op_subtype_p2p_cli ||
  7255. vdev->subtype == wlan_op_subtype_p2p_go)
  7256. return true;
  7257. return false;
  7258. }
  7259. /**
  7260. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  7261. * @vdev: Datapath VDEV handle
  7262. * @setup_info:
  7263. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  7264. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  7265. * @lmac_peer_id_msb:
  7266. *
  7267. * If IPA is enabled in ini, for SAP mode, disable hash based
  7268. * steering, use default reo_dst ring for RX. Use config values for other modes.
  7269. *
  7270. * Return: None
  7271. */
  7272. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  7273. struct cdp_peer_setup_info *setup_info,
  7274. enum cdp_host_reo_dest_ring *reo_dest,
  7275. bool *hash_based,
  7276. uint8_t *lmac_peer_id_msb)
  7277. {
  7278. struct dp_soc *soc;
  7279. struct dp_pdev *pdev;
  7280. pdev = vdev->pdev;
  7281. soc = pdev->soc;
  7282. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  7283. /* For P2P-GO interfaces we do not need to change the REO
  7284. * configuration even if IPA config is enabled
  7285. */
  7286. if (dp_is_vdev_subtype_p2p(vdev))
  7287. return;
  7288. /*
  7289. * If IPA is enabled, disable hash-based flow steering and set
  7290. * reo_dest_ring_4 as the REO ring to receive packets on.
  7291. * IPA is configured to reap reo_dest_ring_4.
  7292. *
  7293. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  7294. * value enum value is from 1 - 4.
  7295. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  7296. */
  7297. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  7298. if (vdev->opmode == wlan_op_mode_ap) {
  7299. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  7300. *hash_based = 0;
  7301. } else if (vdev->opmode == wlan_op_mode_sta &&
  7302. dp_ipa_is_mdm_platform()) {
  7303. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  7304. }
  7305. }
  7306. }
  7307. #else
  7308. /**
  7309. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  7310. * @vdev: Datapath VDEV handle
  7311. * @setup_info:
  7312. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  7313. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  7314. * @lmac_peer_id_msb:
  7315. *
  7316. * Use system config values for hash based steering.
  7317. * Return: None
  7318. */
  7319. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  7320. struct cdp_peer_setup_info *setup_info,
  7321. enum cdp_host_reo_dest_ring *reo_dest,
  7322. bool *hash_based,
  7323. uint8_t *lmac_peer_id_msb)
  7324. {
  7325. struct dp_soc *soc = vdev->pdev->soc;
  7326. soc->arch_ops.peer_get_reo_hash(vdev, setup_info, reo_dest, hash_based,
  7327. lmac_peer_id_msb);
  7328. }
  7329. #endif /* IPA_OFFLOAD */
  7330. /**
  7331. * dp_peer_setup_wifi3() - initialize the peer
  7332. * @soc_hdl: soc handle object
  7333. * @vdev_id: vdev_id of vdev object
  7334. * @peer_mac: Peer's mac address
  7335. * @setup_info: peer setup info for MLO
  7336. *
  7337. * Return: QDF_STATUS
  7338. */
  7339. static QDF_STATUS
  7340. dp_peer_setup_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7341. uint8_t *peer_mac,
  7342. struct cdp_peer_setup_info *setup_info)
  7343. {
  7344. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7345. struct dp_pdev *pdev;
  7346. bool hash_based = 0;
  7347. enum cdp_host_reo_dest_ring reo_dest;
  7348. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7349. struct dp_vdev *vdev = NULL;
  7350. struct dp_peer *peer =
  7351. dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  7352. DP_MOD_ID_CDP);
  7353. struct dp_peer *mld_peer = NULL;
  7354. enum wlan_op_mode vdev_opmode;
  7355. uint8_t lmac_peer_id_msb = 0;
  7356. if (!peer)
  7357. return QDF_STATUS_E_FAILURE;
  7358. vdev = peer->vdev;
  7359. if (!vdev) {
  7360. status = QDF_STATUS_E_FAILURE;
  7361. goto fail;
  7362. }
  7363. /* save vdev related member in case vdev freed */
  7364. vdev_opmode = vdev->opmode;
  7365. pdev = vdev->pdev;
  7366. dp_peer_setup_get_reo_hash(vdev, setup_info,
  7367. &reo_dest, &hash_based,
  7368. &lmac_peer_id_msb);
  7369. dp_cfg_event_record_peer_setup_evt(soc, DP_CFG_EVENT_PEER_SETUP,
  7370. peer, vdev, vdev->vdev_id,
  7371. setup_info);
  7372. dp_info("pdev: %d vdev :%d opmode:%u peer %pK (" QDF_MAC_ADDR_FMT ") "
  7373. "hash-based-steering:%d default-reo_dest:%u",
  7374. pdev->pdev_id, vdev->vdev_id,
  7375. vdev->opmode, peer,
  7376. QDF_MAC_ADDR_REF(peer->mac_addr.raw), hash_based, reo_dest);
  7377. /*
  7378. * There are corner cases where the AD1 = AD2 = "VAPs address"
  7379. * i.e both the devices have same MAC address. In these
  7380. * cases we want such pkts to be processed in NULL Q handler
  7381. * which is REO2TCL ring. for this reason we should
  7382. * not setup reo_queues and default route for bss_peer.
  7383. */
  7384. if (!IS_MLO_DP_MLD_PEER(peer))
  7385. dp_monitor_peer_tx_init(pdev, peer);
  7386. if (!setup_info)
  7387. if (dp_peer_legacy_setup(soc, peer) !=
  7388. QDF_STATUS_SUCCESS) {
  7389. status = QDF_STATUS_E_RESOURCES;
  7390. goto fail;
  7391. }
  7392. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap) {
  7393. status = QDF_STATUS_E_FAILURE;
  7394. goto fail;
  7395. }
  7396. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  7397. /* TODO: Check the destination ring number to be passed to FW */
  7398. soc->cdp_soc.ol_ops->peer_set_default_routing(
  7399. soc->ctrl_psoc,
  7400. peer->vdev->pdev->pdev_id,
  7401. peer->mac_addr.raw,
  7402. peer->vdev->vdev_id, hash_based, reo_dest,
  7403. lmac_peer_id_msb);
  7404. }
  7405. qdf_atomic_set(&peer->is_default_route_set, 1);
  7406. status = dp_peer_mlo_setup(soc, peer, vdev->vdev_id, setup_info);
  7407. if (QDF_IS_STATUS_ERROR(status)) {
  7408. dp_peer_err("peer mlo setup failed");
  7409. qdf_assert_always(0);
  7410. }
  7411. if (vdev_opmode != wlan_op_mode_monitor) {
  7412. /* In case of MLD peer, switch peer to mld peer and
  7413. * do peer_rx_init.
  7414. */
  7415. if (hal_reo_shared_qaddr_is_enable(soc->hal_soc) &&
  7416. IS_MLO_DP_LINK_PEER(peer)) {
  7417. if (setup_info && setup_info->is_first_link) {
  7418. mld_peer = DP_GET_MLD_PEER_FROM_PEER(peer);
  7419. if (mld_peer)
  7420. dp_peer_rx_init(pdev, mld_peer);
  7421. else
  7422. dp_peer_err("MLD peer null. Primary link peer:%pK", peer);
  7423. }
  7424. } else {
  7425. dp_peer_rx_init(pdev, peer);
  7426. }
  7427. }
  7428. dp_soc_txrx_peer_setup(vdev_opmode, soc, peer);
  7429. if (!IS_MLO_DP_MLD_PEER(peer))
  7430. dp_peer_ppdu_delayed_ba_init(peer);
  7431. fail:
  7432. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7433. return status;
  7434. }
  7435. /**
  7436. * dp_cp_peer_del_resp_handler() - Handle the peer delete response
  7437. * @soc_hdl: Datapath SOC handle
  7438. * @vdev_id: id of virtual device object
  7439. * @mac_addr: Mac address of the peer
  7440. *
  7441. * Return: QDF_STATUS
  7442. */
  7443. static QDF_STATUS dp_cp_peer_del_resp_handler(struct cdp_soc_t *soc_hdl,
  7444. uint8_t vdev_id,
  7445. uint8_t *mac_addr)
  7446. {
  7447. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7448. struct dp_ast_entry *ast_entry = NULL;
  7449. txrx_ast_free_cb cb = NULL;
  7450. void *cookie;
  7451. if (soc->ast_offload_support)
  7452. return QDF_STATUS_E_INVAL;
  7453. qdf_spin_lock_bh(&soc->ast_lock);
  7454. ast_entry =
  7455. dp_peer_ast_hash_find_by_vdevid(soc, mac_addr,
  7456. vdev_id);
  7457. /* in case of qwrap we have multiple BSS peers
  7458. * with same mac address
  7459. *
  7460. * AST entry for this mac address will be created
  7461. * only for one peer hence it will be NULL here
  7462. */
  7463. if ((!ast_entry || !ast_entry->delete_in_progress) ||
  7464. (ast_entry->peer_id != HTT_INVALID_PEER)) {
  7465. qdf_spin_unlock_bh(&soc->ast_lock);
  7466. return QDF_STATUS_E_FAILURE;
  7467. }
  7468. if (ast_entry->is_mapped)
  7469. soc->ast_table[ast_entry->ast_idx] = NULL;
  7470. DP_STATS_INC(soc, ast.deleted, 1);
  7471. dp_peer_ast_hash_remove(soc, ast_entry);
  7472. cb = ast_entry->callback;
  7473. cookie = ast_entry->cookie;
  7474. ast_entry->callback = NULL;
  7475. ast_entry->cookie = NULL;
  7476. soc->num_ast_entries--;
  7477. qdf_spin_unlock_bh(&soc->ast_lock);
  7478. if (cb) {
  7479. cb(soc->ctrl_psoc,
  7480. dp_soc_to_cdp_soc(soc),
  7481. cookie,
  7482. CDP_TXRX_AST_DELETED);
  7483. }
  7484. qdf_mem_free(ast_entry);
  7485. return QDF_STATUS_SUCCESS;
  7486. }
  7487. /**
  7488. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  7489. * @txrx_soc: cdp soc handle
  7490. * @ac: Access category
  7491. * @value: timeout value in millisec
  7492. *
  7493. * Return: void
  7494. */
  7495. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  7496. uint8_t ac, uint32_t value)
  7497. {
  7498. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  7499. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  7500. }
  7501. /**
  7502. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  7503. * @txrx_soc: cdp soc handle
  7504. * @ac: access category
  7505. * @value: timeout value in millisec
  7506. *
  7507. * Return: void
  7508. */
  7509. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  7510. uint8_t ac, uint32_t *value)
  7511. {
  7512. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  7513. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  7514. }
  7515. /**
  7516. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  7517. * @txrx_soc: cdp soc handle
  7518. * @pdev_id: id of physical device object
  7519. * @val: reo destination ring index (1 - 4)
  7520. *
  7521. * Return: QDF_STATUS
  7522. */
  7523. static QDF_STATUS
  7524. dp_set_pdev_reo_dest(struct cdp_soc_t *txrx_soc, uint8_t pdev_id,
  7525. enum cdp_host_reo_dest_ring val)
  7526. {
  7527. struct dp_pdev *pdev =
  7528. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)txrx_soc,
  7529. pdev_id);
  7530. if (pdev) {
  7531. pdev->reo_dest = val;
  7532. return QDF_STATUS_SUCCESS;
  7533. }
  7534. return QDF_STATUS_E_FAILURE;
  7535. }
  7536. /**
  7537. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  7538. * @txrx_soc: cdp soc handle
  7539. * @pdev_id: id of physical device object
  7540. *
  7541. * Return: reo destination ring index
  7542. */
  7543. static enum cdp_host_reo_dest_ring
  7544. dp_get_pdev_reo_dest(struct cdp_soc_t *txrx_soc, uint8_t pdev_id)
  7545. {
  7546. struct dp_pdev *pdev =
  7547. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)txrx_soc,
  7548. pdev_id);
  7549. if (pdev)
  7550. return pdev->reo_dest;
  7551. else
  7552. return cdp_host_reo_dest_ring_unknown;
  7553. }
  7554. #ifdef WLAN_SUPPORT_MSCS
  7555. /**
  7556. * dp_record_mscs_params() - Record MSCS parameters sent by the STA in
  7557. * the MSCS Request to the AP.
  7558. * @soc_hdl: Datapath soc handle
  7559. * @peer_mac: STA Mac address
  7560. * @vdev_id: ID of the vdev handle
  7561. * @mscs_params: Structure having MSCS parameters obtained
  7562. * from handshake
  7563. * @active: Flag to set MSCS active/inactive
  7564. *
  7565. * The AP makes a note of these parameters while comparing the MSDUs
  7566. * sent by the STA, to send the downlink traffic with correct User
  7567. * priority.
  7568. *
  7569. * Return: QDF_STATUS - Success/Invalid
  7570. */
  7571. static QDF_STATUS
  7572. dp_record_mscs_params(struct cdp_soc_t *soc_hdl, uint8_t *peer_mac,
  7573. uint8_t vdev_id, struct cdp_mscs_params *mscs_params,
  7574. bool active)
  7575. {
  7576. struct dp_peer *peer;
  7577. QDF_STATUS status = QDF_STATUS_E_INVAL;
  7578. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7579. peer = dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  7580. DP_MOD_ID_CDP);
  7581. if (!peer) {
  7582. dp_err("Peer is NULL!");
  7583. goto fail;
  7584. }
  7585. if (!active) {
  7586. dp_info("MSCS Procedure is terminated");
  7587. peer->mscs_active = active;
  7588. goto fail;
  7589. }
  7590. if (mscs_params->classifier_type == IEEE80211_TCLAS_MASK_CLA_TYPE_4) {
  7591. /* Populate entries inside IPV4 database first */
  7592. peer->mscs_ipv4_parameter.user_priority_bitmap =
  7593. mscs_params->user_pri_bitmap;
  7594. peer->mscs_ipv4_parameter.user_priority_limit =
  7595. mscs_params->user_pri_limit;
  7596. peer->mscs_ipv4_parameter.classifier_mask =
  7597. mscs_params->classifier_mask;
  7598. /* Populate entries inside IPV6 database */
  7599. peer->mscs_ipv6_parameter.user_priority_bitmap =
  7600. mscs_params->user_pri_bitmap;
  7601. peer->mscs_ipv6_parameter.user_priority_limit =
  7602. mscs_params->user_pri_limit;
  7603. peer->mscs_ipv6_parameter.classifier_mask =
  7604. mscs_params->classifier_mask;
  7605. peer->mscs_active = 1;
  7606. dp_info("\n\tMSCS Procedure request based parameters for "QDF_MAC_ADDR_FMT"\n"
  7607. "\tClassifier_type = %d\tUser priority bitmap = %x\n"
  7608. "\tUser priority limit = %x\tClassifier mask = %x",
  7609. QDF_MAC_ADDR_REF(peer_mac),
  7610. mscs_params->classifier_type,
  7611. peer->mscs_ipv4_parameter.user_priority_bitmap,
  7612. peer->mscs_ipv4_parameter.user_priority_limit,
  7613. peer->mscs_ipv4_parameter.classifier_mask);
  7614. }
  7615. status = QDF_STATUS_SUCCESS;
  7616. fail:
  7617. if (peer)
  7618. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7619. return status;
  7620. }
  7621. #endif
  7622. /**
  7623. * dp_get_sec_type() - Get the security type
  7624. * @soc: soc handle
  7625. * @vdev_id: id of dp handle
  7626. * @peer_mac: mac of datapath PEER handle
  7627. * @sec_idx: Security id (mcast, ucast)
  7628. *
  7629. * return sec_type: Security type
  7630. */
  7631. static int dp_get_sec_type(struct cdp_soc_t *soc, uint8_t vdev_id,
  7632. uint8_t *peer_mac, uint8_t sec_idx)
  7633. {
  7634. int sec_type = 0;
  7635. struct dp_peer *peer =
  7636. dp_peer_get_tgt_peer_hash_find((struct dp_soc *)soc,
  7637. peer_mac, 0, vdev_id,
  7638. DP_MOD_ID_CDP);
  7639. if (!peer) {
  7640. dp_cdp_err("%pK: Peer is NULL!\n", (struct dp_soc *)soc);
  7641. return sec_type;
  7642. }
  7643. if (!peer->txrx_peer) {
  7644. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7645. dp_peer_debug("%pK: txrx peer is NULL!\n", soc);
  7646. return sec_type;
  7647. }
  7648. sec_type = peer->txrx_peer->security[sec_idx].sec_type;
  7649. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7650. return sec_type;
  7651. }
  7652. /**
  7653. * dp_peer_authorize() - authorize txrx peer
  7654. * @soc_hdl: soc handle
  7655. * @vdev_id: id of dp handle
  7656. * @peer_mac: mac of datapath PEER handle
  7657. * @authorize:
  7658. *
  7659. * Return: QDF_STATUS
  7660. *
  7661. */
  7662. static QDF_STATUS
  7663. dp_peer_authorize(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7664. uint8_t *peer_mac, uint32_t authorize)
  7665. {
  7666. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7667. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7668. struct dp_peer *peer = dp_peer_get_tgt_peer_hash_find(soc, peer_mac,
  7669. 0, vdev_id,
  7670. DP_MOD_ID_CDP);
  7671. if (!peer) {
  7672. dp_cdp_debug("%pK: Peer is NULL!\n", soc);
  7673. status = QDF_STATUS_E_FAILURE;
  7674. } else {
  7675. peer->authorize = authorize ? 1 : 0;
  7676. if (peer->txrx_peer)
  7677. peer->txrx_peer->authorize = peer->authorize;
  7678. if (!peer->authorize)
  7679. dp_peer_flush_frags(soc_hdl, vdev_id, peer_mac);
  7680. dp_mlo_peer_authorize(soc, peer);
  7681. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7682. }
  7683. return status;
  7684. }
  7685. /**
  7686. * dp_peer_get_authorize() - get peer authorize status
  7687. * @soc_hdl: soc handle
  7688. * @vdev_id: id of dp handle
  7689. * @peer_mac: mac of datapath PEER handle
  7690. *
  7691. * Return: true is peer is authorized, false otherwise
  7692. */
  7693. static bool
  7694. dp_peer_get_authorize(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7695. uint8_t *peer_mac)
  7696. {
  7697. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7698. bool authorize = false;
  7699. struct dp_peer *peer = dp_peer_find_hash_find(soc, peer_mac,
  7700. 0, vdev_id,
  7701. DP_MOD_ID_CDP);
  7702. if (!peer) {
  7703. dp_cdp_debug("%pK: Peer is NULL!\n", soc);
  7704. return authorize;
  7705. }
  7706. authorize = peer->authorize;
  7707. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7708. return authorize;
  7709. }
  7710. void dp_vdev_unref_delete(struct dp_soc *soc, struct dp_vdev *vdev,
  7711. enum dp_mod_id mod_id)
  7712. {
  7713. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  7714. void *vdev_delete_context = NULL;
  7715. uint8_t vdev_id = vdev->vdev_id;
  7716. struct dp_pdev *pdev = vdev->pdev;
  7717. struct dp_vdev *tmp_vdev = NULL;
  7718. uint8_t found = 0;
  7719. QDF_ASSERT(qdf_atomic_dec_return(&vdev->mod_refs[mod_id]) >= 0);
  7720. /* Return if this is not the last reference*/
  7721. if (!qdf_atomic_dec_and_test(&vdev->ref_cnt))
  7722. return;
  7723. /*
  7724. * This should be set as last reference need to released
  7725. * after cdp_vdev_detach() is called
  7726. *
  7727. * if this assert is hit there is a ref count issue
  7728. */
  7729. QDF_ASSERT(vdev->delete.pending);
  7730. vdev_delete_cb = vdev->delete.callback;
  7731. vdev_delete_context = vdev->delete.context;
  7732. dp_info("deleting vdev object %pK ("QDF_MAC_ADDR_FMT")- its last peer is done",
  7733. vdev, QDF_MAC_ADDR_REF(vdev->mac_addr.raw));
  7734. if (wlan_op_mode_monitor == vdev->opmode) {
  7735. dp_monitor_vdev_delete(soc, vdev);
  7736. goto free_vdev;
  7737. }
  7738. /* all peers are gone, go ahead and delete it */
  7739. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  7740. FLOW_TYPE_VDEV, vdev_id);
  7741. dp_tx_vdev_detach(vdev);
  7742. dp_monitor_vdev_detach(vdev);
  7743. free_vdev:
  7744. qdf_spinlock_destroy(&vdev->peer_list_lock);
  7745. qdf_spin_lock_bh(&soc->inactive_vdev_list_lock);
  7746. TAILQ_FOREACH(tmp_vdev, &soc->inactive_vdev_list,
  7747. inactive_list_elem) {
  7748. if (tmp_vdev == vdev) {
  7749. found = 1;
  7750. break;
  7751. }
  7752. }
  7753. if (found)
  7754. TAILQ_REMOVE(&soc->inactive_vdev_list, vdev,
  7755. inactive_list_elem);
  7756. /* delete this peer from the list */
  7757. qdf_spin_unlock_bh(&soc->inactive_vdev_list_lock);
  7758. dp_cfg_event_record_vdev_evt(soc, DP_CFG_EVENT_VDEV_UNREF_DEL,
  7759. vdev);
  7760. dp_info("deleting vdev object %pK ("QDF_MAC_ADDR_FMT")",
  7761. vdev, QDF_MAC_ADDR_REF(vdev->mac_addr.raw));
  7762. wlan_minidump_remove(vdev, sizeof(*vdev), soc->ctrl_psoc,
  7763. WLAN_MD_DP_VDEV, "dp_vdev");
  7764. qdf_mem_free(vdev);
  7765. vdev = NULL;
  7766. if (vdev_delete_cb)
  7767. vdev_delete_cb(vdev_delete_context);
  7768. }
  7769. qdf_export_symbol(dp_vdev_unref_delete);
  7770. void dp_peer_unref_delete(struct dp_peer *peer, enum dp_mod_id mod_id)
  7771. {
  7772. struct dp_vdev *vdev = peer->vdev;
  7773. struct dp_pdev *pdev = vdev->pdev;
  7774. struct dp_soc *soc = pdev->soc;
  7775. uint16_t peer_id;
  7776. struct dp_peer *tmp_peer;
  7777. bool found = false;
  7778. if (mod_id > DP_MOD_ID_RX)
  7779. QDF_ASSERT(qdf_atomic_dec_return(&peer->mod_refs[mod_id]) >= 0);
  7780. /*
  7781. * Hold the lock all the way from checking if the peer ref count
  7782. * is zero until the peer references are removed from the hash
  7783. * table and vdev list (if the peer ref count is zero).
  7784. * This protects against a new HL tx operation starting to use the
  7785. * peer object just after this function concludes it's done being used.
  7786. * Furthermore, the lock needs to be held while checking whether the
  7787. * vdev's list of peers is empty, to make sure that list is not modified
  7788. * concurrently with the empty check.
  7789. */
  7790. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  7791. peer_id = peer->peer_id;
  7792. /*
  7793. * Make sure that the reference to the peer in
  7794. * peer object map is removed
  7795. */
  7796. QDF_ASSERT(peer_id == HTT_INVALID_PEER);
  7797. dp_peer_info("Deleting peer %pK ("QDF_MAC_ADDR_FMT")", peer,
  7798. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  7799. dp_peer_sawf_ctx_free(soc, peer);
  7800. wlan_minidump_remove(peer, sizeof(*peer), soc->ctrl_psoc,
  7801. WLAN_MD_DP_PEER, "dp_peer");
  7802. qdf_spin_lock_bh(&soc->inactive_peer_list_lock);
  7803. TAILQ_FOREACH(tmp_peer, &soc->inactive_peer_list,
  7804. inactive_list_elem) {
  7805. if (tmp_peer == peer) {
  7806. found = 1;
  7807. break;
  7808. }
  7809. }
  7810. if (found)
  7811. TAILQ_REMOVE(&soc->inactive_peer_list, peer,
  7812. inactive_list_elem);
  7813. /* delete this peer from the list */
  7814. qdf_spin_unlock_bh(&soc->inactive_peer_list_lock);
  7815. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  7816. dp_peer_update_state(soc, peer, DP_PEER_STATE_FREED);
  7817. /* cleanup the peer data */
  7818. dp_peer_cleanup(vdev, peer);
  7819. if (!IS_MLO_DP_MLD_PEER(peer))
  7820. dp_monitor_peer_detach(soc, peer);
  7821. qdf_spinlock_destroy(&peer->peer_state_lock);
  7822. dp_txrx_peer_detach(soc, peer);
  7823. dp_cfg_event_record_peer_evt(soc, DP_CFG_EVENT_PEER_UNREF_DEL,
  7824. peer, vdev, 0);
  7825. qdf_mem_free(peer);
  7826. /*
  7827. * Decrement ref count taken at peer create
  7828. */
  7829. dp_peer_info("Deleted peer. Unref vdev %pK, vdev_ref_cnt %d",
  7830. vdev, qdf_atomic_read(&vdev->ref_cnt));
  7831. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CHILD);
  7832. }
  7833. }
  7834. qdf_export_symbol(dp_peer_unref_delete);
  7835. void dp_txrx_peer_unref_delete(dp_txrx_ref_handle handle,
  7836. enum dp_mod_id mod_id)
  7837. {
  7838. dp_peer_unref_delete((struct dp_peer *)handle, mod_id);
  7839. }
  7840. qdf_export_symbol(dp_txrx_peer_unref_delete);
  7841. /**
  7842. * dp_peer_delete_wifi3() - Delete txrx peer
  7843. * @soc_hdl: soc handle
  7844. * @vdev_id: id of dp handle
  7845. * @peer_mac: mac of datapath PEER handle
  7846. * @bitmap: bitmap indicating special handling of request.
  7847. * @peer_type: peer type (link or MLD)
  7848. *
  7849. */
  7850. static QDF_STATUS dp_peer_delete_wifi3(struct cdp_soc_t *soc_hdl,
  7851. uint8_t vdev_id,
  7852. uint8_t *peer_mac, uint32_t bitmap,
  7853. enum cdp_peer_type peer_type)
  7854. {
  7855. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7856. struct dp_peer *peer;
  7857. struct cdp_peer_info peer_info = { 0 };
  7858. struct dp_vdev *vdev = NULL;
  7859. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac,
  7860. false, peer_type);
  7861. peer = dp_peer_hash_find_wrapper(soc, &peer_info, DP_MOD_ID_CDP);
  7862. /* Peer can be null for monitor vap mac address */
  7863. if (!peer) {
  7864. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7865. "%s: Invalid peer\n", __func__);
  7866. return QDF_STATUS_E_FAILURE;
  7867. }
  7868. if (!peer->valid) {
  7869. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7870. dp_err("Invalid peer: "QDF_MAC_ADDR_FMT,
  7871. QDF_MAC_ADDR_REF(peer_mac));
  7872. return QDF_STATUS_E_ALREADY;
  7873. }
  7874. vdev = peer->vdev;
  7875. if (!vdev) {
  7876. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7877. return QDF_STATUS_E_FAILURE;
  7878. }
  7879. peer->valid = 0;
  7880. dp_cfg_event_record_peer_evt(soc, DP_CFG_EVENT_PEER_DELETE, peer,
  7881. vdev, 0);
  7882. dp_init_info("%pK: peer %pK (" QDF_MAC_ADDR_FMT ") pending-refs %d",
  7883. soc, peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  7884. qdf_atomic_read(&peer->ref_cnt));
  7885. dp_peer_rx_reo_shared_qaddr_delete(soc, peer);
  7886. dp_local_peer_id_free(peer->vdev->pdev, peer);
  7887. /* Drop all rx packets before deleting peer */
  7888. dp_clear_peer_internal(soc, peer);
  7889. qdf_spinlock_destroy(&peer->peer_info_lock);
  7890. dp_peer_multipass_list_remove(peer);
  7891. /* remove the reference to the peer from the hash table */
  7892. dp_peer_find_hash_remove(soc, peer);
  7893. dp_peer_vdev_list_remove(soc, vdev, peer);
  7894. dp_peer_mlo_delete(peer);
  7895. qdf_spin_lock_bh(&soc->inactive_peer_list_lock);
  7896. TAILQ_INSERT_TAIL(&soc->inactive_peer_list, peer,
  7897. inactive_list_elem);
  7898. qdf_spin_unlock_bh(&soc->inactive_peer_list_lock);
  7899. /*
  7900. * Remove the reference added during peer_attach.
  7901. * The peer will still be left allocated until the
  7902. * PEER_UNMAP message arrives to remove the other
  7903. * reference, added by the PEER_MAP message.
  7904. */
  7905. dp_peer_unref_delete(peer, DP_MOD_ID_CONFIG);
  7906. /*
  7907. * Remove the reference taken above
  7908. */
  7909. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7910. return QDF_STATUS_SUCCESS;
  7911. }
  7912. #ifdef DP_RX_UDP_OVER_PEER_ROAM
  7913. static QDF_STATUS dp_update_roaming_peer_wifi3(struct cdp_soc_t *soc_hdl,
  7914. uint8_t vdev_id,
  7915. uint8_t *peer_mac,
  7916. uint32_t auth_status)
  7917. {
  7918. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7919. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7920. DP_MOD_ID_CDP);
  7921. if (!vdev)
  7922. return QDF_STATUS_E_FAILURE;
  7923. vdev->roaming_peer_status = auth_status;
  7924. qdf_mem_copy(vdev->roaming_peer_mac.raw, peer_mac,
  7925. QDF_MAC_ADDR_SIZE);
  7926. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7927. return QDF_STATUS_SUCCESS;
  7928. }
  7929. #endif
  7930. /**
  7931. * dp_get_vdev_mac_addr_wifi3() - Detach txrx peer
  7932. * @soc_hdl: Datapath soc handle
  7933. * @vdev_id: virtual interface id
  7934. *
  7935. * Return: MAC address on success, NULL on failure.
  7936. *
  7937. */
  7938. static uint8_t *dp_get_vdev_mac_addr_wifi3(struct cdp_soc_t *soc_hdl,
  7939. uint8_t vdev_id)
  7940. {
  7941. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7942. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7943. DP_MOD_ID_CDP);
  7944. uint8_t *mac = NULL;
  7945. if (!vdev)
  7946. return NULL;
  7947. mac = vdev->mac_addr.raw;
  7948. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7949. return mac;
  7950. }
  7951. /**
  7952. * dp_vdev_set_wds() - Enable per packet stats
  7953. * @soc_hdl: DP soc handle
  7954. * @vdev_id: id of DP VDEV handle
  7955. * @val: value
  7956. *
  7957. * Return: none
  7958. */
  7959. static int dp_vdev_set_wds(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7960. uint32_t val)
  7961. {
  7962. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7963. struct dp_vdev *vdev =
  7964. dp_vdev_get_ref_by_id((struct dp_soc *)soc, vdev_id,
  7965. DP_MOD_ID_CDP);
  7966. if (!vdev)
  7967. return QDF_STATUS_E_FAILURE;
  7968. vdev->wds_enabled = val;
  7969. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7970. return QDF_STATUS_SUCCESS;
  7971. }
  7972. static int dp_get_opmode(struct cdp_soc_t *soc_hdl, uint8_t vdev_id)
  7973. {
  7974. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7975. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7976. DP_MOD_ID_CDP);
  7977. int opmode;
  7978. if (!vdev) {
  7979. dp_err_rl("vdev for id %d is NULL", vdev_id);
  7980. return -EINVAL;
  7981. }
  7982. opmode = vdev->opmode;
  7983. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7984. return opmode;
  7985. }
  7986. /**
  7987. * dp_get_os_rx_handles_from_vdev_wifi3() - Get os rx handles for a vdev
  7988. * @soc_hdl: ol_txrx_soc_handle handle
  7989. * @vdev_id: vdev id for which os rx handles are needed
  7990. * @stack_fn_p: pointer to stack function pointer
  7991. * @osif_vdev_p: pointer to ol_osif_vdev_handle
  7992. *
  7993. * Return: void
  7994. */
  7995. static
  7996. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_soc_t *soc_hdl,
  7997. uint8_t vdev_id,
  7998. ol_txrx_rx_fp *stack_fn_p,
  7999. ol_osif_vdev_handle *osif_vdev_p)
  8000. {
  8001. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8002. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  8003. DP_MOD_ID_CDP);
  8004. if (qdf_unlikely(!vdev)) {
  8005. *stack_fn_p = NULL;
  8006. *osif_vdev_p = NULL;
  8007. return;
  8008. }
  8009. *stack_fn_p = vdev->osif_rx_stack;
  8010. *osif_vdev_p = vdev->osif_vdev;
  8011. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8012. }
  8013. /**
  8014. * dp_get_ctrl_pdev_from_vdev_wifi3() - Get control pdev of vdev
  8015. * @soc_hdl: datapath soc handle
  8016. * @vdev_id: virtual device/interface id
  8017. *
  8018. * Return: Handle to control pdev
  8019. */
  8020. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(
  8021. struct cdp_soc_t *soc_hdl,
  8022. uint8_t vdev_id)
  8023. {
  8024. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8025. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  8026. DP_MOD_ID_CDP);
  8027. struct dp_pdev *pdev;
  8028. if (!vdev)
  8029. return NULL;
  8030. pdev = vdev->pdev;
  8031. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8032. return pdev ? (struct cdp_cfg *)pdev->wlan_cfg_ctx : NULL;
  8033. }
  8034. /**
  8035. * dp_get_tx_pending() - read pending tx
  8036. * @pdev_handle: Datapath PDEV handle
  8037. *
  8038. * Return: outstanding tx
  8039. */
  8040. static int32_t dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  8041. {
  8042. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8043. return qdf_atomic_read(&pdev->num_tx_outstanding);
  8044. }
  8045. /**
  8046. * dp_get_peer_mac_from_peer_id() - get peer mac
  8047. * @soc: CDP SoC handle
  8048. * @peer_id: Peer ID
  8049. * @peer_mac: MAC addr of PEER
  8050. *
  8051. * Return: QDF_STATUS
  8052. */
  8053. static QDF_STATUS dp_get_peer_mac_from_peer_id(struct cdp_soc_t *soc,
  8054. uint32_t peer_id,
  8055. uint8_t *peer_mac)
  8056. {
  8057. struct dp_peer *peer;
  8058. if (soc && peer_mac) {
  8059. peer = dp_peer_get_ref_by_id((struct dp_soc *)soc,
  8060. (uint16_t)peer_id,
  8061. DP_MOD_ID_CDP);
  8062. if (peer) {
  8063. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  8064. QDF_MAC_ADDR_SIZE);
  8065. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  8066. return QDF_STATUS_SUCCESS;
  8067. }
  8068. }
  8069. return QDF_STATUS_E_FAILURE;
  8070. }
  8071. #ifdef MESH_MODE_SUPPORT
  8072. static
  8073. void dp_vdev_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  8074. {
  8075. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8076. dp_cdp_info("%pK: val %d", vdev->pdev->soc, val);
  8077. vdev->mesh_vdev = val;
  8078. if (val)
  8079. vdev->skip_sw_tid_classification |=
  8080. DP_TX_MESH_ENABLED;
  8081. else
  8082. vdev->skip_sw_tid_classification &=
  8083. ~DP_TX_MESH_ENABLED;
  8084. }
  8085. /**
  8086. * dp_vdev_set_mesh_rx_filter() - to set the mesh rx filter
  8087. * @vdev_hdl: virtual device object
  8088. * @val: value to be set
  8089. *
  8090. * Return: void
  8091. */
  8092. static
  8093. void dp_vdev_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  8094. {
  8095. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8096. dp_cdp_info("%pK: val %d", vdev->pdev->soc, val);
  8097. vdev->mesh_rx_filter = val;
  8098. }
  8099. #endif
  8100. /**
  8101. * dp_vdev_set_hlos_tid_override() - to set hlos tid override
  8102. * @vdev: virtual device object
  8103. * @val: value to be set
  8104. *
  8105. * Return: void
  8106. */
  8107. static
  8108. void dp_vdev_set_hlos_tid_override(struct dp_vdev *vdev, uint32_t val)
  8109. {
  8110. dp_cdp_info("%pK: val %d", vdev->pdev->soc, val);
  8111. if (val)
  8112. vdev->skip_sw_tid_classification |=
  8113. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED;
  8114. else
  8115. vdev->skip_sw_tid_classification &=
  8116. ~DP_TXRX_HLOS_TID_OVERRIDE_ENABLED;
  8117. }
  8118. /**
  8119. * dp_vdev_get_hlos_tid_override() - to get hlos tid override flag
  8120. * @vdev_hdl: virtual device object
  8121. *
  8122. * Return: 1 if this flag is set
  8123. */
  8124. static
  8125. uint8_t dp_vdev_get_hlos_tid_override(struct cdp_vdev *vdev_hdl)
  8126. {
  8127. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8128. return !!(vdev->skip_sw_tid_classification &
  8129. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED);
  8130. }
  8131. #ifdef VDEV_PEER_PROTOCOL_COUNT
  8132. static void dp_enable_vdev_peer_protocol_count(struct cdp_soc_t *soc_hdl,
  8133. int8_t vdev_id,
  8134. bool enable)
  8135. {
  8136. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8137. struct dp_vdev *vdev;
  8138. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8139. if (!vdev)
  8140. return;
  8141. dp_info("enable %d vdev_id %d", enable, vdev_id);
  8142. vdev->peer_protocol_count_track = enable;
  8143. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8144. }
  8145. static void dp_enable_vdev_peer_protocol_drop_mask(struct cdp_soc_t *soc_hdl,
  8146. int8_t vdev_id,
  8147. int drop_mask)
  8148. {
  8149. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8150. struct dp_vdev *vdev;
  8151. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8152. if (!vdev)
  8153. return;
  8154. dp_info("drop_mask %d vdev_id %d", drop_mask, vdev_id);
  8155. vdev->peer_protocol_count_dropmask = drop_mask;
  8156. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8157. }
  8158. static int dp_is_vdev_peer_protocol_count_enabled(struct cdp_soc_t *soc_hdl,
  8159. int8_t vdev_id)
  8160. {
  8161. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8162. struct dp_vdev *vdev;
  8163. int peer_protocol_count_track;
  8164. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8165. if (!vdev)
  8166. return 0;
  8167. dp_info("enable %d vdev_id %d", vdev->peer_protocol_count_track,
  8168. vdev_id);
  8169. peer_protocol_count_track =
  8170. vdev->peer_protocol_count_track;
  8171. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8172. return peer_protocol_count_track;
  8173. }
  8174. static int dp_get_vdev_peer_protocol_drop_mask(struct cdp_soc_t *soc_hdl,
  8175. int8_t vdev_id)
  8176. {
  8177. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8178. struct dp_vdev *vdev;
  8179. int peer_protocol_count_dropmask;
  8180. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8181. if (!vdev)
  8182. return 0;
  8183. dp_info("drop_mask %d vdev_id %d", vdev->peer_protocol_count_dropmask,
  8184. vdev_id);
  8185. peer_protocol_count_dropmask =
  8186. vdev->peer_protocol_count_dropmask;
  8187. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8188. return peer_protocol_count_dropmask;
  8189. }
  8190. #endif
  8191. bool dp_check_pdev_exists(struct dp_soc *soc, struct dp_pdev *data)
  8192. {
  8193. uint8_t pdev_count;
  8194. for (pdev_count = 0; pdev_count < MAX_PDEV_CNT; pdev_count++) {
  8195. if (soc->pdev_list[pdev_count] &&
  8196. soc->pdev_list[pdev_count] == data)
  8197. return true;
  8198. }
  8199. return false;
  8200. }
  8201. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  8202. union hal_reo_status *reo_status)
  8203. {
  8204. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  8205. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  8206. if (!dp_check_pdev_exists(soc, pdev)) {
  8207. dp_err_rl("pdev doesn't exist");
  8208. return;
  8209. }
  8210. if (!qdf_atomic_read(&soc->cmn_init_done))
  8211. return;
  8212. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  8213. DP_PRINT_STATS("REO stats failure %d",
  8214. queue_status->header.status);
  8215. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  8216. return;
  8217. }
  8218. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  8219. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  8220. }
  8221. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  8222. struct cdp_vdev_stats *vdev_stats)
  8223. {
  8224. if (!vdev || !vdev->pdev)
  8225. return;
  8226. dp_update_vdev_ingress_stats(vdev);
  8227. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  8228. dp_vdev_iterate_peer(vdev, dp_update_vdev_stats, vdev_stats,
  8229. DP_MOD_ID_GENERIC_STATS);
  8230. dp_update_vdev_rate_stats(vdev_stats, &vdev->stats);
  8231. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8232. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  8233. vdev_stats, vdev->vdev_id,
  8234. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  8235. #endif
  8236. }
  8237. void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  8238. {
  8239. struct dp_vdev *vdev = NULL;
  8240. struct dp_soc *soc;
  8241. struct cdp_vdev_stats *vdev_stats =
  8242. qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  8243. if (!vdev_stats) {
  8244. dp_cdp_err("%pK: DP alloc failure - unable to get alloc vdev stats",
  8245. pdev->soc);
  8246. return;
  8247. }
  8248. soc = pdev->soc;
  8249. qdf_mem_zero(&pdev->stats.tx, sizeof(pdev->stats.tx));
  8250. qdf_mem_zero(&pdev->stats.rx, sizeof(pdev->stats.rx));
  8251. qdf_mem_zero(&pdev->stats.tx_i, sizeof(pdev->stats.tx_i));
  8252. qdf_mem_zero(&pdev->stats.rx_i, sizeof(pdev->stats.rx_i));
  8253. if (dp_monitor_is_enable_mcopy_mode(pdev))
  8254. dp_monitor_invalid_peer_update_pdev_stats(soc, pdev);
  8255. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  8256. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  8257. dp_aggregate_vdev_stats(vdev, vdev_stats);
  8258. dp_update_pdev_stats(pdev, vdev_stats);
  8259. dp_update_pdev_ingress_stats(pdev, vdev);
  8260. }
  8261. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  8262. qdf_mem_free(vdev_stats);
  8263. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8264. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  8265. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  8266. #endif
  8267. }
  8268. /**
  8269. * dp_vdev_getstats() - get vdev packet level stats
  8270. * @vdev_handle: Datapath VDEV handle
  8271. * @stats: cdp network device stats structure
  8272. *
  8273. * Return: QDF_STATUS
  8274. */
  8275. static QDF_STATUS dp_vdev_getstats(struct cdp_vdev *vdev_handle,
  8276. struct cdp_dev_stats *stats)
  8277. {
  8278. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8279. struct dp_pdev *pdev;
  8280. struct dp_soc *soc;
  8281. struct cdp_vdev_stats *vdev_stats;
  8282. if (!vdev)
  8283. return QDF_STATUS_E_FAILURE;
  8284. pdev = vdev->pdev;
  8285. if (!pdev)
  8286. return QDF_STATUS_E_FAILURE;
  8287. soc = pdev->soc;
  8288. vdev_stats = qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  8289. if (!vdev_stats) {
  8290. dp_cdp_err("%pK: DP alloc failure - unable to get alloc vdev stats",
  8291. soc);
  8292. return QDF_STATUS_E_FAILURE;
  8293. }
  8294. dp_aggregate_vdev_stats(vdev, vdev_stats);
  8295. stats->tx_packets = vdev_stats->tx.comp_pkt.num;
  8296. stats->tx_bytes = vdev_stats->tx.comp_pkt.bytes;
  8297. stats->tx_errors = vdev_stats->tx.tx_failed;
  8298. stats->tx_dropped = vdev_stats->tx_i.dropped.dropped_pkt.num +
  8299. vdev_stats->tx_i.sg.dropped_host.num +
  8300. vdev_stats->tx_i.mcast_en.dropped_map_error +
  8301. vdev_stats->tx_i.mcast_en.dropped_self_mac +
  8302. vdev_stats->tx_i.mcast_en.dropped_send_fail +
  8303. vdev_stats->tx.nawds_mcast_drop;
  8304. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  8305. stats->rx_packets = vdev_stats->rx.to_stack.num;
  8306. stats->rx_bytes = vdev_stats->rx.to_stack.bytes;
  8307. } else {
  8308. stats->rx_packets = vdev_stats->rx_i.reo_rcvd_pkt.num +
  8309. vdev_stats->rx_i.null_q_desc_pkt.num +
  8310. vdev_stats->rx_i.routed_eapol_pkt.num;
  8311. stats->rx_bytes = vdev_stats->rx_i.reo_rcvd_pkt.bytes +
  8312. vdev_stats->rx_i.null_q_desc_pkt.bytes +
  8313. vdev_stats->rx_i.routed_eapol_pkt.bytes;
  8314. }
  8315. stats->rx_errors = vdev_stats->rx.err.mic_err +
  8316. vdev_stats->rx.err.decrypt_err +
  8317. vdev_stats->rx.err.fcserr +
  8318. vdev_stats->rx.err.pn_err +
  8319. vdev_stats->rx.err.oor_err +
  8320. vdev_stats->rx.err.jump_2k_err +
  8321. vdev_stats->rx.err.rxdma_wifi_parse_err;
  8322. stats->rx_dropped = vdev_stats->rx.mec_drop.num +
  8323. vdev_stats->rx.multipass_rx_pkt_drop +
  8324. vdev_stats->rx.peer_unauth_rx_pkt_drop +
  8325. vdev_stats->rx.policy_check_drop +
  8326. vdev_stats->rx.nawds_mcast_drop +
  8327. vdev_stats->rx.mcast_3addr_drop;
  8328. qdf_mem_free(vdev_stats);
  8329. return QDF_STATUS_SUCCESS;
  8330. }
  8331. /**
  8332. * dp_pdev_getstats() - get pdev packet level stats
  8333. * @pdev_handle: Datapath PDEV handle
  8334. * @stats: cdp network device stats structure
  8335. *
  8336. * Return: QDF_STATUS
  8337. */
  8338. static void dp_pdev_getstats(struct cdp_pdev *pdev_handle,
  8339. struct cdp_dev_stats *stats)
  8340. {
  8341. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8342. dp_aggregate_pdev_stats(pdev);
  8343. stats->tx_packets = pdev->stats.tx.comp_pkt.num;
  8344. stats->tx_bytes = pdev->stats.tx.comp_pkt.bytes;
  8345. stats->tx_errors = pdev->stats.tx.tx_failed;
  8346. stats->tx_dropped = pdev->stats.tx_i.dropped.dropped_pkt.num +
  8347. pdev->stats.tx_i.sg.dropped_host.num +
  8348. pdev->stats.tx_i.mcast_en.dropped_map_error +
  8349. pdev->stats.tx_i.mcast_en.dropped_self_mac +
  8350. pdev->stats.tx_i.mcast_en.dropped_send_fail +
  8351. pdev->stats.tx.nawds_mcast_drop +
  8352. pdev->stats.tso_stats.dropped_host.num;
  8353. if (!wlan_cfg_get_vdev_stats_hw_offload_config(pdev->soc->wlan_cfg_ctx)) {
  8354. stats->rx_packets = pdev->stats.rx.to_stack.num;
  8355. stats->rx_bytes = pdev->stats.rx.to_stack.bytes;
  8356. } else {
  8357. stats->rx_packets = pdev->stats.rx_i.reo_rcvd_pkt.num +
  8358. pdev->stats.rx_i.null_q_desc_pkt.num +
  8359. pdev->stats.rx_i.routed_eapol_pkt.num;
  8360. stats->rx_bytes = pdev->stats.rx_i.reo_rcvd_pkt.bytes +
  8361. pdev->stats.rx_i.null_q_desc_pkt.bytes +
  8362. pdev->stats.rx_i.routed_eapol_pkt.bytes;
  8363. }
  8364. stats->rx_errors = pdev->stats.err.ip_csum_err +
  8365. pdev->stats.err.tcp_udp_csum_err +
  8366. pdev->stats.rx.err.mic_err +
  8367. pdev->stats.rx.err.decrypt_err +
  8368. pdev->stats.rx.err.fcserr +
  8369. pdev->stats.rx.err.pn_err +
  8370. pdev->stats.rx.err.oor_err +
  8371. pdev->stats.rx.err.jump_2k_err +
  8372. pdev->stats.rx.err.rxdma_wifi_parse_err;
  8373. stats->rx_dropped = pdev->stats.dropped.msdu_not_done +
  8374. pdev->stats.dropped.mec +
  8375. pdev->stats.dropped.mesh_filter +
  8376. pdev->stats.dropped.wifi_parse +
  8377. pdev->stats.dropped.mon_rx_drop +
  8378. pdev->stats.dropped.mon_radiotap_update_err +
  8379. pdev->stats.rx.mec_drop.num +
  8380. pdev->stats.rx.multipass_rx_pkt_drop +
  8381. pdev->stats.rx.peer_unauth_rx_pkt_drop +
  8382. pdev->stats.rx.policy_check_drop +
  8383. pdev->stats.rx.nawds_mcast_drop +
  8384. pdev->stats.rx.mcast_3addr_drop;
  8385. }
  8386. /**
  8387. * dp_get_device_stats() - get interface level packet stats
  8388. * @soc_hdl: soc handle
  8389. * @id: vdev_id or pdev_id based on type
  8390. * @stats: cdp network device stats structure
  8391. * @type: device type pdev/vdev
  8392. *
  8393. * Return: QDF_STATUS
  8394. */
  8395. static QDF_STATUS dp_get_device_stats(struct cdp_soc_t *soc_hdl, uint8_t id,
  8396. struct cdp_dev_stats *stats,
  8397. uint8_t type)
  8398. {
  8399. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8400. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  8401. struct dp_vdev *vdev;
  8402. switch (type) {
  8403. case UPDATE_VDEV_STATS:
  8404. vdev = dp_vdev_get_ref_by_id(soc, id, DP_MOD_ID_CDP);
  8405. if (vdev) {
  8406. status = dp_vdev_getstats((struct cdp_vdev *)vdev,
  8407. stats);
  8408. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8409. }
  8410. return status;
  8411. case UPDATE_PDEV_STATS:
  8412. {
  8413. struct dp_pdev *pdev =
  8414. dp_get_pdev_from_soc_pdev_id_wifi3(
  8415. (struct dp_soc *)soc,
  8416. id);
  8417. if (pdev) {
  8418. dp_pdev_getstats((struct cdp_pdev *)pdev,
  8419. stats);
  8420. return QDF_STATUS_SUCCESS;
  8421. }
  8422. }
  8423. break;
  8424. default:
  8425. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8426. "apstats cannot be updated for this input "
  8427. "type %d", type);
  8428. break;
  8429. }
  8430. return QDF_STATUS_E_FAILURE;
  8431. }
  8432. const
  8433. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  8434. {
  8435. switch (ring_type) {
  8436. case REO_DST:
  8437. return "Reo_dst";
  8438. case REO_EXCEPTION:
  8439. return "Reo_exception";
  8440. case REO_CMD:
  8441. return "Reo_cmd";
  8442. case REO_REINJECT:
  8443. return "Reo_reinject";
  8444. case REO_STATUS:
  8445. return "Reo_status";
  8446. case WBM2SW_RELEASE:
  8447. return "wbm2sw_release";
  8448. case TCL_DATA:
  8449. return "tcl_data";
  8450. case TCL_CMD_CREDIT:
  8451. return "tcl_cmd_credit";
  8452. case TCL_STATUS:
  8453. return "tcl_status";
  8454. case SW2WBM_RELEASE:
  8455. return "sw2wbm_release";
  8456. case RXDMA_BUF:
  8457. return "Rxdma_buf";
  8458. case RXDMA_DST:
  8459. return "Rxdma_dst";
  8460. case RXDMA_MONITOR_BUF:
  8461. return "Rxdma_monitor_buf";
  8462. case RXDMA_MONITOR_DESC:
  8463. return "Rxdma_monitor_desc";
  8464. case RXDMA_MONITOR_STATUS:
  8465. return "Rxdma_monitor_status";
  8466. case RXDMA_MONITOR_DST:
  8467. return "Rxdma_monitor_destination";
  8468. case WBM_IDLE_LINK:
  8469. return "WBM_hw_idle_link";
  8470. case PPE2TCL:
  8471. return "PPE2TCL";
  8472. case REO2PPE:
  8473. return "REO2PPE";
  8474. case TX_MONITOR_DST:
  8475. return "tx_monitor_destination";
  8476. case TX_MONITOR_BUF:
  8477. return "tx_monitor_buf";
  8478. default:
  8479. dp_err("Invalid ring type");
  8480. break;
  8481. }
  8482. return "Invalid";
  8483. }
  8484. void dp_print_napi_stats(struct dp_soc *soc)
  8485. {
  8486. hif_print_napi_stats(soc->hif_handle);
  8487. }
  8488. /**
  8489. * dp_txrx_host_peer_stats_clr() - Reinitialize the txrx peer stats
  8490. * @soc: Datapath soc
  8491. * @peer: Datatpath peer
  8492. * @arg: argument to iter function
  8493. *
  8494. * Return: QDF_STATUS
  8495. */
  8496. static inline void
  8497. dp_txrx_host_peer_stats_clr(struct dp_soc *soc,
  8498. struct dp_peer *peer,
  8499. void *arg)
  8500. {
  8501. struct dp_txrx_peer *txrx_peer = NULL;
  8502. struct dp_peer *tgt_peer = NULL;
  8503. struct cdp_interface_peer_stats peer_stats_intf;
  8504. qdf_mem_zero(&peer_stats_intf, sizeof(struct cdp_interface_peer_stats));
  8505. DP_STATS_CLR(peer);
  8506. /* Clear monitor peer stats */
  8507. dp_monitor_peer_reset_stats(soc, peer);
  8508. /* Clear MLD peer stats only when link peer is primary */
  8509. if (dp_peer_is_primary_link_peer(peer)) {
  8510. tgt_peer = dp_get_tgt_peer_from_peer(peer);
  8511. if (tgt_peer) {
  8512. DP_STATS_CLR(tgt_peer);
  8513. txrx_peer = tgt_peer->txrx_peer;
  8514. dp_txrx_peer_stats_clr(txrx_peer);
  8515. }
  8516. }
  8517. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8518. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, peer->vdev->pdev->soc,
  8519. &peer_stats_intf, peer->peer_id,
  8520. UPDATE_PEER_STATS, peer->vdev->pdev->pdev_id);
  8521. #endif
  8522. }
  8523. #ifdef WLAN_DP_SRNG_USAGE_WM_TRACKING
  8524. static inline void dp_srng_clear_ring_usage_wm_stats(struct dp_soc *soc)
  8525. {
  8526. int ring;
  8527. for (ring = 0; ring < soc->num_reo_dest_rings; ring++)
  8528. hal_srng_clear_ring_usage_wm_locked(soc->hal_soc,
  8529. soc->reo_dest_ring[ring].hal_srng);
  8530. }
  8531. #else
  8532. static inline void dp_srng_clear_ring_usage_wm_stats(struct dp_soc *soc)
  8533. {
  8534. }
  8535. #endif
  8536. /**
  8537. * dp_txrx_host_stats_clr() - Reinitialize the txrx stats
  8538. * @vdev: DP_VDEV handle
  8539. * @soc: DP_SOC handle
  8540. *
  8541. * Return: QDF_STATUS
  8542. */
  8543. static inline QDF_STATUS
  8544. dp_txrx_host_stats_clr(struct dp_vdev *vdev, struct dp_soc *soc)
  8545. {
  8546. if (!vdev || !vdev->pdev)
  8547. return QDF_STATUS_E_FAILURE;
  8548. /*
  8549. * if NSS offload is enabled, then send message
  8550. * to NSS FW to clear the stats. Once NSS FW clears the statistics
  8551. * then clear host statistics.
  8552. */
  8553. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  8554. if (soc->cdp_soc.ol_ops->nss_stats_clr)
  8555. soc->cdp_soc.ol_ops->nss_stats_clr(soc->ctrl_psoc,
  8556. vdev->vdev_id);
  8557. }
  8558. dp_vdev_stats_hw_offload_target_clear(soc, vdev->pdev->pdev_id,
  8559. (1 << vdev->vdev_id));
  8560. DP_STATS_CLR(vdev->pdev);
  8561. DP_STATS_CLR(vdev->pdev->soc);
  8562. DP_STATS_CLR(vdev);
  8563. hif_clear_napi_stats(vdev->pdev->soc->hif_handle);
  8564. dp_vdev_iterate_peer(vdev, dp_txrx_host_peer_stats_clr, NULL,
  8565. DP_MOD_ID_GENERIC_STATS);
  8566. dp_srng_clear_ring_usage_wm_stats(soc);
  8567. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8568. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  8569. &vdev->stats, vdev->vdev_id,
  8570. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  8571. #endif
  8572. return QDF_STATUS_SUCCESS;
  8573. }
  8574. /**
  8575. * dp_get_peer_calibr_stats()- Get peer calibrated stats
  8576. * @peer: Datapath peer
  8577. * @peer_stats: buffer for peer stats
  8578. *
  8579. * Return: none
  8580. */
  8581. static inline
  8582. void dp_get_peer_calibr_stats(struct dp_peer *peer,
  8583. struct cdp_peer_stats *peer_stats)
  8584. {
  8585. struct dp_peer *tgt_peer;
  8586. tgt_peer = dp_get_tgt_peer_from_peer(peer);
  8587. if (!tgt_peer)
  8588. return;
  8589. peer_stats->tx.last_per = tgt_peer->stats.tx.last_per;
  8590. peer_stats->tx.tx_bytes_success_last =
  8591. tgt_peer->stats.tx.tx_bytes_success_last;
  8592. peer_stats->tx.tx_data_success_last =
  8593. tgt_peer->stats.tx.tx_data_success_last;
  8594. peer_stats->tx.tx_byte_rate = tgt_peer->stats.tx.tx_byte_rate;
  8595. peer_stats->tx.tx_data_rate = tgt_peer->stats.tx.tx_data_rate;
  8596. peer_stats->tx.tx_data_ucast_last =
  8597. tgt_peer->stats.tx.tx_data_ucast_last;
  8598. peer_stats->tx.tx_data_ucast_rate =
  8599. tgt_peer->stats.tx.tx_data_ucast_rate;
  8600. peer_stats->tx.inactive_time = tgt_peer->stats.tx.inactive_time;
  8601. peer_stats->rx.rx_bytes_success_last =
  8602. tgt_peer->stats.rx.rx_bytes_success_last;
  8603. peer_stats->rx.rx_data_success_last =
  8604. tgt_peer->stats.rx.rx_data_success_last;
  8605. peer_stats->rx.rx_byte_rate = tgt_peer->stats.rx.rx_byte_rate;
  8606. peer_stats->rx.rx_data_rate = tgt_peer->stats.rx.rx_data_rate;
  8607. }
  8608. /**
  8609. * dp_get_peer_basic_stats()- Get peer basic stats
  8610. * @peer: Datapath peer
  8611. * @peer_stats: buffer for peer stats
  8612. *
  8613. * Return: none
  8614. */
  8615. static inline
  8616. void dp_get_peer_basic_stats(struct dp_peer *peer,
  8617. struct cdp_peer_stats *peer_stats)
  8618. {
  8619. struct dp_txrx_peer *txrx_peer;
  8620. txrx_peer = dp_get_txrx_peer(peer);
  8621. if (!txrx_peer)
  8622. return;
  8623. peer_stats->tx.comp_pkt.num += txrx_peer->comp_pkt.num;
  8624. peer_stats->tx.comp_pkt.bytes += txrx_peer->comp_pkt.bytes;
  8625. peer_stats->tx.tx_failed += txrx_peer->tx_failed;
  8626. peer_stats->rx.to_stack.num += txrx_peer->to_stack.num;
  8627. peer_stats->rx.to_stack.bytes += txrx_peer->to_stack.bytes;
  8628. }
  8629. /**
  8630. * dp_get_peer_per_pkt_stats()- Get peer per pkt stats
  8631. * @peer: Datapath peer
  8632. * @peer_stats: buffer for peer stats
  8633. *
  8634. * Return: none
  8635. */
  8636. static inline
  8637. void dp_get_peer_per_pkt_stats(struct dp_peer *peer,
  8638. struct cdp_peer_stats *peer_stats)
  8639. {
  8640. struct dp_txrx_peer *txrx_peer;
  8641. struct dp_peer_per_pkt_stats *per_pkt_stats;
  8642. txrx_peer = dp_get_txrx_peer(peer);
  8643. if (!txrx_peer)
  8644. return;
  8645. per_pkt_stats = &txrx_peer->stats.per_pkt_stats;
  8646. DP_UPDATE_PER_PKT_STATS(peer_stats, per_pkt_stats);
  8647. }
  8648. /**
  8649. * dp_get_peer_extd_stats()- Get peer extd stats
  8650. * @peer: Datapath peer
  8651. * @peer_stats: buffer for peer stats
  8652. *
  8653. * Return: none
  8654. */
  8655. #ifdef QCA_ENHANCED_STATS_SUPPORT
  8656. #ifdef WLAN_FEATURE_11BE_MLO
  8657. static inline
  8658. void dp_get_peer_extd_stats(struct dp_peer *peer,
  8659. struct cdp_peer_stats *peer_stats)
  8660. {
  8661. struct dp_soc *soc = peer->vdev->pdev->soc;
  8662. if (IS_MLO_DP_MLD_PEER(peer)) {
  8663. uint8_t i;
  8664. struct dp_peer *link_peer;
  8665. struct dp_soc *link_peer_soc;
  8666. struct dp_mld_link_peers link_peers_info;
  8667. dp_get_link_peers_ref_from_mld_peer(soc, peer,
  8668. &link_peers_info,
  8669. DP_MOD_ID_CDP);
  8670. for (i = 0; i < link_peers_info.num_links; i++) {
  8671. link_peer = link_peers_info.link_peers[i];
  8672. link_peer_soc = link_peer->vdev->pdev->soc;
  8673. dp_monitor_peer_get_stats(link_peer_soc, link_peer,
  8674. peer_stats,
  8675. UPDATE_PEER_STATS);
  8676. }
  8677. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  8678. } else {
  8679. dp_monitor_peer_get_stats(soc, peer, peer_stats,
  8680. UPDATE_PEER_STATS);
  8681. }
  8682. }
  8683. #else
  8684. static inline
  8685. void dp_get_peer_extd_stats(struct dp_peer *peer,
  8686. struct cdp_peer_stats *peer_stats)
  8687. {
  8688. struct dp_soc *soc = peer->vdev->pdev->soc;
  8689. dp_monitor_peer_get_stats(soc, peer, peer_stats, UPDATE_PEER_STATS);
  8690. }
  8691. #endif
  8692. #else
  8693. static inline
  8694. void dp_get_peer_extd_stats(struct dp_peer *peer,
  8695. struct cdp_peer_stats *peer_stats)
  8696. {
  8697. struct dp_txrx_peer *txrx_peer;
  8698. struct dp_peer_extd_stats *extd_stats;
  8699. txrx_peer = dp_get_txrx_peer(peer);
  8700. if (qdf_unlikely(!txrx_peer)) {
  8701. dp_err_rl("txrx_peer NULL");
  8702. return;
  8703. }
  8704. extd_stats = &txrx_peer->stats.extd_stats;
  8705. DP_UPDATE_EXTD_STATS(peer_stats, extd_stats);
  8706. }
  8707. #endif
  8708. /**
  8709. * dp_get_peer_tx_per()- Get peer packet error ratio
  8710. * @peer_stats: buffer for peer stats
  8711. *
  8712. * Return: none
  8713. */
  8714. static inline
  8715. void dp_get_peer_tx_per(struct cdp_peer_stats *peer_stats)
  8716. {
  8717. if (peer_stats->tx.tx_success.num + peer_stats->tx.retries > 0)
  8718. peer_stats->tx.per = (peer_stats->tx.retries * 100) /
  8719. (peer_stats->tx.tx_success.num +
  8720. peer_stats->tx.retries);
  8721. else
  8722. peer_stats->tx.per = 0;
  8723. }
  8724. void dp_get_peer_stats(struct dp_peer *peer, struct cdp_peer_stats *peer_stats)
  8725. {
  8726. dp_get_peer_calibr_stats(peer, peer_stats);
  8727. dp_get_peer_basic_stats(peer, peer_stats);
  8728. dp_get_peer_per_pkt_stats(peer, peer_stats);
  8729. dp_get_peer_extd_stats(peer, peer_stats);
  8730. dp_get_peer_tx_per(peer_stats);
  8731. }
  8732. /**
  8733. * dp_get_host_peer_stats()- function to print peer stats
  8734. * @soc: dp_soc handle
  8735. * @mac_addr: mac address of the peer
  8736. *
  8737. * Return: QDF_STATUS
  8738. */
  8739. static QDF_STATUS
  8740. dp_get_host_peer_stats(struct cdp_soc_t *soc, uint8_t *mac_addr)
  8741. {
  8742. struct dp_peer *peer = NULL;
  8743. struct cdp_peer_stats *peer_stats = NULL;
  8744. struct cdp_peer_info peer_info = { 0 };
  8745. if (!mac_addr) {
  8746. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8747. "%s: NULL peer mac addr\n", __func__);
  8748. return QDF_STATUS_E_FAILURE;
  8749. }
  8750. DP_PEER_INFO_PARAMS_INIT(&peer_info, DP_VDEV_ALL, mac_addr, false,
  8751. CDP_WILD_PEER_TYPE);
  8752. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  8753. DP_MOD_ID_CDP);
  8754. if (!peer) {
  8755. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8756. "%s: Invalid peer\n", __func__);
  8757. return QDF_STATUS_E_FAILURE;
  8758. }
  8759. peer_stats = qdf_mem_malloc(sizeof(struct cdp_peer_stats));
  8760. if (!peer_stats) {
  8761. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8762. "%s: Memory allocation failed for cdp_peer_stats\n",
  8763. __func__);
  8764. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  8765. return QDF_STATUS_E_NOMEM;
  8766. }
  8767. qdf_mem_zero(peer_stats, sizeof(struct cdp_peer_stats));
  8768. dp_get_peer_stats(peer, peer_stats);
  8769. dp_print_peer_stats(peer, peer_stats);
  8770. dp_peer_rxtid_stats(dp_get_tgt_peer_from_peer(peer),
  8771. dp_rx_tid_stats_cb, NULL);
  8772. qdf_mem_free(peer_stats);
  8773. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  8774. return QDF_STATUS_SUCCESS;
  8775. }
  8776. /**
  8777. * dp_dump_wbm_idle_hptp() - dump wbm idle ring, hw hp tp info.
  8778. * @soc: dp soc.
  8779. * @pdev: dp pdev.
  8780. *
  8781. * Return: None.
  8782. */
  8783. static void
  8784. dp_dump_wbm_idle_hptp(struct dp_soc *soc, struct dp_pdev *pdev)
  8785. {
  8786. uint32_t hw_head;
  8787. uint32_t hw_tail;
  8788. struct dp_srng *srng;
  8789. if (!soc) {
  8790. dp_err("soc is NULL");
  8791. return;
  8792. }
  8793. if (!pdev) {
  8794. dp_err("pdev is NULL");
  8795. return;
  8796. }
  8797. srng = &pdev->soc->wbm_idle_link_ring;
  8798. if (!srng) {
  8799. dp_err("wbm_idle_link_ring srng is NULL");
  8800. return;
  8801. }
  8802. hal_get_hw_hptp(soc->hal_soc, srng->hal_srng, &hw_head,
  8803. &hw_tail, WBM_IDLE_LINK);
  8804. dp_debug("WBM_IDLE_LINK: HW hp: %d, HW tp: %d",
  8805. hw_head, hw_tail);
  8806. }
  8807. /**
  8808. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  8809. *
  8810. * Return: None
  8811. */
  8812. static void dp_txrx_stats_help(void)
  8813. {
  8814. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  8815. dp_info("stats_option:");
  8816. dp_info(" 1 -- HTT Tx Statistics");
  8817. dp_info(" 2 -- HTT Rx Statistics");
  8818. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  8819. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  8820. dp_info(" 5 -- HTT Error Statistics");
  8821. dp_info(" 6 -- HTT TQM Statistics");
  8822. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  8823. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  8824. dp_info(" 9 -- HTT Tx Rate Statistics");
  8825. dp_info(" 10 -- HTT Rx Rate Statistics");
  8826. dp_info(" 11 -- HTT Peer Statistics");
  8827. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  8828. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  8829. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  8830. dp_info(" 15 -- HTT SRNG Statistics");
  8831. dp_info(" 16 -- HTT SFM Info Statistics");
  8832. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  8833. dp_info(" 18 -- HTT Peer List Details");
  8834. dp_info(" 20 -- Clear Host Statistics");
  8835. dp_info(" 21 -- Host Rx Rate Statistics");
  8836. dp_info(" 22 -- Host Tx Rate Statistics");
  8837. dp_info(" 23 -- Host Tx Statistics");
  8838. dp_info(" 24 -- Host Rx Statistics");
  8839. dp_info(" 25 -- Host AST Statistics");
  8840. dp_info(" 26 -- Host SRNG PTR Statistics");
  8841. dp_info(" 27 -- Host Mon Statistics");
  8842. dp_info(" 28 -- Host REO Queue Statistics");
  8843. dp_info(" 29 -- Host Soc cfg param Statistics");
  8844. dp_info(" 30 -- Host pdev cfg param Statistics");
  8845. dp_info(" 31 -- Host NAPI stats");
  8846. dp_info(" 32 -- Host Interrupt stats");
  8847. dp_info(" 33 -- Host FISA stats");
  8848. dp_info(" 34 -- Host Register Work stats");
  8849. dp_info(" 35 -- HW REO Queue stats");
  8850. dp_info(" 36 -- Host WBM IDLE link desc ring HP/TP");
  8851. dp_info(" 37 -- Host SRNG usage watermark stats");
  8852. }
  8853. #ifdef DP_UMAC_HW_RESET_SUPPORT
  8854. /**
  8855. * dp_umac_rst_skel_enable_update() - Update skel dbg flag for umac reset
  8856. * @soc: dp soc handle
  8857. * @en: ebable/disable
  8858. *
  8859. * Return: void
  8860. */
  8861. static void dp_umac_rst_skel_enable_update(struct dp_soc *soc, bool en)
  8862. {
  8863. soc->umac_reset_ctx.skel_enable = en;
  8864. dp_cdp_debug("UMAC HW reset debug skeleton code enabled :%u",
  8865. soc->umac_reset_ctx.skel_enable);
  8866. }
  8867. /**
  8868. * dp_umac_rst_skel_enable_get() - Get skel dbg flag for umac reset
  8869. * @soc: dp soc handle
  8870. *
  8871. * Return: enable/disable flag
  8872. */
  8873. static bool dp_umac_rst_skel_enable_get(struct dp_soc *soc)
  8874. {
  8875. return soc->umac_reset_ctx.skel_enable;
  8876. }
  8877. #else
  8878. static void dp_umac_rst_skel_enable_update(struct dp_soc *soc, bool en)
  8879. {
  8880. }
  8881. static bool dp_umac_rst_skel_enable_get(struct dp_soc *soc)
  8882. {
  8883. return false;
  8884. }
  8885. #endif
  8886. /**
  8887. * dp_print_host_stats()- Function to print the stats aggregated at host
  8888. * @vdev: DP_VDEV handle
  8889. * @req: host stats type
  8890. * @soc: dp soc handler
  8891. *
  8892. * Return: 0 on success, print error message in case of failure
  8893. */
  8894. static int
  8895. dp_print_host_stats(struct dp_vdev *vdev,
  8896. struct cdp_txrx_stats_req *req,
  8897. struct dp_soc *soc)
  8898. {
  8899. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  8900. enum cdp_host_txrx_stats type =
  8901. dp_stats_mapping_table[req->stats][STATS_HOST];
  8902. dp_aggregate_pdev_stats(pdev);
  8903. switch (type) {
  8904. case TXRX_CLEAR_STATS:
  8905. dp_txrx_host_stats_clr(vdev, soc);
  8906. break;
  8907. case TXRX_RX_RATE_STATS:
  8908. dp_print_rx_rates(vdev);
  8909. break;
  8910. case TXRX_TX_RATE_STATS:
  8911. dp_print_tx_rates(vdev);
  8912. break;
  8913. case TXRX_TX_HOST_STATS:
  8914. dp_print_pdev_tx_stats(pdev);
  8915. dp_print_soc_tx_stats(pdev->soc);
  8916. dp_print_global_desc_count();
  8917. break;
  8918. case TXRX_RX_HOST_STATS:
  8919. dp_print_pdev_rx_stats(pdev);
  8920. dp_print_soc_rx_stats(pdev->soc);
  8921. break;
  8922. case TXRX_AST_STATS:
  8923. dp_print_ast_stats(pdev->soc);
  8924. dp_print_mec_stats(pdev->soc);
  8925. dp_print_peer_table(vdev);
  8926. break;
  8927. case TXRX_SRNG_PTR_STATS:
  8928. dp_print_ring_stats(pdev);
  8929. break;
  8930. case TXRX_RX_MON_STATS:
  8931. dp_monitor_print_pdev_rx_mon_stats(pdev);
  8932. break;
  8933. case TXRX_REO_QUEUE_STATS:
  8934. dp_get_host_peer_stats((struct cdp_soc_t *)pdev->soc,
  8935. req->peer_addr);
  8936. break;
  8937. case TXRX_SOC_CFG_PARAMS:
  8938. dp_print_soc_cfg_params(pdev->soc);
  8939. break;
  8940. case TXRX_PDEV_CFG_PARAMS:
  8941. dp_print_pdev_cfg_params(pdev);
  8942. break;
  8943. case TXRX_NAPI_STATS:
  8944. dp_print_napi_stats(pdev->soc);
  8945. break;
  8946. case TXRX_SOC_INTERRUPT_STATS:
  8947. dp_print_soc_interrupt_stats(pdev->soc);
  8948. break;
  8949. case TXRX_SOC_FSE_STATS:
  8950. dp_rx_dump_fisa_table(pdev->soc);
  8951. break;
  8952. case TXRX_HAL_REG_WRITE_STATS:
  8953. hal_dump_reg_write_stats(pdev->soc->hal_soc);
  8954. hal_dump_reg_write_srng_stats(pdev->soc->hal_soc);
  8955. break;
  8956. case TXRX_SOC_REO_HW_DESC_DUMP:
  8957. dp_get_rx_reo_queue_info((struct cdp_soc_t *)pdev->soc,
  8958. vdev->vdev_id);
  8959. break;
  8960. case TXRX_SOC_WBM_IDLE_HPTP_DUMP:
  8961. dp_dump_wbm_idle_hptp(pdev->soc, pdev);
  8962. break;
  8963. case TXRX_SRNG_USAGE_WM_STATS:
  8964. /* Dump usage watermark stats for all SRNGs */
  8965. dp_dump_srng_high_wm_stats(soc, 0xFF);
  8966. break;
  8967. default:
  8968. dp_info("Wrong Input For TxRx Host Stats");
  8969. dp_txrx_stats_help();
  8970. break;
  8971. }
  8972. return 0;
  8973. }
  8974. /**
  8975. * dp_pdev_tid_stats_ingress_inc() - increment ingress_stack counter
  8976. * @pdev: pdev handle
  8977. * @val: increase in value
  8978. *
  8979. * Return: void
  8980. */
  8981. static void
  8982. dp_pdev_tid_stats_ingress_inc(struct dp_pdev *pdev, uint32_t val)
  8983. {
  8984. pdev->stats.tid_stats.ingress_stack += val;
  8985. }
  8986. /**
  8987. * dp_pdev_tid_stats_osif_drop() - increment osif_drop counter
  8988. * @pdev: pdev handle
  8989. * @val: increase in value
  8990. *
  8991. * Return: void
  8992. */
  8993. static void
  8994. dp_pdev_tid_stats_osif_drop(struct dp_pdev *pdev, uint32_t val)
  8995. {
  8996. pdev->stats.tid_stats.osif_drop += val;
  8997. }
  8998. /**
  8999. * dp_get_fw_peer_stats()- function to print peer stats
  9000. * @soc: soc handle
  9001. * @pdev_id: id of the pdev handle
  9002. * @mac_addr: mac address of the peer
  9003. * @cap: Type of htt stats requested
  9004. * @is_wait: if set, wait on completion from firmware response
  9005. *
  9006. * Currently Supporting only MAC ID based requests Only
  9007. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  9008. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  9009. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  9010. *
  9011. * Return: QDF_STATUS
  9012. */
  9013. static QDF_STATUS
  9014. dp_get_fw_peer_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  9015. uint8_t *mac_addr,
  9016. uint32_t cap, uint32_t is_wait)
  9017. {
  9018. int i;
  9019. uint32_t config_param0 = 0;
  9020. uint32_t config_param1 = 0;
  9021. uint32_t config_param2 = 0;
  9022. uint32_t config_param3 = 0;
  9023. struct dp_pdev *pdev =
  9024. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  9025. pdev_id);
  9026. if (!pdev)
  9027. return QDF_STATUS_E_FAILURE;
  9028. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  9029. config_param0 |= (1 << (cap + 1));
  9030. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  9031. config_param1 |= (1 << i);
  9032. }
  9033. config_param2 |= (mac_addr[0] & 0x000000ff);
  9034. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  9035. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  9036. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  9037. config_param3 |= (mac_addr[4] & 0x000000ff);
  9038. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  9039. if (is_wait) {
  9040. qdf_event_reset(&pdev->fw_peer_stats_event);
  9041. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  9042. config_param0, config_param1,
  9043. config_param2, config_param3,
  9044. 0, DBG_STATS_COOKIE_DP_STATS, 0);
  9045. qdf_wait_single_event(&pdev->fw_peer_stats_event,
  9046. DP_FW_PEER_STATS_CMP_TIMEOUT_MSEC);
  9047. } else {
  9048. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  9049. config_param0, config_param1,
  9050. config_param2, config_param3,
  9051. 0, DBG_STATS_COOKIE_DEFAULT, 0);
  9052. }
  9053. return QDF_STATUS_SUCCESS;
  9054. }
  9055. /* This struct definition will be removed from here
  9056. * once it get added in FW headers*/
  9057. struct httstats_cmd_req {
  9058. uint32_t config_param0;
  9059. uint32_t config_param1;
  9060. uint32_t config_param2;
  9061. uint32_t config_param3;
  9062. int cookie;
  9063. u_int8_t stats_id;
  9064. };
  9065. /**
  9066. * dp_get_htt_stats: function to process the httstas request
  9067. * @soc: DP soc handle
  9068. * @pdev_id: id of pdev handle
  9069. * @data: pointer to request data
  9070. * @data_len: length for request data
  9071. *
  9072. * Return: QDF_STATUS
  9073. */
  9074. static QDF_STATUS
  9075. dp_get_htt_stats(struct cdp_soc_t *soc, uint8_t pdev_id, void *data,
  9076. uint32_t data_len)
  9077. {
  9078. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  9079. struct dp_pdev *pdev =
  9080. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  9081. pdev_id);
  9082. if (!pdev)
  9083. return QDF_STATUS_E_FAILURE;
  9084. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  9085. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  9086. req->config_param0, req->config_param1,
  9087. req->config_param2, req->config_param3,
  9088. req->cookie, DBG_STATS_COOKIE_DEFAULT, 0);
  9089. return QDF_STATUS_SUCCESS;
  9090. }
  9091. /**
  9092. * dp_set_pdev_tidmap_prty_wifi3() - update tidmap priority in pdev
  9093. * @pdev: DP_PDEV handle
  9094. * @prio: tidmap priority value passed by the user
  9095. *
  9096. * Return: QDF_STATUS_SUCCESS on success
  9097. */
  9098. static QDF_STATUS dp_set_pdev_tidmap_prty_wifi3(struct dp_pdev *pdev,
  9099. uint8_t prio)
  9100. {
  9101. struct dp_soc *soc = pdev->soc;
  9102. soc->tidmap_prty = prio;
  9103. hal_tx_set_tidmap_prty(soc->hal_soc, prio);
  9104. return QDF_STATUS_SUCCESS;
  9105. }
  9106. /**
  9107. * dp_get_peer_param: function to get parameters in peer
  9108. * @cdp_soc: DP soc handle
  9109. * @vdev_id: id of vdev handle
  9110. * @peer_mac: peer mac address
  9111. * @param: parameter type to be set
  9112. * @val: address of buffer
  9113. *
  9114. * Return: val
  9115. */
  9116. static QDF_STATUS dp_get_peer_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9117. uint8_t *peer_mac,
  9118. enum cdp_peer_param_type param,
  9119. cdp_config_param_type *val)
  9120. {
  9121. return QDF_STATUS_SUCCESS;
  9122. }
  9123. /**
  9124. * dp_set_peer_param: function to set parameters in peer
  9125. * @cdp_soc: DP soc handle
  9126. * @vdev_id: id of vdev handle
  9127. * @peer_mac: peer mac address
  9128. * @param: parameter type to be set
  9129. * @val: value of parameter to be set
  9130. *
  9131. * Return: 0 for success. nonzero for failure.
  9132. */
  9133. static QDF_STATUS dp_set_peer_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9134. uint8_t *peer_mac,
  9135. enum cdp_peer_param_type param,
  9136. cdp_config_param_type val)
  9137. {
  9138. struct dp_peer *peer =
  9139. dp_peer_get_tgt_peer_hash_find((struct dp_soc *)cdp_soc,
  9140. peer_mac, 0, vdev_id,
  9141. DP_MOD_ID_CDP);
  9142. struct dp_txrx_peer *txrx_peer;
  9143. if (!peer)
  9144. return QDF_STATUS_E_FAILURE;
  9145. txrx_peer = peer->txrx_peer;
  9146. if (!txrx_peer) {
  9147. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9148. return QDF_STATUS_E_FAILURE;
  9149. }
  9150. switch (param) {
  9151. case CDP_CONFIG_NAWDS:
  9152. txrx_peer->nawds_enabled = val.cdp_peer_param_nawds;
  9153. break;
  9154. case CDP_CONFIG_ISOLATION:
  9155. dp_set_peer_isolation(txrx_peer, val.cdp_peer_param_isolation);
  9156. break;
  9157. case CDP_CONFIG_IN_TWT:
  9158. txrx_peer->in_twt = !!(val.cdp_peer_param_in_twt);
  9159. break;
  9160. default:
  9161. break;
  9162. }
  9163. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9164. return QDF_STATUS_SUCCESS;
  9165. }
  9166. /**
  9167. * dp_get_pdev_param() - function to get parameters from pdev
  9168. * @cdp_soc: DP soc handle
  9169. * @pdev_id: id of pdev handle
  9170. * @param: parameter type to be get
  9171. * @val: buffer for value
  9172. *
  9173. * Return: status
  9174. */
  9175. static QDF_STATUS dp_get_pdev_param(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  9176. enum cdp_pdev_param_type param,
  9177. cdp_config_param_type *val)
  9178. {
  9179. struct cdp_pdev *pdev = (struct cdp_pdev *)
  9180. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9181. pdev_id);
  9182. if (!pdev)
  9183. return QDF_STATUS_E_FAILURE;
  9184. switch (param) {
  9185. case CDP_CONFIG_VOW:
  9186. val->cdp_pdev_param_cfg_vow =
  9187. ((struct dp_pdev *)pdev)->delay_stats_flag;
  9188. break;
  9189. case CDP_TX_PENDING:
  9190. val->cdp_pdev_param_tx_pending = dp_get_tx_pending(pdev);
  9191. break;
  9192. case CDP_FILTER_MCAST_DATA:
  9193. val->cdp_pdev_param_fltr_mcast =
  9194. dp_monitor_pdev_get_filter_mcast_data(pdev);
  9195. break;
  9196. case CDP_FILTER_NO_DATA:
  9197. val->cdp_pdev_param_fltr_none =
  9198. dp_monitor_pdev_get_filter_non_data(pdev);
  9199. break;
  9200. case CDP_FILTER_UCAST_DATA:
  9201. val->cdp_pdev_param_fltr_ucast =
  9202. dp_monitor_pdev_get_filter_ucast_data(pdev);
  9203. break;
  9204. case CDP_MONITOR_CHANNEL:
  9205. val->cdp_pdev_param_monitor_chan =
  9206. dp_monitor_get_chan_num((struct dp_pdev *)pdev);
  9207. break;
  9208. case CDP_MONITOR_FREQUENCY:
  9209. val->cdp_pdev_param_mon_freq =
  9210. dp_monitor_get_chan_freq((struct dp_pdev *)pdev);
  9211. break;
  9212. default:
  9213. return QDF_STATUS_E_FAILURE;
  9214. }
  9215. return QDF_STATUS_SUCCESS;
  9216. }
  9217. /**
  9218. * dp_set_pdev_param() - function to set parameters in pdev
  9219. * @cdp_soc: DP soc handle
  9220. * @pdev_id: id of pdev handle
  9221. * @param: parameter type to be set
  9222. * @val: value of parameter to be set
  9223. *
  9224. * Return: 0 for success. nonzero for failure.
  9225. */
  9226. static QDF_STATUS dp_set_pdev_param(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  9227. enum cdp_pdev_param_type param,
  9228. cdp_config_param_type val)
  9229. {
  9230. int target_type;
  9231. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  9232. struct dp_pdev *pdev =
  9233. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9234. pdev_id);
  9235. enum reg_wifi_band chan_band;
  9236. if (!pdev)
  9237. return QDF_STATUS_E_FAILURE;
  9238. target_type = hal_get_target_type(soc->hal_soc);
  9239. switch (target_type) {
  9240. case TARGET_TYPE_QCA6750:
  9241. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MAC0_LMAC_ID;
  9242. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MAC0_LMAC_ID;
  9243. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MAC0_LMAC_ID;
  9244. break;
  9245. case TARGET_TYPE_KIWI:
  9246. case TARGET_TYPE_MANGO:
  9247. case TARGET_TYPE_PEACH:
  9248. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MAC0_LMAC_ID;
  9249. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MAC0_LMAC_ID;
  9250. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MAC0_LMAC_ID;
  9251. break;
  9252. default:
  9253. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MAC1_LMAC_ID;
  9254. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MAC0_LMAC_ID;
  9255. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MAC0_LMAC_ID;
  9256. break;
  9257. }
  9258. switch (param) {
  9259. case CDP_CONFIG_TX_CAPTURE:
  9260. return dp_monitor_config_debug_sniffer(pdev,
  9261. val.cdp_pdev_param_tx_capture);
  9262. case CDP_CONFIG_DEBUG_SNIFFER:
  9263. return dp_monitor_config_debug_sniffer(pdev,
  9264. val.cdp_pdev_param_dbg_snf);
  9265. case CDP_CONFIG_BPR_ENABLE:
  9266. return dp_monitor_set_bpr_enable(pdev,
  9267. val.cdp_pdev_param_bpr_enable);
  9268. case CDP_CONFIG_PRIMARY_RADIO:
  9269. pdev->is_primary = val.cdp_pdev_param_primary_radio;
  9270. break;
  9271. case CDP_CONFIG_CAPTURE_LATENCY:
  9272. pdev->latency_capture_enable = val.cdp_pdev_param_cptr_latcy;
  9273. break;
  9274. case CDP_INGRESS_STATS:
  9275. dp_pdev_tid_stats_ingress_inc(pdev,
  9276. val.cdp_pdev_param_ingrs_stats);
  9277. break;
  9278. case CDP_OSIF_DROP:
  9279. dp_pdev_tid_stats_osif_drop(pdev,
  9280. val.cdp_pdev_param_osif_drop);
  9281. break;
  9282. case CDP_CONFIG_ENH_RX_CAPTURE:
  9283. return dp_monitor_config_enh_rx_capture(pdev,
  9284. val.cdp_pdev_param_en_rx_cap);
  9285. case CDP_CONFIG_ENH_TX_CAPTURE:
  9286. return dp_monitor_config_enh_tx_capture(pdev,
  9287. val.cdp_pdev_param_en_tx_cap);
  9288. case CDP_CONFIG_HMMC_TID_OVERRIDE:
  9289. pdev->hmmc_tid_override_en = val.cdp_pdev_param_hmmc_tid_ovrd;
  9290. break;
  9291. case CDP_CONFIG_HMMC_TID_VALUE:
  9292. pdev->hmmc_tid = val.cdp_pdev_param_hmmc_tid;
  9293. break;
  9294. case CDP_CHAN_NOISE_FLOOR:
  9295. pdev->chan_noise_floor = val.cdp_pdev_param_chn_noise_flr;
  9296. break;
  9297. case CDP_TIDMAP_PRTY:
  9298. dp_set_pdev_tidmap_prty_wifi3(pdev,
  9299. val.cdp_pdev_param_tidmap_prty);
  9300. break;
  9301. case CDP_FILTER_NEIGH_PEERS:
  9302. dp_monitor_set_filter_neigh_peers(pdev,
  9303. val.cdp_pdev_param_fltr_neigh_peers);
  9304. break;
  9305. case CDP_MONITOR_CHANNEL:
  9306. dp_monitor_set_chan_num(pdev, val.cdp_pdev_param_monitor_chan);
  9307. break;
  9308. case CDP_MONITOR_FREQUENCY:
  9309. chan_band = wlan_reg_freq_to_band(val.cdp_pdev_param_mon_freq);
  9310. dp_monitor_set_chan_freq(pdev, val.cdp_pdev_param_mon_freq);
  9311. dp_monitor_set_chan_band(pdev, chan_band);
  9312. break;
  9313. case CDP_CONFIG_BSS_COLOR:
  9314. dp_monitor_set_bsscolor(pdev, val.cdp_pdev_param_bss_color);
  9315. break;
  9316. case CDP_SET_ATF_STATS_ENABLE:
  9317. dp_monitor_set_atf_stats_enable(pdev,
  9318. val.cdp_pdev_param_atf_stats_enable);
  9319. break;
  9320. case CDP_CONFIG_SPECIAL_VAP:
  9321. dp_monitor_pdev_config_scan_spcl_vap(pdev,
  9322. val.cdp_pdev_param_config_special_vap);
  9323. dp_monitor_vdev_set_monitor_mode_buf_rings(pdev);
  9324. break;
  9325. case CDP_RESET_SCAN_SPCL_VAP_STATS_ENABLE:
  9326. dp_monitor_pdev_reset_scan_spcl_vap_stats_enable(pdev,
  9327. val.cdp_pdev_param_reset_scan_spcl_vap_stats_enable);
  9328. break;
  9329. case CDP_CONFIG_ENHANCED_STATS_ENABLE:
  9330. pdev->enhanced_stats_en = val.cdp_pdev_param_enhanced_stats_enable;
  9331. break;
  9332. case CDP_ISOLATION:
  9333. pdev->isolation = val.cdp_pdev_param_isolation;
  9334. break;
  9335. case CDP_CONFIG_UNDECODED_METADATA_CAPTURE_ENABLE:
  9336. return dp_monitor_config_undecoded_metadata_capture(pdev,
  9337. val.cdp_pdev_param_undecoded_metadata_enable);
  9338. break;
  9339. default:
  9340. return QDF_STATUS_E_INVAL;
  9341. }
  9342. return QDF_STATUS_SUCCESS;
  9343. }
  9344. #ifdef QCA_UNDECODED_METADATA_SUPPORT
  9345. static
  9346. QDF_STATUS dp_set_pdev_phyrx_error_mask(struct cdp_soc_t *cdp_soc,
  9347. uint8_t pdev_id, uint32_t mask,
  9348. uint32_t mask_cont)
  9349. {
  9350. struct dp_pdev *pdev =
  9351. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9352. pdev_id);
  9353. if (!pdev)
  9354. return QDF_STATUS_E_FAILURE;
  9355. return dp_monitor_config_undecoded_metadata_phyrx_error_mask(pdev,
  9356. mask, mask_cont);
  9357. }
  9358. static
  9359. QDF_STATUS dp_get_pdev_phyrx_error_mask(struct cdp_soc_t *cdp_soc,
  9360. uint8_t pdev_id, uint32_t *mask,
  9361. uint32_t *mask_cont)
  9362. {
  9363. struct dp_pdev *pdev =
  9364. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9365. pdev_id);
  9366. if (!pdev)
  9367. return QDF_STATUS_E_FAILURE;
  9368. return dp_monitor_get_undecoded_metadata_phyrx_error_mask(pdev,
  9369. mask, mask_cont);
  9370. }
  9371. #endif
  9372. #ifdef QCA_PEER_EXT_STATS
  9373. static void dp_rx_update_peer_delay_stats(struct dp_soc *soc,
  9374. qdf_nbuf_t nbuf)
  9375. {
  9376. struct dp_peer *peer = NULL;
  9377. uint16_t peer_id, ring_id;
  9378. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  9379. struct dp_peer_delay_stats *delay_stats = NULL;
  9380. peer_id = QDF_NBUF_CB_RX_PEER_ID(nbuf);
  9381. if (peer_id > soc->max_peer_id)
  9382. return;
  9383. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_CDP);
  9384. if (qdf_unlikely(!peer))
  9385. return;
  9386. if (qdf_unlikely(!peer->txrx_peer)) {
  9387. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9388. return;
  9389. }
  9390. if (qdf_likely(peer->txrx_peer->delay_stats)) {
  9391. delay_stats = peer->txrx_peer->delay_stats;
  9392. ring_id = QDF_NBUF_CB_RX_CTX_ID(nbuf);
  9393. dp_rx_compute_tid_delay(&delay_stats->delay_tid_stats[tid][ring_id],
  9394. nbuf);
  9395. }
  9396. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9397. }
  9398. #else
  9399. static inline void dp_rx_update_peer_delay_stats(struct dp_soc *soc,
  9400. qdf_nbuf_t nbuf)
  9401. {
  9402. }
  9403. #endif
  9404. /**
  9405. * dp_calculate_delay_stats() - function to get rx delay stats
  9406. * @cdp_soc: DP soc handle
  9407. * @vdev_id: id of DP vdev handle
  9408. * @nbuf: skb
  9409. *
  9410. * Return: QDF_STATUS
  9411. */
  9412. static QDF_STATUS
  9413. dp_calculate_delay_stats(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9414. qdf_nbuf_t nbuf)
  9415. {
  9416. struct dp_soc *soc = cdp_soc_t_to_dp_soc(cdp_soc);
  9417. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9418. DP_MOD_ID_CDP);
  9419. if (!vdev)
  9420. return QDF_STATUS_SUCCESS;
  9421. if (vdev->pdev->delay_stats_flag)
  9422. dp_rx_compute_delay(vdev, nbuf);
  9423. else
  9424. dp_rx_update_peer_delay_stats(soc, nbuf);
  9425. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9426. return QDF_STATUS_SUCCESS;
  9427. }
  9428. /**
  9429. * dp_get_vdev_param() - function to get parameters from vdev
  9430. * @cdp_soc: DP soc handle
  9431. * @vdev_id: id of DP vdev handle
  9432. * @param: parameter type to get value
  9433. * @val: buffer address
  9434. *
  9435. * Return: status
  9436. */
  9437. static QDF_STATUS dp_get_vdev_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9438. enum cdp_vdev_param_type param,
  9439. cdp_config_param_type *val)
  9440. {
  9441. struct dp_soc *soc = cdp_soc_t_to_dp_soc(cdp_soc);
  9442. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9443. DP_MOD_ID_CDP);
  9444. if (!vdev)
  9445. return QDF_STATUS_E_FAILURE;
  9446. switch (param) {
  9447. case CDP_ENABLE_WDS:
  9448. val->cdp_vdev_param_wds = vdev->wds_enabled;
  9449. break;
  9450. case CDP_ENABLE_MEC:
  9451. val->cdp_vdev_param_mec = vdev->mec_enabled;
  9452. break;
  9453. case CDP_ENABLE_DA_WAR:
  9454. val->cdp_vdev_param_da_war = vdev->pdev->soc->da_war_enabled;
  9455. break;
  9456. case CDP_ENABLE_IGMP_MCAST_EN:
  9457. val->cdp_vdev_param_igmp_mcast_en = vdev->igmp_mcast_enhanc_en;
  9458. break;
  9459. case CDP_ENABLE_MCAST_EN:
  9460. val->cdp_vdev_param_mcast_en = vdev->mcast_enhancement_en;
  9461. break;
  9462. case CDP_ENABLE_HLOS_TID_OVERRIDE:
  9463. val->cdp_vdev_param_hlos_tid_override =
  9464. dp_vdev_get_hlos_tid_override((struct cdp_vdev *)vdev);
  9465. break;
  9466. case CDP_ENABLE_PEER_AUTHORIZE:
  9467. val->cdp_vdev_param_peer_authorize =
  9468. vdev->peer_authorize;
  9469. break;
  9470. case CDP_TX_ENCAP_TYPE:
  9471. val->cdp_vdev_param_tx_encap = vdev->tx_encap_type;
  9472. break;
  9473. case CDP_ENABLE_CIPHER:
  9474. val->cdp_vdev_param_cipher_en = vdev->sec_type;
  9475. break;
  9476. #ifdef WLAN_SUPPORT_MESH_LATENCY
  9477. case CDP_ENABLE_PEER_TID_LATENCY:
  9478. val->cdp_vdev_param_peer_tid_latency_enable =
  9479. vdev->peer_tid_latency_enabled;
  9480. break;
  9481. case CDP_SET_VAP_MESH_TID:
  9482. val->cdp_vdev_param_mesh_tid =
  9483. vdev->mesh_tid_latency_config.latency_tid;
  9484. break;
  9485. #endif
  9486. case CDP_DROP_3ADDR_MCAST:
  9487. val->cdp_drop_3addr_mcast = vdev->drop_3addr_mcast;
  9488. break;
  9489. case CDP_SET_MCAST_VDEV:
  9490. soc->arch_ops.txrx_get_vdev_mcast_param(soc, vdev, val);
  9491. break;
  9492. #ifdef QCA_SUPPORT_WDS_EXTENDED
  9493. case CDP_DROP_TX_MCAST:
  9494. val->cdp_drop_tx_mcast = vdev->drop_tx_mcast;
  9495. break;
  9496. #endif
  9497. #ifdef MESH_MODE_SUPPORT
  9498. case CDP_MESH_RX_FILTER:
  9499. val->cdp_vdev_param_mesh_rx_filter = vdev->mesh_rx_filter;
  9500. break;
  9501. case CDP_MESH_MODE:
  9502. val->cdp_vdev_param_mesh_mode = vdev->mesh_vdev;
  9503. break;
  9504. #endif
  9505. case CDP_ENABLE_NAWDS:
  9506. val->cdp_vdev_param_nawds = vdev->nawds_enabled;
  9507. break;
  9508. case CDP_ENABLE_WRAP:
  9509. val->cdp_vdev_param_wrap = vdev->wrap_vdev;
  9510. break;
  9511. #ifdef DP_TRAFFIC_END_INDICATION
  9512. case CDP_ENABLE_TRAFFIC_END_INDICATION:
  9513. val->cdp_vdev_param_traffic_end_ind = vdev->traffic_end_ind_en;
  9514. break;
  9515. #endif
  9516. default:
  9517. dp_cdp_err("%pK: param value %d is wrong",
  9518. soc, param);
  9519. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9520. return QDF_STATUS_E_FAILURE;
  9521. }
  9522. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9523. return QDF_STATUS_SUCCESS;
  9524. }
  9525. /**
  9526. * dp_set_vdev_param() - function to set parameters in vdev
  9527. * @cdp_soc: DP soc handle
  9528. * @vdev_id: id of DP vdev handle
  9529. * @param: parameter type to get value
  9530. * @val: value
  9531. *
  9532. * Return: QDF_STATUS
  9533. */
  9534. static QDF_STATUS
  9535. dp_set_vdev_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9536. enum cdp_vdev_param_type param, cdp_config_param_type val)
  9537. {
  9538. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  9539. struct dp_vdev *vdev =
  9540. dp_vdev_get_ref_by_id(dsoc, vdev_id, DP_MOD_ID_CDP);
  9541. uint32_t var = 0;
  9542. if (!vdev)
  9543. return QDF_STATUS_E_FAILURE;
  9544. switch (param) {
  9545. case CDP_ENABLE_WDS:
  9546. dp_cdp_err("%pK: wds_enable %d for vdev(%pK) id(%d)\n",
  9547. dsoc, val.cdp_vdev_param_wds, vdev, vdev->vdev_id);
  9548. vdev->wds_enabled = val.cdp_vdev_param_wds;
  9549. break;
  9550. case CDP_ENABLE_MEC:
  9551. dp_cdp_err("%pK: mec_enable %d for vdev(%pK) id(%d)\n",
  9552. dsoc, val.cdp_vdev_param_mec, vdev, vdev->vdev_id);
  9553. vdev->mec_enabled = val.cdp_vdev_param_mec;
  9554. break;
  9555. case CDP_ENABLE_DA_WAR:
  9556. dp_cdp_err("%pK: da_war_enable %d for vdev(%pK) id(%d)\n",
  9557. dsoc, val.cdp_vdev_param_da_war, vdev, vdev->vdev_id);
  9558. vdev->pdev->soc->da_war_enabled = val.cdp_vdev_param_da_war;
  9559. dp_wds_flush_ast_table_wifi3(((struct cdp_soc_t *)
  9560. vdev->pdev->soc));
  9561. break;
  9562. case CDP_ENABLE_NAWDS:
  9563. vdev->nawds_enabled = val.cdp_vdev_param_nawds;
  9564. break;
  9565. case CDP_ENABLE_MCAST_EN:
  9566. vdev->mcast_enhancement_en = val.cdp_vdev_param_mcast_en;
  9567. break;
  9568. case CDP_ENABLE_IGMP_MCAST_EN:
  9569. vdev->igmp_mcast_enhanc_en = val.cdp_vdev_param_igmp_mcast_en;
  9570. break;
  9571. case CDP_ENABLE_PROXYSTA:
  9572. vdev->proxysta_vdev = val.cdp_vdev_param_proxysta;
  9573. break;
  9574. case CDP_UPDATE_TDLS_FLAGS:
  9575. vdev->tdls_link_connected = val.cdp_vdev_param_tdls_flags;
  9576. break;
  9577. case CDP_CFG_WDS_AGING_TIMER:
  9578. var = val.cdp_vdev_param_aging_tmr;
  9579. if (!var)
  9580. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  9581. else if (var != vdev->wds_aging_timer_val)
  9582. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, var);
  9583. vdev->wds_aging_timer_val = var;
  9584. break;
  9585. case CDP_ENABLE_AP_BRIDGE:
  9586. if (wlan_op_mode_sta != vdev->opmode)
  9587. vdev->ap_bridge_enabled = val.cdp_vdev_param_ap_brdg_en;
  9588. else
  9589. vdev->ap_bridge_enabled = false;
  9590. break;
  9591. case CDP_ENABLE_CIPHER:
  9592. vdev->sec_type = val.cdp_vdev_param_cipher_en;
  9593. break;
  9594. case CDP_ENABLE_QWRAP_ISOLATION:
  9595. vdev->isolation_vdev = val.cdp_vdev_param_qwrap_isolation;
  9596. break;
  9597. case CDP_UPDATE_MULTIPASS:
  9598. vdev->multipass_en = val.cdp_vdev_param_update_multipass;
  9599. break;
  9600. case CDP_TX_ENCAP_TYPE:
  9601. vdev->tx_encap_type = val.cdp_vdev_param_tx_encap;
  9602. break;
  9603. case CDP_RX_DECAP_TYPE:
  9604. vdev->rx_decap_type = val.cdp_vdev_param_rx_decap;
  9605. break;
  9606. case CDP_TID_VDEV_PRTY:
  9607. vdev->tidmap_prty = val.cdp_vdev_param_tidmap_prty;
  9608. break;
  9609. case CDP_TIDMAP_TBL_ID:
  9610. vdev->tidmap_tbl_id = val.cdp_vdev_param_tidmap_tbl_id;
  9611. break;
  9612. #ifdef MESH_MODE_SUPPORT
  9613. case CDP_MESH_RX_FILTER:
  9614. dp_vdev_set_mesh_rx_filter((struct cdp_vdev *)vdev,
  9615. val.cdp_vdev_param_mesh_rx_filter);
  9616. break;
  9617. case CDP_MESH_MODE:
  9618. dp_vdev_set_mesh_mode((struct cdp_vdev *)vdev,
  9619. val.cdp_vdev_param_mesh_mode);
  9620. break;
  9621. #endif
  9622. case CDP_ENABLE_HLOS_TID_OVERRIDE:
  9623. dp_info("vdev_id %d enable hlod tid override %d", vdev_id,
  9624. val.cdp_vdev_param_hlos_tid_override);
  9625. dp_vdev_set_hlos_tid_override(vdev,
  9626. val.cdp_vdev_param_hlos_tid_override);
  9627. break;
  9628. #ifdef QCA_SUPPORT_WDS_EXTENDED
  9629. case CDP_CFG_WDS_EXT:
  9630. if (vdev->opmode == wlan_op_mode_ap)
  9631. vdev->wds_ext_enabled = val.cdp_vdev_param_wds_ext;
  9632. break;
  9633. case CDP_DROP_TX_MCAST:
  9634. dp_info("vdev_id %d drop tx mcast :%d", vdev_id,
  9635. val.cdp_drop_tx_mcast);
  9636. vdev->drop_tx_mcast = val.cdp_drop_tx_mcast;
  9637. break;
  9638. #endif
  9639. case CDP_ENABLE_PEER_AUTHORIZE:
  9640. vdev->peer_authorize = val.cdp_vdev_param_peer_authorize;
  9641. break;
  9642. #ifdef WLAN_SUPPORT_MESH_LATENCY
  9643. case CDP_ENABLE_PEER_TID_LATENCY:
  9644. dp_info("vdev_id %d enable peer tid latency %d", vdev_id,
  9645. val.cdp_vdev_param_peer_tid_latency_enable);
  9646. vdev->peer_tid_latency_enabled =
  9647. val.cdp_vdev_param_peer_tid_latency_enable;
  9648. break;
  9649. case CDP_SET_VAP_MESH_TID:
  9650. dp_info("vdev_id %d enable peer tid latency %d", vdev_id,
  9651. val.cdp_vdev_param_mesh_tid);
  9652. vdev->mesh_tid_latency_config.latency_tid
  9653. = val.cdp_vdev_param_mesh_tid;
  9654. break;
  9655. #endif
  9656. #ifdef WLAN_VENDOR_SPECIFIC_BAR_UPDATE
  9657. case CDP_SKIP_BAR_UPDATE_AP:
  9658. dp_info("vdev_id %d skip BAR update: %u", vdev_id,
  9659. val.cdp_skip_bar_update);
  9660. vdev->skip_bar_update = val.cdp_skip_bar_update;
  9661. vdev->skip_bar_update_last_ts = 0;
  9662. break;
  9663. #endif
  9664. case CDP_DROP_3ADDR_MCAST:
  9665. dp_info("vdev_id %d drop 3 addr mcast :%d", vdev_id,
  9666. val.cdp_drop_3addr_mcast);
  9667. vdev->drop_3addr_mcast = val.cdp_drop_3addr_mcast;
  9668. break;
  9669. case CDP_ENABLE_WRAP:
  9670. vdev->wrap_vdev = val.cdp_vdev_param_wrap;
  9671. break;
  9672. #ifdef DP_TRAFFIC_END_INDICATION
  9673. case CDP_ENABLE_TRAFFIC_END_INDICATION:
  9674. vdev->traffic_end_ind_en = val.cdp_vdev_param_traffic_end_ind;
  9675. break;
  9676. #endif
  9677. #ifdef FEATURE_DIRECT_LINK
  9678. case CDP_VDEV_TX_TO_FW:
  9679. dp_info("vdev_id %d to_fw :%d", vdev_id, val.cdp_vdev_tx_to_fw);
  9680. vdev->to_fw = val.cdp_vdev_tx_to_fw;
  9681. break;
  9682. #endif
  9683. default:
  9684. break;
  9685. }
  9686. dp_tx_vdev_update_search_flags((struct dp_vdev *)vdev);
  9687. dsoc->arch_ops.txrx_set_vdev_param(dsoc, vdev, param, val);
  9688. /* Update PDEV flags as VDEV flags are updated */
  9689. dp_pdev_update_fast_rx_flag(dsoc, vdev->pdev);
  9690. dp_vdev_unref_delete(dsoc, vdev, DP_MOD_ID_CDP);
  9691. return QDF_STATUS_SUCCESS;
  9692. }
  9693. /**
  9694. * dp_set_psoc_param: function to set parameters in psoc
  9695. * @cdp_soc: DP soc handle
  9696. * @param: parameter type to be set
  9697. * @val: value of parameter to be set
  9698. *
  9699. * Return: QDF_STATUS
  9700. */
  9701. static QDF_STATUS
  9702. dp_set_psoc_param(struct cdp_soc_t *cdp_soc,
  9703. enum cdp_psoc_param_type param, cdp_config_param_type val)
  9704. {
  9705. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  9706. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = soc->wlan_cfg_ctx;
  9707. switch (param) {
  9708. case CDP_ENABLE_RATE_STATS:
  9709. soc->peerstats_enabled = val.cdp_psoc_param_en_rate_stats;
  9710. break;
  9711. case CDP_SET_NSS_CFG:
  9712. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx,
  9713. val.cdp_psoc_param_en_nss_cfg);
  9714. /*
  9715. * TODO: masked out based on the per offloaded radio
  9716. */
  9717. switch (val.cdp_psoc_param_en_nss_cfg) {
  9718. case dp_nss_cfg_default:
  9719. break;
  9720. case dp_nss_cfg_first_radio:
  9721. /*
  9722. * This configuration is valid for single band radio which
  9723. * is also NSS offload.
  9724. */
  9725. case dp_nss_cfg_dbdc:
  9726. case dp_nss_cfg_dbtc:
  9727. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  9728. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  9729. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  9730. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  9731. break;
  9732. default:
  9733. dp_cdp_err("%pK: Invalid offload config %d",
  9734. soc, val.cdp_psoc_param_en_nss_cfg);
  9735. }
  9736. dp_cdp_err("%pK: nss-wifi<0> nss config is enabled"
  9737. , soc);
  9738. break;
  9739. case CDP_SET_PREFERRED_HW_MODE:
  9740. soc->preferred_hw_mode = val.cdp_psoc_param_preferred_hw_mode;
  9741. break;
  9742. case CDP_IPA_ENABLE:
  9743. soc->wlan_cfg_ctx->ipa_enabled = val.cdp_ipa_enabled;
  9744. break;
  9745. case CDP_CFG_VDEV_STATS_HW_OFFLOAD:
  9746. wlan_cfg_set_vdev_stats_hw_offload_config(wlan_cfg_ctx,
  9747. val.cdp_psoc_param_vdev_stats_hw_offload);
  9748. break;
  9749. case CDP_SAWF_ENABLE:
  9750. wlan_cfg_set_sawf_config(wlan_cfg_ctx, val.cdp_sawf_enabled);
  9751. break;
  9752. case CDP_UMAC_RST_SKEL_ENABLE:
  9753. dp_umac_rst_skel_enable_update(soc, val.cdp_umac_rst_skel);
  9754. break;
  9755. case CDP_SAWF_STATS:
  9756. wlan_cfg_set_sawf_stats_config(wlan_cfg_ctx,
  9757. val.cdp_sawf_stats);
  9758. break;
  9759. default:
  9760. break;
  9761. }
  9762. return QDF_STATUS_SUCCESS;
  9763. }
  9764. /**
  9765. * dp_get_psoc_param: function to get parameters in soc
  9766. * @cdp_soc: DP soc handle
  9767. * @param: parameter type to be set
  9768. * @val: address of buffer
  9769. *
  9770. * Return: status
  9771. */
  9772. static QDF_STATUS dp_get_psoc_param(struct cdp_soc_t *cdp_soc,
  9773. enum cdp_psoc_param_type param,
  9774. cdp_config_param_type *val)
  9775. {
  9776. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  9777. if (!soc)
  9778. return QDF_STATUS_E_FAILURE;
  9779. switch (param) {
  9780. case CDP_CFG_PEER_EXT_STATS:
  9781. val->cdp_psoc_param_pext_stats =
  9782. wlan_cfg_is_peer_ext_stats_enabled(soc->wlan_cfg_ctx);
  9783. break;
  9784. case CDP_CFG_VDEV_STATS_HW_OFFLOAD:
  9785. val->cdp_psoc_param_vdev_stats_hw_offload =
  9786. wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx);
  9787. break;
  9788. case CDP_UMAC_RST_SKEL_ENABLE:
  9789. val->cdp_umac_rst_skel = dp_umac_rst_skel_enable_get(soc);
  9790. break;
  9791. case CDP_PPEDS_ENABLE:
  9792. val->cdp_psoc_param_ppeds_enabled =
  9793. wlan_cfg_get_dp_soc_is_ppeds_enabled(soc->wlan_cfg_ctx);
  9794. break;
  9795. default:
  9796. dp_warn("Invalid param");
  9797. break;
  9798. }
  9799. return QDF_STATUS_SUCCESS;
  9800. }
  9801. /**
  9802. * dp_set_vdev_dscp_tid_map_wifi3() - Update Map ID selected for particular vdev
  9803. * @cdp_soc: CDP SOC handle
  9804. * @vdev_id: id of DP_VDEV handle
  9805. * @map_id:ID of map that needs to be updated
  9806. *
  9807. * Return: QDF_STATUS
  9808. */
  9809. static QDF_STATUS dp_set_vdev_dscp_tid_map_wifi3(ol_txrx_soc_handle cdp_soc,
  9810. uint8_t vdev_id,
  9811. uint8_t map_id)
  9812. {
  9813. cdp_config_param_type val;
  9814. struct dp_soc *soc = cdp_soc_t_to_dp_soc(cdp_soc);
  9815. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9816. DP_MOD_ID_CDP);
  9817. if (vdev) {
  9818. vdev->dscp_tid_map_id = map_id;
  9819. val.cdp_vdev_param_dscp_tid_map_id = map_id;
  9820. soc->arch_ops.txrx_set_vdev_param(soc,
  9821. vdev,
  9822. CDP_UPDATE_DSCP_TO_TID_MAP,
  9823. val);
  9824. /* Update flag for transmit tid classification */
  9825. if (vdev->dscp_tid_map_id < soc->num_hw_dscp_tid_map)
  9826. vdev->skip_sw_tid_classification |=
  9827. DP_TX_HW_DSCP_TID_MAP_VALID;
  9828. else
  9829. vdev->skip_sw_tid_classification &=
  9830. ~DP_TX_HW_DSCP_TID_MAP_VALID;
  9831. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9832. return QDF_STATUS_SUCCESS;
  9833. }
  9834. return QDF_STATUS_E_FAILURE;
  9835. }
  9836. #ifdef DP_RATETABLE_SUPPORT
  9837. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  9838. int htflag, int gintval)
  9839. {
  9840. uint32_t rix;
  9841. uint16_t ratecode;
  9842. enum cdp_punctured_modes punc_mode = NO_PUNCTURE;
  9843. return dp_getrateindex((uint32_t)gintval, (uint16_t)mcs, 1,
  9844. (uint8_t)preamb, 1, punc_mode,
  9845. &rix, &ratecode);
  9846. }
  9847. #else
  9848. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  9849. int htflag, int gintval)
  9850. {
  9851. return 0;
  9852. }
  9853. #endif
  9854. /**
  9855. * dp_txrx_get_pdev_stats() - Returns cdp_pdev_stats
  9856. * @soc: DP soc handle
  9857. * @pdev_id: id of DP pdev handle
  9858. * @pdev_stats: buffer to copy to
  9859. *
  9860. * Return: status success/failure
  9861. */
  9862. static QDF_STATUS
  9863. dp_txrx_get_pdev_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  9864. struct cdp_pdev_stats *pdev_stats)
  9865. {
  9866. struct dp_pdev *pdev =
  9867. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  9868. pdev_id);
  9869. if (!pdev)
  9870. return QDF_STATUS_E_FAILURE;
  9871. dp_aggregate_pdev_stats(pdev);
  9872. qdf_mem_copy(pdev_stats, &pdev->stats, sizeof(struct cdp_pdev_stats));
  9873. return QDF_STATUS_SUCCESS;
  9874. }
  9875. /**
  9876. * dp_txrx_update_vdev_me_stats() - Update vdev ME stats sent from CDP
  9877. * @vdev: DP vdev handle
  9878. * @buf: buffer containing specific stats structure
  9879. *
  9880. * Return: void
  9881. */
  9882. static void dp_txrx_update_vdev_me_stats(struct dp_vdev *vdev,
  9883. void *buf)
  9884. {
  9885. struct cdp_tx_ingress_stats *host_stats = NULL;
  9886. if (!buf) {
  9887. dp_cdp_err("%pK: Invalid host stats buf", vdev->pdev->soc);
  9888. return;
  9889. }
  9890. host_stats = (struct cdp_tx_ingress_stats *)buf;
  9891. DP_STATS_INC_PKT(vdev, tx_i.mcast_en.mcast_pkt,
  9892. host_stats->mcast_en.mcast_pkt.num,
  9893. host_stats->mcast_en.mcast_pkt.bytes);
  9894. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error,
  9895. host_stats->mcast_en.dropped_map_error);
  9896. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_self_mac,
  9897. host_stats->mcast_en.dropped_self_mac);
  9898. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_send_fail,
  9899. host_stats->mcast_en.dropped_send_fail);
  9900. DP_STATS_INC(vdev, tx_i.mcast_en.ucast,
  9901. host_stats->mcast_en.ucast);
  9902. DP_STATS_INC(vdev, tx_i.mcast_en.fail_seg_alloc,
  9903. host_stats->mcast_en.fail_seg_alloc);
  9904. DP_STATS_INC(vdev, tx_i.mcast_en.clone_fail,
  9905. host_stats->mcast_en.clone_fail);
  9906. }
  9907. /**
  9908. * dp_txrx_update_vdev_igmp_me_stats() - Update vdev IGMP ME stats sent from CDP
  9909. * @vdev: DP vdev handle
  9910. * @buf: buffer containing specific stats structure
  9911. *
  9912. * Return: void
  9913. */
  9914. static void dp_txrx_update_vdev_igmp_me_stats(struct dp_vdev *vdev,
  9915. void *buf)
  9916. {
  9917. struct cdp_tx_ingress_stats *host_stats = NULL;
  9918. if (!buf) {
  9919. dp_cdp_err("%pK: Invalid host stats buf", vdev->pdev->soc);
  9920. return;
  9921. }
  9922. host_stats = (struct cdp_tx_ingress_stats *)buf;
  9923. DP_STATS_INC(vdev, tx_i.igmp_mcast_en.igmp_rcvd,
  9924. host_stats->igmp_mcast_en.igmp_rcvd);
  9925. DP_STATS_INC(vdev, tx_i.igmp_mcast_en.igmp_ucast_converted,
  9926. host_stats->igmp_mcast_en.igmp_ucast_converted);
  9927. }
  9928. /**
  9929. * dp_txrx_update_vdev_host_stats() - Update stats sent through CDP
  9930. * @soc_hdl: DP soc handle
  9931. * @vdev_id: id of DP vdev handle
  9932. * @buf: buffer containing specific stats structure
  9933. * @stats_id: stats type
  9934. *
  9935. * Return: QDF_STATUS
  9936. */
  9937. static QDF_STATUS dp_txrx_update_vdev_host_stats(struct cdp_soc_t *soc_hdl,
  9938. uint8_t vdev_id,
  9939. void *buf,
  9940. uint16_t stats_id)
  9941. {
  9942. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  9943. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9944. DP_MOD_ID_CDP);
  9945. if (!vdev) {
  9946. dp_cdp_err("%pK: Invalid vdev handle", soc);
  9947. return QDF_STATUS_E_FAILURE;
  9948. }
  9949. switch (stats_id) {
  9950. case DP_VDEV_STATS_PKT_CNT_ONLY:
  9951. break;
  9952. case DP_VDEV_STATS_TX_ME:
  9953. dp_txrx_update_vdev_me_stats(vdev, buf);
  9954. dp_txrx_update_vdev_igmp_me_stats(vdev, buf);
  9955. break;
  9956. default:
  9957. qdf_info("Invalid stats_id %d", stats_id);
  9958. break;
  9959. }
  9960. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9961. return QDF_STATUS_SUCCESS;
  9962. }
  9963. /**
  9964. * dp_txrx_get_peer_stats() - will return cdp_peer_stats
  9965. * @soc: soc handle
  9966. * @vdev_id: id of vdev handle
  9967. * @peer_mac: mac of DP_PEER handle
  9968. * @peer_stats: buffer to copy to
  9969. *
  9970. * Return: status success/failure
  9971. */
  9972. static QDF_STATUS
  9973. dp_txrx_get_peer_stats(struct cdp_soc_t *soc, uint8_t vdev_id,
  9974. uint8_t *peer_mac, struct cdp_peer_stats *peer_stats)
  9975. {
  9976. struct dp_peer *peer = NULL;
  9977. struct cdp_peer_info peer_info = { 0 };
  9978. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac, false,
  9979. CDP_WILD_PEER_TYPE);
  9980. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  9981. DP_MOD_ID_CDP);
  9982. qdf_mem_zero(peer_stats, sizeof(struct cdp_peer_stats));
  9983. if (!peer)
  9984. return QDF_STATUS_E_FAILURE;
  9985. dp_get_peer_stats(peer, peer_stats);
  9986. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9987. return QDF_STATUS_SUCCESS;
  9988. }
  9989. /**
  9990. * dp_txrx_get_peer_stats_param() - will return specified cdp_peer_stats
  9991. * @soc: soc handle
  9992. * @vdev_id: vdev_id of vdev object
  9993. * @peer_mac: mac address of the peer
  9994. * @type: enum of required stats
  9995. * @buf: buffer to hold the value
  9996. *
  9997. * Return: status success/failure
  9998. */
  9999. static QDF_STATUS
  10000. dp_txrx_get_peer_stats_param(struct cdp_soc_t *soc, uint8_t vdev_id,
  10001. uint8_t *peer_mac, enum cdp_peer_stats_type type,
  10002. cdp_peer_stats_param_t *buf)
  10003. {
  10004. QDF_STATUS ret;
  10005. struct dp_peer *peer = NULL;
  10006. struct cdp_peer_info peer_info = { 0 };
  10007. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac, false,
  10008. CDP_WILD_PEER_TYPE);
  10009. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  10010. DP_MOD_ID_CDP);
  10011. if (!peer) {
  10012. dp_peer_err("%pK: Invalid Peer for Mac " QDF_MAC_ADDR_FMT,
  10013. soc, QDF_MAC_ADDR_REF(peer_mac));
  10014. return QDF_STATUS_E_FAILURE;
  10015. }
  10016. if (type >= cdp_peer_per_pkt_stats_min &&
  10017. type < cdp_peer_per_pkt_stats_max) {
  10018. ret = dp_txrx_get_peer_per_pkt_stats_param(peer, type, buf);
  10019. } else if (type >= cdp_peer_extd_stats_min &&
  10020. type < cdp_peer_extd_stats_max) {
  10021. ret = dp_txrx_get_peer_extd_stats_param(peer, type, buf);
  10022. } else {
  10023. dp_err("%pK: Invalid stat type requested", soc);
  10024. ret = QDF_STATUS_E_FAILURE;
  10025. }
  10026. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  10027. return ret;
  10028. }
  10029. /**
  10030. * dp_txrx_reset_peer_stats() - reset cdp_peer_stats for particular peer
  10031. * @soc_hdl: soc handle
  10032. * @vdev_id: id of vdev handle
  10033. * @peer_mac: mac of DP_PEER handle
  10034. *
  10035. * Return: QDF_STATUS
  10036. */
  10037. #ifdef WLAN_FEATURE_11BE_MLO
  10038. static QDF_STATUS
  10039. dp_txrx_reset_peer_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10040. uint8_t *peer_mac)
  10041. {
  10042. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10043. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  10044. struct dp_peer *peer =
  10045. dp_peer_get_tgt_peer_hash_find(soc, peer_mac, 0,
  10046. vdev_id, DP_MOD_ID_CDP);
  10047. if (!peer)
  10048. return QDF_STATUS_E_FAILURE;
  10049. DP_STATS_CLR(peer);
  10050. dp_txrx_peer_stats_clr(peer->txrx_peer);
  10051. if (IS_MLO_DP_MLD_PEER(peer)) {
  10052. uint8_t i;
  10053. struct dp_peer *link_peer;
  10054. struct dp_soc *link_peer_soc;
  10055. struct dp_mld_link_peers link_peers_info;
  10056. dp_get_link_peers_ref_from_mld_peer(soc, peer,
  10057. &link_peers_info,
  10058. DP_MOD_ID_CDP);
  10059. for (i = 0; i < link_peers_info.num_links; i++) {
  10060. link_peer = link_peers_info.link_peers[i];
  10061. link_peer_soc = link_peer->vdev->pdev->soc;
  10062. DP_STATS_CLR(link_peer);
  10063. dp_monitor_peer_reset_stats(link_peer_soc, link_peer);
  10064. }
  10065. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  10066. } else {
  10067. dp_monitor_peer_reset_stats(soc, peer);
  10068. }
  10069. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  10070. return status;
  10071. }
  10072. #else
  10073. static QDF_STATUS
  10074. dp_txrx_reset_peer_stats(struct cdp_soc_t *soc, uint8_t vdev_id,
  10075. uint8_t *peer_mac)
  10076. {
  10077. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10078. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  10079. peer_mac, 0, vdev_id,
  10080. DP_MOD_ID_CDP);
  10081. if (!peer)
  10082. return QDF_STATUS_E_FAILURE;
  10083. DP_STATS_CLR(peer);
  10084. dp_txrx_peer_stats_clr(peer->txrx_peer);
  10085. dp_monitor_peer_reset_stats((struct dp_soc *)soc, peer);
  10086. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  10087. return status;
  10088. }
  10089. #endif
  10090. /**
  10091. * dp_txrx_get_vdev_stats() - Update buffer with cdp_vdev_stats
  10092. * @soc_hdl: CDP SoC handle
  10093. * @vdev_id: vdev Id
  10094. * @buf: buffer for vdev stats
  10095. * @is_aggregate: are aggregate stats being collected
  10096. *
  10097. * Return: int
  10098. */
  10099. static int dp_txrx_get_vdev_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10100. void *buf, bool is_aggregate)
  10101. {
  10102. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10103. struct cdp_vdev_stats *vdev_stats;
  10104. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10105. DP_MOD_ID_CDP);
  10106. if (!vdev)
  10107. return 1;
  10108. vdev_stats = (struct cdp_vdev_stats *)buf;
  10109. if (is_aggregate) {
  10110. dp_aggregate_vdev_stats(vdev, buf);
  10111. } else {
  10112. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  10113. }
  10114. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10115. return 0;
  10116. }
  10117. /**
  10118. * dp_get_total_per() - get total per
  10119. * @soc: DP soc handle
  10120. * @pdev_id: id of DP_PDEV handle
  10121. *
  10122. * Return: % error rate using retries per packet and success packets
  10123. */
  10124. static int dp_get_total_per(struct cdp_soc_t *soc, uint8_t pdev_id)
  10125. {
  10126. struct dp_pdev *pdev =
  10127. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10128. pdev_id);
  10129. if (!pdev)
  10130. return 0;
  10131. dp_aggregate_pdev_stats(pdev);
  10132. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  10133. return 0;
  10134. return ((pdev->stats.tx.retries * 100) /
  10135. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  10136. }
  10137. /**
  10138. * dp_txrx_stats_publish() - publish pdev stats into a buffer
  10139. * @soc: DP soc handle
  10140. * @pdev_id: id of DP_PDEV handle
  10141. * @buf: to hold pdev_stats
  10142. *
  10143. * Return: int
  10144. */
  10145. static int
  10146. dp_txrx_stats_publish(struct cdp_soc_t *soc, uint8_t pdev_id,
  10147. struct cdp_stats_extd *buf)
  10148. {
  10149. struct cdp_txrx_stats_req req = {0,};
  10150. QDF_STATUS status;
  10151. struct dp_pdev *pdev =
  10152. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10153. pdev_id);
  10154. if (!pdev)
  10155. return TXRX_STATS_LEVEL_OFF;
  10156. if (pdev->pending_fw_stats_response)
  10157. return TXRX_STATS_LEVEL_OFF;
  10158. dp_aggregate_pdev_stats(pdev);
  10159. pdev->pending_fw_stats_response = true;
  10160. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  10161. req.cookie_val = DBG_STATS_COOKIE_DP_STATS;
  10162. pdev->fw_stats_tlv_bitmap_rcvd = 0;
  10163. qdf_event_reset(&pdev->fw_stats_event);
  10164. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  10165. req.param1, req.param2, req.param3, 0,
  10166. req.cookie_val, 0);
  10167. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  10168. req.cookie_val = DBG_STATS_COOKIE_DP_STATS;
  10169. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  10170. req.param1, req.param2, req.param3, 0,
  10171. req.cookie_val, 0);
  10172. status =
  10173. qdf_wait_single_event(&pdev->fw_stats_event, DP_MAX_SLEEP_TIME);
  10174. if (status != QDF_STATUS_SUCCESS) {
  10175. if (status == QDF_STATUS_E_TIMEOUT)
  10176. qdf_debug("TIMEOUT_OCCURS");
  10177. pdev->pending_fw_stats_response = false;
  10178. return TXRX_STATS_LEVEL_OFF;
  10179. }
  10180. qdf_mem_copy(buf, &pdev->stats, sizeof(struct cdp_pdev_stats));
  10181. pdev->pending_fw_stats_response = false;
  10182. return TXRX_STATS_LEVEL;
  10183. }
  10184. /**
  10185. * dp_get_obss_stats() - Get Pdev OBSS stats from Fw
  10186. * @soc: DP soc handle
  10187. * @pdev_id: id of DP_PDEV handle
  10188. * @buf: to hold pdev obss stats
  10189. * @req: Pointer to CDP TxRx stats
  10190. *
  10191. * Return: status
  10192. */
  10193. static QDF_STATUS
  10194. dp_get_obss_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  10195. struct cdp_pdev_obss_pd_stats_tlv *buf,
  10196. struct cdp_txrx_stats_req *req)
  10197. {
  10198. QDF_STATUS status;
  10199. struct dp_pdev *pdev =
  10200. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10201. pdev_id);
  10202. if (!pdev)
  10203. return QDF_STATUS_E_INVAL;
  10204. if (pdev->pending_fw_obss_stats_response)
  10205. return QDF_STATUS_E_AGAIN;
  10206. pdev->pending_fw_obss_stats_response = true;
  10207. req->stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_OBSS_PD_STATS;
  10208. req->cookie_val = DBG_STATS_COOKIE_HTT_OBSS;
  10209. qdf_event_reset(&pdev->fw_obss_stats_event);
  10210. status = dp_h2t_ext_stats_msg_send(pdev, req->stats, req->param0,
  10211. req->param1, req->param2,
  10212. req->param3, 0, req->cookie_val,
  10213. req->mac_id);
  10214. if (QDF_IS_STATUS_ERROR(status)) {
  10215. pdev->pending_fw_obss_stats_response = false;
  10216. return status;
  10217. }
  10218. status =
  10219. qdf_wait_single_event(&pdev->fw_obss_stats_event,
  10220. DP_MAX_SLEEP_TIME);
  10221. if (status != QDF_STATUS_SUCCESS) {
  10222. if (status == QDF_STATUS_E_TIMEOUT)
  10223. qdf_debug("TIMEOUT_OCCURS");
  10224. pdev->pending_fw_obss_stats_response = false;
  10225. return QDF_STATUS_E_TIMEOUT;
  10226. }
  10227. qdf_mem_copy(buf, &pdev->stats.htt_tx_pdev_stats.obss_pd_stats_tlv,
  10228. sizeof(struct cdp_pdev_obss_pd_stats_tlv));
  10229. pdev->pending_fw_obss_stats_response = false;
  10230. return status;
  10231. }
  10232. /**
  10233. * dp_clear_pdev_obss_pd_stats() - Clear pdev obss stats
  10234. * @soc: DP soc handle
  10235. * @pdev_id: id of DP_PDEV handle
  10236. * @req: Pointer to CDP TxRx stats request mac_id will be
  10237. * pre-filled and should not be overwritten
  10238. *
  10239. * Return: status
  10240. */
  10241. static QDF_STATUS
  10242. dp_clear_pdev_obss_pd_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  10243. struct cdp_txrx_stats_req *req)
  10244. {
  10245. struct dp_pdev *pdev =
  10246. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10247. pdev_id);
  10248. uint32_t cookie_val = DBG_STATS_COOKIE_DEFAULT;
  10249. if (!pdev)
  10250. return QDF_STATUS_E_INVAL;
  10251. /*
  10252. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  10253. * from param0 to param3 according to below rule:
  10254. *
  10255. * PARAM:
  10256. * - config_param0 : start_offset (stats type)
  10257. * - config_param1 : stats bmask from start offset
  10258. * - config_param2 : stats bmask from start offset + 32
  10259. * - config_param3 : stats bmask from start offset + 64
  10260. */
  10261. req->stats = (enum cdp_stats)HTT_DBG_EXT_STATS_RESET;
  10262. req->param0 = HTT_DBG_EXT_STATS_PDEV_OBSS_PD_STATS;
  10263. req->param1 = 0x00000001;
  10264. return dp_h2t_ext_stats_msg_send(pdev, req->stats, req->param0,
  10265. req->param1, req->param2, req->param3, 0,
  10266. cookie_val, req->mac_id);
  10267. }
  10268. /**
  10269. * dp_set_pdev_dscp_tid_map_wifi3() - update dscp tid map in pdev
  10270. * @soc_handle: soc handle
  10271. * @pdev_id: id of DP_PDEV handle
  10272. * @map_id: ID of map that needs to be updated
  10273. * @tos: index value in map
  10274. * @tid: tid value passed by the user
  10275. *
  10276. * Return: QDF_STATUS
  10277. */
  10278. static QDF_STATUS
  10279. dp_set_pdev_dscp_tid_map_wifi3(struct cdp_soc_t *soc_handle,
  10280. uint8_t pdev_id,
  10281. uint8_t map_id,
  10282. uint8_t tos, uint8_t tid)
  10283. {
  10284. uint8_t dscp;
  10285. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  10286. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  10287. if (!pdev)
  10288. return QDF_STATUS_E_FAILURE;
  10289. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  10290. pdev->dscp_tid_map[map_id][dscp] = tid;
  10291. if (map_id < soc->num_hw_dscp_tid_map)
  10292. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  10293. map_id, dscp);
  10294. else
  10295. return QDF_STATUS_E_FAILURE;
  10296. return QDF_STATUS_SUCCESS;
  10297. }
  10298. #ifdef WLAN_SYSFS_DP_STATS
  10299. /**
  10300. * dp_sysfs_event_trigger() - Trigger event to wait for firmware
  10301. * stats request response.
  10302. * @soc: soc handle
  10303. * @cookie_val: cookie value
  10304. *
  10305. * Return: QDF_STATUS
  10306. */
  10307. static QDF_STATUS
  10308. dp_sysfs_event_trigger(struct dp_soc *soc, uint32_t cookie_val)
  10309. {
  10310. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10311. /* wait for firmware response for sysfs stats request */
  10312. if (cookie_val == DBG_SYSFS_STATS_COOKIE) {
  10313. if (!soc) {
  10314. dp_cdp_err("soc is NULL");
  10315. return QDF_STATUS_E_FAILURE;
  10316. }
  10317. /* wait for event completion */
  10318. status = qdf_wait_single_event(&soc->sysfs_config->sysfs_txrx_fw_request_done,
  10319. WLAN_SYSFS_STAT_REQ_WAIT_MS);
  10320. if (status == QDF_STATUS_SUCCESS)
  10321. dp_cdp_info("sysfs_txrx_fw_request_done event completed");
  10322. else if (status == QDF_STATUS_E_TIMEOUT)
  10323. dp_cdp_warn("sysfs_txrx_fw_request_done event expired");
  10324. else
  10325. dp_cdp_warn("sysfs_txrx_fw_request_done event error code %d", status);
  10326. }
  10327. return status;
  10328. }
  10329. #else /* WLAN_SYSFS_DP_STATS */
  10330. static QDF_STATUS
  10331. dp_sysfs_event_trigger(struct dp_soc *soc, uint32_t cookie_val)
  10332. {
  10333. return QDF_STATUS_SUCCESS;
  10334. }
  10335. #endif /* WLAN_SYSFS_DP_STATS */
  10336. /**
  10337. * dp_fw_stats_process() - Process TXRX FW stats request.
  10338. * @vdev: DP VDEV handle
  10339. * @req: stats request
  10340. *
  10341. * Return: QDF_STATUS
  10342. */
  10343. static QDF_STATUS
  10344. dp_fw_stats_process(struct dp_vdev *vdev,
  10345. struct cdp_txrx_stats_req *req)
  10346. {
  10347. struct dp_pdev *pdev = NULL;
  10348. struct dp_soc *soc = NULL;
  10349. uint32_t stats = req->stats;
  10350. uint8_t mac_id = req->mac_id;
  10351. uint32_t cookie_val = DBG_STATS_COOKIE_DEFAULT;
  10352. if (!vdev) {
  10353. DP_TRACE(NONE, "VDEV not found");
  10354. return QDF_STATUS_E_FAILURE;
  10355. }
  10356. pdev = vdev->pdev;
  10357. if (!pdev) {
  10358. DP_TRACE(NONE, "PDEV not found");
  10359. return QDF_STATUS_E_FAILURE;
  10360. }
  10361. soc = pdev->soc;
  10362. if (!soc) {
  10363. DP_TRACE(NONE, "soc not found");
  10364. return QDF_STATUS_E_FAILURE;
  10365. }
  10366. /* In case request is from host sysfs for displaying stats on console */
  10367. if (req->cookie_val == DBG_SYSFS_STATS_COOKIE)
  10368. cookie_val = DBG_SYSFS_STATS_COOKIE;
  10369. /*
  10370. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  10371. * from param0 to param3 according to below rule:
  10372. *
  10373. * PARAM:
  10374. * - config_param0 : start_offset (stats type)
  10375. * - config_param1 : stats bmask from start offset
  10376. * - config_param2 : stats bmask from start offset + 32
  10377. * - config_param3 : stats bmask from start offset + 64
  10378. */
  10379. if (req->stats == CDP_TXRX_STATS_0) {
  10380. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  10381. req->param1 = 0xFFFFFFFF;
  10382. req->param2 = 0xFFFFFFFF;
  10383. req->param3 = 0xFFFFFFFF;
  10384. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  10385. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  10386. }
  10387. if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT) {
  10388. dp_h2t_ext_stats_msg_send(pdev,
  10389. HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT,
  10390. req->param0, req->param1, req->param2,
  10391. req->param3, 0, cookie_val,
  10392. mac_id);
  10393. } else {
  10394. dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  10395. req->param1, req->param2, req->param3,
  10396. 0, cookie_val, mac_id);
  10397. }
  10398. dp_sysfs_event_trigger(soc, cookie_val);
  10399. return QDF_STATUS_SUCCESS;
  10400. }
  10401. /**
  10402. * dp_txrx_stats_request - function to map to firmware and host stats
  10403. * @soc_handle: soc handle
  10404. * @vdev_id: virtual device ID
  10405. * @req: stats request
  10406. *
  10407. * Return: QDF_STATUS
  10408. */
  10409. static
  10410. QDF_STATUS dp_txrx_stats_request(struct cdp_soc_t *soc_handle,
  10411. uint8_t vdev_id,
  10412. struct cdp_txrx_stats_req *req)
  10413. {
  10414. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_handle);
  10415. int host_stats;
  10416. int fw_stats;
  10417. enum cdp_stats stats;
  10418. int num_stats;
  10419. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10420. DP_MOD_ID_CDP);
  10421. QDF_STATUS status = QDF_STATUS_E_INVAL;
  10422. if (!vdev || !req) {
  10423. dp_cdp_err("%pK: Invalid vdev/req instance", soc);
  10424. status = QDF_STATUS_E_INVAL;
  10425. goto fail0;
  10426. }
  10427. if (req->mac_id >= WLAN_CFG_MAC_PER_TARGET) {
  10428. dp_err("Invalid mac id request");
  10429. status = QDF_STATUS_E_INVAL;
  10430. goto fail0;
  10431. }
  10432. stats = req->stats;
  10433. if (stats >= CDP_TXRX_MAX_STATS) {
  10434. status = QDF_STATUS_E_INVAL;
  10435. goto fail0;
  10436. }
  10437. /*
  10438. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  10439. * has to be updated if new FW HTT stats added
  10440. */
  10441. if (stats > CDP_TXRX_STATS_HTT_MAX)
  10442. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  10443. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  10444. if (stats >= num_stats) {
  10445. dp_cdp_err("%pK : Invalid stats option: %d", soc, stats);
  10446. status = QDF_STATUS_E_INVAL;
  10447. goto fail0;
  10448. }
  10449. req->stats = stats;
  10450. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  10451. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  10452. dp_info("stats: %u fw_stats_type: %d host_stats: %d",
  10453. stats, fw_stats, host_stats);
  10454. if (fw_stats != TXRX_FW_STATS_INVALID) {
  10455. /* update request with FW stats type */
  10456. req->stats = fw_stats;
  10457. status = dp_fw_stats_process(vdev, req);
  10458. } else if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  10459. (host_stats <= TXRX_HOST_STATS_MAX))
  10460. status = dp_print_host_stats(vdev, req, soc);
  10461. else
  10462. dp_cdp_info("%pK: Wrong Input for TxRx Stats", soc);
  10463. fail0:
  10464. if (vdev)
  10465. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10466. return status;
  10467. }
  10468. /**
  10469. * dp_txrx_dump_stats() - Dump statistics
  10470. * @psoc: CDP soc handle
  10471. * @value: Statistics option
  10472. * @level: verbosity level
  10473. */
  10474. static QDF_STATUS dp_txrx_dump_stats(struct cdp_soc_t *psoc, uint16_t value,
  10475. enum qdf_stats_verbosity_level level)
  10476. {
  10477. struct dp_soc *soc =
  10478. (struct dp_soc *)psoc;
  10479. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10480. if (!soc) {
  10481. dp_cdp_err("%pK: soc is NULL", soc);
  10482. return QDF_STATUS_E_INVAL;
  10483. }
  10484. switch (value) {
  10485. case CDP_TXRX_PATH_STATS:
  10486. dp_txrx_path_stats(soc);
  10487. dp_print_soc_interrupt_stats(soc);
  10488. hal_dump_reg_write_stats(soc->hal_soc);
  10489. dp_pdev_print_tx_delay_stats(soc);
  10490. /* Dump usage watermark stats for core TX/RX SRNGs */
  10491. dp_dump_srng_high_wm_stats(soc, (1 << REO_DST));
  10492. dp_print_fisa_stats(soc);
  10493. break;
  10494. case CDP_RX_RING_STATS:
  10495. dp_print_per_ring_stats(soc);
  10496. break;
  10497. case CDP_TXRX_TSO_STATS:
  10498. dp_print_tso_stats(soc, level);
  10499. break;
  10500. case CDP_DUMP_TX_FLOW_POOL_INFO:
  10501. if (level == QDF_STATS_VERBOSITY_LEVEL_HIGH)
  10502. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  10503. else
  10504. dp_tx_dump_flow_pool_info_compact(soc);
  10505. break;
  10506. case CDP_DP_NAPI_STATS:
  10507. dp_print_napi_stats(soc);
  10508. break;
  10509. case CDP_TXRX_DESC_STATS:
  10510. /* TODO: NOT IMPLEMENTED */
  10511. break;
  10512. case CDP_DP_RX_FISA_STATS:
  10513. dp_rx_dump_fisa_stats(soc);
  10514. break;
  10515. case CDP_DP_SWLM_STATS:
  10516. dp_print_swlm_stats(soc);
  10517. break;
  10518. case CDP_DP_TX_HW_LATENCY_STATS:
  10519. dp_pdev_print_tx_delay_stats(soc);
  10520. break;
  10521. default:
  10522. status = QDF_STATUS_E_INVAL;
  10523. break;
  10524. }
  10525. return status;
  10526. }
  10527. #ifdef WLAN_SYSFS_DP_STATS
  10528. static
  10529. void dp_sysfs_get_stat_type(struct dp_soc *soc, uint32_t *mac_id,
  10530. uint32_t *stat_type)
  10531. {
  10532. qdf_spinlock_acquire(&soc->sysfs_config->rw_stats_lock);
  10533. *stat_type = soc->sysfs_config->stat_type_requested;
  10534. *mac_id = soc->sysfs_config->mac_id;
  10535. qdf_spinlock_release(&soc->sysfs_config->rw_stats_lock);
  10536. }
  10537. static
  10538. void dp_sysfs_update_config_buf_params(struct dp_soc *soc,
  10539. uint32_t curr_len,
  10540. uint32_t max_buf_len,
  10541. char *buf)
  10542. {
  10543. qdf_spinlock_acquire(&soc->sysfs_config->sysfs_write_user_buffer);
  10544. /* set sysfs_config parameters */
  10545. soc->sysfs_config->buf = buf;
  10546. soc->sysfs_config->curr_buffer_length = curr_len;
  10547. soc->sysfs_config->max_buffer_length = max_buf_len;
  10548. qdf_spinlock_release(&soc->sysfs_config->sysfs_write_user_buffer);
  10549. }
  10550. static
  10551. QDF_STATUS dp_sysfs_fill_stats(ol_txrx_soc_handle soc_hdl,
  10552. char *buf, uint32_t buf_size)
  10553. {
  10554. uint32_t mac_id = 0;
  10555. uint32_t stat_type = 0;
  10556. uint32_t fw_stats = 0;
  10557. uint32_t host_stats = 0;
  10558. enum cdp_stats stats;
  10559. struct cdp_txrx_stats_req req;
  10560. uint32_t num_stats;
  10561. struct dp_soc *soc = NULL;
  10562. if (!soc_hdl) {
  10563. dp_cdp_err("%pK: soc_hdl is NULL", soc_hdl);
  10564. return QDF_STATUS_E_INVAL;
  10565. }
  10566. soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10567. if (!soc) {
  10568. dp_cdp_err("%pK: soc is NULL", soc);
  10569. return QDF_STATUS_E_INVAL;
  10570. }
  10571. dp_sysfs_get_stat_type(soc, &mac_id, &stat_type);
  10572. stats = stat_type;
  10573. if (stats >= CDP_TXRX_MAX_STATS) {
  10574. dp_cdp_info("sysfs stat type requested is invalid");
  10575. return QDF_STATUS_E_INVAL;
  10576. }
  10577. /*
  10578. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  10579. * has to be updated if new FW HTT stats added
  10580. */
  10581. if (stats > CDP_TXRX_MAX_STATS)
  10582. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  10583. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  10584. if (stats >= num_stats) {
  10585. dp_cdp_err("%pK : Invalid stats option: %d, max num stats: %d",
  10586. soc, stats, num_stats);
  10587. return QDF_STATUS_E_INVAL;
  10588. }
  10589. /* build request */
  10590. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  10591. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  10592. req.stats = stat_type;
  10593. req.mac_id = mac_id;
  10594. /* request stats to be printed */
  10595. qdf_mutex_acquire(&soc->sysfs_config->sysfs_read_lock);
  10596. if (fw_stats != TXRX_FW_STATS_INVALID) {
  10597. /* update request with FW stats type */
  10598. req.cookie_val = DBG_SYSFS_STATS_COOKIE;
  10599. } else if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  10600. (host_stats <= TXRX_HOST_STATS_MAX)) {
  10601. req.cookie_val = DBG_STATS_COOKIE_DEFAULT;
  10602. soc->sysfs_config->process_id = qdf_get_current_pid();
  10603. soc->sysfs_config->printing_mode = PRINTING_MODE_ENABLED;
  10604. }
  10605. dp_sysfs_update_config_buf_params(soc, 0, buf_size, buf);
  10606. dp_txrx_stats_request(soc_hdl, mac_id, &req);
  10607. soc->sysfs_config->process_id = 0;
  10608. soc->sysfs_config->printing_mode = PRINTING_MODE_DISABLED;
  10609. dp_sysfs_update_config_buf_params(soc, 0, 0, NULL);
  10610. qdf_mutex_release(&soc->sysfs_config->sysfs_read_lock);
  10611. return QDF_STATUS_SUCCESS;
  10612. }
  10613. static
  10614. QDF_STATUS dp_sysfs_set_stat_type(ol_txrx_soc_handle soc_hdl,
  10615. uint32_t stat_type, uint32_t mac_id)
  10616. {
  10617. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10618. if (!soc_hdl) {
  10619. dp_cdp_err("%pK: soc is NULL", soc);
  10620. return QDF_STATUS_E_INVAL;
  10621. }
  10622. qdf_spinlock_acquire(&soc->sysfs_config->rw_stats_lock);
  10623. soc->sysfs_config->stat_type_requested = stat_type;
  10624. soc->sysfs_config->mac_id = mac_id;
  10625. qdf_spinlock_release(&soc->sysfs_config->rw_stats_lock);
  10626. return QDF_STATUS_SUCCESS;
  10627. }
  10628. static
  10629. QDF_STATUS dp_sysfs_initialize_stats(struct dp_soc *soc_hdl)
  10630. {
  10631. struct dp_soc *soc;
  10632. QDF_STATUS status;
  10633. if (!soc_hdl) {
  10634. dp_cdp_err("%pK: soc_hdl is NULL", soc_hdl);
  10635. return QDF_STATUS_E_INVAL;
  10636. }
  10637. soc = soc_hdl;
  10638. soc->sysfs_config = qdf_mem_malloc(sizeof(struct sysfs_stats_config));
  10639. if (!soc->sysfs_config) {
  10640. dp_cdp_err("failed to allocate memory for sysfs_config no memory");
  10641. return QDF_STATUS_E_NOMEM;
  10642. }
  10643. status = qdf_event_create(&soc->sysfs_config->sysfs_txrx_fw_request_done);
  10644. /* create event for fw stats request from sysfs */
  10645. if (status != QDF_STATUS_SUCCESS) {
  10646. dp_cdp_err("failed to create event sysfs_txrx_fw_request_done");
  10647. qdf_mem_free(soc->sysfs_config);
  10648. soc->sysfs_config = NULL;
  10649. return QDF_STATUS_E_FAILURE;
  10650. }
  10651. qdf_spinlock_create(&soc->sysfs_config->rw_stats_lock);
  10652. qdf_mutex_create(&soc->sysfs_config->sysfs_read_lock);
  10653. qdf_spinlock_create(&soc->sysfs_config->sysfs_write_user_buffer);
  10654. return QDF_STATUS_SUCCESS;
  10655. }
  10656. static
  10657. QDF_STATUS dp_sysfs_deinitialize_stats(struct dp_soc *soc_hdl)
  10658. {
  10659. struct dp_soc *soc;
  10660. QDF_STATUS status;
  10661. if (!soc_hdl) {
  10662. dp_cdp_err("%pK: soc_hdl is NULL", soc_hdl);
  10663. return QDF_STATUS_E_INVAL;
  10664. }
  10665. soc = soc_hdl;
  10666. if (!soc->sysfs_config) {
  10667. dp_cdp_err("soc->sysfs_config is NULL");
  10668. return QDF_STATUS_E_FAILURE;
  10669. }
  10670. status = qdf_event_destroy(&soc->sysfs_config->sysfs_txrx_fw_request_done);
  10671. if (status != QDF_STATUS_SUCCESS)
  10672. dp_cdp_err("Failed to destroy event sysfs_txrx_fw_request_done");
  10673. qdf_mutex_destroy(&soc->sysfs_config->sysfs_read_lock);
  10674. qdf_spinlock_destroy(&soc->sysfs_config->rw_stats_lock);
  10675. qdf_spinlock_destroy(&soc->sysfs_config->sysfs_write_user_buffer);
  10676. qdf_mem_free(soc->sysfs_config);
  10677. return QDF_STATUS_SUCCESS;
  10678. }
  10679. #else /* WLAN_SYSFS_DP_STATS */
  10680. static
  10681. QDF_STATUS dp_sysfs_deinitialize_stats(struct dp_soc *soc_hdl)
  10682. {
  10683. return QDF_STATUS_SUCCESS;
  10684. }
  10685. static
  10686. QDF_STATUS dp_sysfs_initialize_stats(struct dp_soc *soc_hdl)
  10687. {
  10688. return QDF_STATUS_SUCCESS;
  10689. }
  10690. #endif /* WLAN_SYSFS_DP_STATS */
  10691. /**
  10692. * dp_txrx_clear_dump_stats() - clear dumpStats
  10693. * @soc_hdl: soc handle
  10694. * @pdev_id: pdev ID
  10695. * @value: stats option
  10696. *
  10697. * Return: 0 - Success, non-zero - failure
  10698. */
  10699. static
  10700. QDF_STATUS dp_txrx_clear_dump_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  10701. uint8_t value)
  10702. {
  10703. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10704. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10705. if (!soc) {
  10706. dp_err("soc is NULL");
  10707. return QDF_STATUS_E_INVAL;
  10708. }
  10709. switch (value) {
  10710. case CDP_TXRX_TSO_STATS:
  10711. dp_txrx_clear_tso_stats(soc);
  10712. break;
  10713. case CDP_DP_TX_HW_LATENCY_STATS:
  10714. dp_pdev_clear_tx_delay_stats(soc);
  10715. break;
  10716. default:
  10717. status = QDF_STATUS_E_INVAL;
  10718. break;
  10719. }
  10720. return status;
  10721. }
  10722. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  10723. /**
  10724. * dp_update_flow_control_parameters() - API to store datapath
  10725. * config parameters
  10726. * @soc: soc handle
  10727. * @params: ini parameter handle
  10728. *
  10729. * Return: void
  10730. */
  10731. static inline
  10732. void dp_update_flow_control_parameters(struct dp_soc *soc,
  10733. struct cdp_config_params *params)
  10734. {
  10735. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  10736. params->tx_flow_stop_queue_threshold;
  10737. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  10738. params->tx_flow_start_queue_offset;
  10739. }
  10740. #else
  10741. static inline
  10742. void dp_update_flow_control_parameters(struct dp_soc *soc,
  10743. struct cdp_config_params *params)
  10744. {
  10745. }
  10746. #endif
  10747. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  10748. /* Max packet limit for TX Comp packet loop (dp_tx_comp_handler) */
  10749. #define DP_TX_COMP_LOOP_PKT_LIMIT_MAX 1024
  10750. /* Max packet limit for RX REAP Loop (dp_rx_process) */
  10751. #define DP_RX_REAP_LOOP_PKT_LIMIT_MAX 1024
  10752. static
  10753. void dp_update_rx_soft_irq_limit_params(struct dp_soc *soc,
  10754. struct cdp_config_params *params)
  10755. {
  10756. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit =
  10757. params->tx_comp_loop_pkt_limit;
  10758. if (params->tx_comp_loop_pkt_limit < DP_TX_COMP_LOOP_PKT_LIMIT_MAX)
  10759. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check = true;
  10760. else
  10761. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check = false;
  10762. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit =
  10763. params->rx_reap_loop_pkt_limit;
  10764. if (params->rx_reap_loop_pkt_limit < DP_RX_REAP_LOOP_PKT_LIMIT_MAX)
  10765. soc->wlan_cfg_ctx->rx_enable_eol_data_check = true;
  10766. else
  10767. soc->wlan_cfg_ctx->rx_enable_eol_data_check = false;
  10768. soc->wlan_cfg_ctx->rx_hp_oos_update_limit =
  10769. params->rx_hp_oos_update_limit;
  10770. dp_info("tx_comp_loop_pkt_limit %u tx_comp_enable_eol_data_check %u rx_reap_loop_pkt_limit %u rx_enable_eol_data_check %u rx_hp_oos_update_limit %u",
  10771. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit,
  10772. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check,
  10773. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit,
  10774. soc->wlan_cfg_ctx->rx_enable_eol_data_check,
  10775. soc->wlan_cfg_ctx->rx_hp_oos_update_limit);
  10776. }
  10777. static void dp_update_soft_irq_limits(struct dp_soc *soc, uint32_t tx_limit,
  10778. uint32_t rx_limit)
  10779. {
  10780. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit = tx_limit;
  10781. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit = rx_limit;
  10782. }
  10783. #else
  10784. static inline
  10785. void dp_update_rx_soft_irq_limit_params(struct dp_soc *soc,
  10786. struct cdp_config_params *params)
  10787. { }
  10788. static inline
  10789. void dp_update_soft_irq_limits(struct dp_soc *soc, uint32_t tx_limit,
  10790. uint32_t rx_limit)
  10791. {
  10792. }
  10793. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  10794. /**
  10795. * dp_update_config_parameters() - API to store datapath
  10796. * config parameters
  10797. * @psoc: soc handle
  10798. * @params: ini parameter handle
  10799. *
  10800. * Return: status
  10801. */
  10802. static
  10803. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  10804. struct cdp_config_params *params)
  10805. {
  10806. struct dp_soc *soc = (struct dp_soc *)psoc;
  10807. if (!(soc)) {
  10808. dp_cdp_err("%pK: Invalid handle", soc);
  10809. return QDF_STATUS_E_INVAL;
  10810. }
  10811. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  10812. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  10813. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  10814. soc->wlan_cfg_ctx->p2p_tcp_udp_checksumoffload =
  10815. params->p2p_tcp_udp_checksumoffload;
  10816. soc->wlan_cfg_ctx->nan_tcp_udp_checksumoffload =
  10817. params->nan_tcp_udp_checksumoffload;
  10818. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  10819. params->tcp_udp_checksumoffload;
  10820. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  10821. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  10822. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  10823. dp_update_rx_soft_irq_limit_params(soc, params);
  10824. dp_update_flow_control_parameters(soc, params);
  10825. return QDF_STATUS_SUCCESS;
  10826. }
  10827. static struct cdp_wds_ops dp_ops_wds = {
  10828. .vdev_set_wds = dp_vdev_set_wds,
  10829. #ifdef WDS_VENDOR_EXTENSION
  10830. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  10831. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  10832. #endif
  10833. };
  10834. /**
  10835. * dp_txrx_data_tx_cb_set() - set the callback for non standard tx
  10836. * @soc_hdl: datapath soc handle
  10837. * @vdev_id: virtual interface id
  10838. * @callback: callback function
  10839. * @ctxt: callback context
  10840. *
  10841. */
  10842. static void
  10843. dp_txrx_data_tx_cb_set(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10844. ol_txrx_data_tx_cb callback, void *ctxt)
  10845. {
  10846. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10847. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10848. DP_MOD_ID_CDP);
  10849. if (!vdev)
  10850. return;
  10851. vdev->tx_non_std_data_callback.func = callback;
  10852. vdev->tx_non_std_data_callback.ctxt = ctxt;
  10853. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10854. }
  10855. /**
  10856. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  10857. * @soc: datapath soc handle
  10858. * @pdev_id: id of datapath pdev handle
  10859. *
  10860. * Return: opaque pointer to dp txrx handle
  10861. */
  10862. static void *dp_pdev_get_dp_txrx_handle(struct cdp_soc_t *soc, uint8_t pdev_id)
  10863. {
  10864. struct dp_pdev *pdev =
  10865. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10866. pdev_id);
  10867. if (qdf_unlikely(!pdev))
  10868. return NULL;
  10869. return pdev->dp_txrx_handle;
  10870. }
  10871. /**
  10872. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  10873. * @soc: datapath soc handle
  10874. * @pdev_id: id of datapath pdev handle
  10875. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  10876. *
  10877. * Return: void
  10878. */
  10879. static void
  10880. dp_pdev_set_dp_txrx_handle(struct cdp_soc_t *soc, uint8_t pdev_id,
  10881. void *dp_txrx_hdl)
  10882. {
  10883. struct dp_pdev *pdev =
  10884. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10885. pdev_id);
  10886. if (!pdev)
  10887. return;
  10888. pdev->dp_txrx_handle = dp_txrx_hdl;
  10889. }
  10890. /**
  10891. * dp_vdev_get_dp_ext_handle() - get dp handle from vdev
  10892. * @soc_hdl: datapath soc handle
  10893. * @vdev_id: vdev id
  10894. *
  10895. * Return: opaque pointer to dp txrx handle
  10896. */
  10897. static void *dp_vdev_get_dp_ext_handle(ol_txrx_soc_handle soc_hdl,
  10898. uint8_t vdev_id)
  10899. {
  10900. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10901. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10902. DP_MOD_ID_CDP);
  10903. void *dp_ext_handle;
  10904. if (!vdev)
  10905. return NULL;
  10906. dp_ext_handle = vdev->vdev_dp_ext_handle;
  10907. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10908. return dp_ext_handle;
  10909. }
  10910. /**
  10911. * dp_vdev_set_dp_ext_handle() - set dp handle in vdev
  10912. * @soc_hdl: datapath soc handle
  10913. * @vdev_id: vdev id
  10914. * @size: size of advance dp handle
  10915. *
  10916. * Return: QDF_STATUS
  10917. */
  10918. static QDF_STATUS
  10919. dp_vdev_set_dp_ext_handle(ol_txrx_soc_handle soc_hdl, uint8_t vdev_id,
  10920. uint16_t size)
  10921. {
  10922. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10923. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10924. DP_MOD_ID_CDP);
  10925. void *dp_ext_handle;
  10926. if (!vdev)
  10927. return QDF_STATUS_E_FAILURE;
  10928. dp_ext_handle = qdf_mem_malloc(size);
  10929. if (!dp_ext_handle) {
  10930. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10931. return QDF_STATUS_E_FAILURE;
  10932. }
  10933. vdev->vdev_dp_ext_handle = dp_ext_handle;
  10934. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10935. return QDF_STATUS_SUCCESS;
  10936. }
  10937. /**
  10938. * dp_vdev_inform_ll_conn() - Inform vdev to add/delete a latency critical
  10939. * connection for this vdev
  10940. * @soc_hdl: CDP soc handle
  10941. * @vdev_id: vdev ID
  10942. * @action: Add/Delete action
  10943. *
  10944. * Return: QDF_STATUS.
  10945. */
  10946. static QDF_STATUS
  10947. dp_vdev_inform_ll_conn(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10948. enum vdev_ll_conn_actions action)
  10949. {
  10950. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10951. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10952. DP_MOD_ID_CDP);
  10953. if (!vdev) {
  10954. dp_err("LL connection action for invalid vdev %d", vdev_id);
  10955. return QDF_STATUS_E_FAILURE;
  10956. }
  10957. switch (action) {
  10958. case CDP_VDEV_LL_CONN_ADD:
  10959. vdev->num_latency_critical_conn++;
  10960. break;
  10961. case CDP_VDEV_LL_CONN_DEL:
  10962. vdev->num_latency_critical_conn--;
  10963. break;
  10964. default:
  10965. dp_err("LL connection action invalid %d", action);
  10966. break;
  10967. }
  10968. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10969. return QDF_STATUS_SUCCESS;
  10970. }
  10971. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  10972. /**
  10973. * dp_soc_set_swlm_enable() - Enable/Disable SWLM if initialized.
  10974. * @soc_hdl: CDP Soc handle
  10975. * @value: Enable/Disable value
  10976. *
  10977. * Return: QDF_STATUS
  10978. */
  10979. static QDF_STATUS dp_soc_set_swlm_enable(struct cdp_soc_t *soc_hdl,
  10980. uint8_t value)
  10981. {
  10982. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10983. if (!soc->swlm.is_init) {
  10984. dp_err("SWLM is not initialized");
  10985. return QDF_STATUS_E_FAILURE;
  10986. }
  10987. soc->swlm.is_enabled = !!value;
  10988. return QDF_STATUS_SUCCESS;
  10989. }
  10990. /**
  10991. * dp_soc_is_swlm_enabled() - Check if SWLM is enabled.
  10992. * @soc_hdl: CDP Soc handle
  10993. *
  10994. * Return: QDF_STATUS
  10995. */
  10996. static uint8_t dp_soc_is_swlm_enabled(struct cdp_soc_t *soc_hdl)
  10997. {
  10998. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10999. return soc->swlm.is_enabled;
  11000. }
  11001. #endif
  11002. /**
  11003. * dp_display_srng_info() - Dump the srng HP TP info
  11004. * @soc_hdl: CDP Soc handle
  11005. *
  11006. * This function dumps the SW hp/tp values for the important rings.
  11007. * HW hp/tp values are not being dumped, since it can lead to
  11008. * READ NOC error when UMAC is in low power state. MCC does not have
  11009. * device force wake working yet.
  11010. *
  11011. * Return: none
  11012. */
  11013. static void dp_display_srng_info(struct cdp_soc_t *soc_hdl)
  11014. {
  11015. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11016. hal_soc_handle_t hal_soc = soc->hal_soc;
  11017. uint32_t hp, tp, i;
  11018. dp_info("SRNG HP-TP data:");
  11019. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  11020. hal_get_sw_hptp(hal_soc, soc->tcl_data_ring[i].hal_srng,
  11021. &tp, &hp);
  11022. dp_info("TCL DATA ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  11023. if (wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, i) ==
  11024. INVALID_WBM_RING_NUM)
  11025. continue;
  11026. hal_get_sw_hptp(hal_soc, soc->tx_comp_ring[i].hal_srng,
  11027. &tp, &hp);
  11028. dp_info("TX comp ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  11029. }
  11030. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  11031. hal_get_sw_hptp(hal_soc, soc->reo_dest_ring[i].hal_srng,
  11032. &tp, &hp);
  11033. dp_info("REO DST ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  11034. }
  11035. hal_get_sw_hptp(hal_soc, soc->reo_exception_ring.hal_srng, &tp, &hp);
  11036. dp_info("REO exception ring: hp=0x%x, tp=0x%x", hp, tp);
  11037. hal_get_sw_hptp(hal_soc, soc->rx_rel_ring.hal_srng, &tp, &hp);
  11038. dp_info("WBM RX release ring: hp=0x%x, tp=0x%x", hp, tp);
  11039. hal_get_sw_hptp(hal_soc, soc->wbm_desc_rel_ring.hal_srng, &tp, &hp);
  11040. dp_info("WBM desc release ring: hp=0x%x, tp=0x%x", hp, tp);
  11041. }
  11042. /**
  11043. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  11044. * @soc_handle: datapath soc handle
  11045. *
  11046. * Return: opaque pointer to external dp (non-core DP)
  11047. */
  11048. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  11049. {
  11050. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11051. return soc->external_txrx_handle;
  11052. }
  11053. /**
  11054. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  11055. * @soc_handle: datapath soc handle
  11056. * @txrx_handle: opaque pointer to external dp (non-core DP)
  11057. *
  11058. * Return: void
  11059. */
  11060. static void
  11061. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  11062. {
  11063. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11064. soc->external_txrx_handle = txrx_handle;
  11065. }
  11066. /**
  11067. * dp_soc_map_pdev_to_lmac() - Save pdev_id to lmac_id mapping
  11068. * @soc_hdl: datapath soc handle
  11069. * @pdev_id: id of the datapath pdev handle
  11070. * @lmac_id: lmac id
  11071. *
  11072. * Return: QDF_STATUS
  11073. */
  11074. static QDF_STATUS
  11075. dp_soc_map_pdev_to_lmac
  11076. (struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  11077. uint32_t lmac_id)
  11078. {
  11079. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11080. wlan_cfg_set_hw_mac_idx(soc->wlan_cfg_ctx,
  11081. pdev_id,
  11082. lmac_id);
  11083. /*Set host PDEV ID for lmac_id*/
  11084. wlan_cfg_set_pdev_idx(soc->wlan_cfg_ctx,
  11085. pdev_id,
  11086. lmac_id);
  11087. return QDF_STATUS_SUCCESS;
  11088. }
  11089. /**
  11090. * dp_soc_handle_pdev_mode_change() - Update pdev to lmac mapping
  11091. * @soc_hdl: datapath soc handle
  11092. * @pdev_id: id of the datapath pdev handle
  11093. * @lmac_id: lmac id
  11094. *
  11095. * In the event of a dynamic mode change, update the pdev to lmac mapping
  11096. *
  11097. * Return: QDF_STATUS
  11098. */
  11099. static QDF_STATUS
  11100. dp_soc_handle_pdev_mode_change
  11101. (struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  11102. uint32_t lmac_id)
  11103. {
  11104. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11105. struct dp_vdev *vdev = NULL;
  11106. uint8_t hw_pdev_id, mac_id;
  11107. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc,
  11108. pdev_id);
  11109. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  11110. if (qdf_unlikely(!pdev))
  11111. return QDF_STATUS_E_FAILURE;
  11112. pdev->lmac_id = lmac_id;
  11113. pdev->target_pdev_id =
  11114. dp_calculate_target_pdev_id_from_host_pdev_id(soc, pdev_id);
  11115. dp_info(" mode change %d %d\n", pdev->pdev_id, pdev->lmac_id);
  11116. /*Set host PDEV ID for lmac_id*/
  11117. wlan_cfg_set_pdev_idx(soc->wlan_cfg_ctx,
  11118. pdev->pdev_id,
  11119. lmac_id);
  11120. hw_pdev_id =
  11121. dp_get_target_pdev_id_for_host_pdev_id(soc,
  11122. pdev->pdev_id);
  11123. /*
  11124. * When NSS offload is enabled, send pdev_id->lmac_id
  11125. * and pdev_id to hw_pdev_id to NSS FW
  11126. */
  11127. if (nss_config) {
  11128. mac_id = pdev->lmac_id;
  11129. if (soc->cdp_soc.ol_ops->pdev_update_lmac_n_target_pdev_id)
  11130. soc->cdp_soc.ol_ops->
  11131. pdev_update_lmac_n_target_pdev_id(
  11132. soc->ctrl_psoc,
  11133. &pdev_id, &mac_id, &hw_pdev_id);
  11134. }
  11135. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  11136. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11137. DP_TX_TCL_METADATA_PDEV_ID_SET(vdev->htt_tcl_metadata,
  11138. hw_pdev_id);
  11139. vdev->lmac_id = pdev->lmac_id;
  11140. }
  11141. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  11142. return QDF_STATUS_SUCCESS;
  11143. }
  11144. /**
  11145. * dp_soc_set_pdev_status_down() - set pdev down/up status
  11146. * @soc: datapath soc handle
  11147. * @pdev_id: id of datapath pdev handle
  11148. * @is_pdev_down: pdev down/up status
  11149. *
  11150. * Return: QDF_STATUS
  11151. */
  11152. static QDF_STATUS
  11153. dp_soc_set_pdev_status_down(struct cdp_soc_t *soc, uint8_t pdev_id,
  11154. bool is_pdev_down)
  11155. {
  11156. struct dp_pdev *pdev =
  11157. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11158. pdev_id);
  11159. if (!pdev)
  11160. return QDF_STATUS_E_FAILURE;
  11161. pdev->is_pdev_down = is_pdev_down;
  11162. return QDF_STATUS_SUCCESS;
  11163. }
  11164. /**
  11165. * dp_get_cfg_capabilities() - get dp capabilities
  11166. * @soc_handle: datapath soc handle
  11167. * @dp_caps: enum for dp capabilities
  11168. *
  11169. * Return: bool to determine if dp caps is enabled
  11170. */
  11171. static bool
  11172. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  11173. enum cdp_capabilities dp_caps)
  11174. {
  11175. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11176. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  11177. }
  11178. #ifdef FEATURE_AST
  11179. static QDF_STATUS
  11180. dp_peer_teardown_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  11181. uint8_t *peer_mac)
  11182. {
  11183. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11184. QDF_STATUS status = QDF_STATUS_SUCCESS;
  11185. struct dp_peer *peer =
  11186. dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  11187. DP_MOD_ID_CDP);
  11188. /* Peer can be null for monitor vap mac address */
  11189. if (!peer) {
  11190. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  11191. "%s: Invalid peer\n", __func__);
  11192. return QDF_STATUS_E_FAILURE;
  11193. }
  11194. dp_peer_update_state(soc, peer, DP_PEER_STATE_LOGICAL_DELETE);
  11195. qdf_spin_lock_bh(&soc->ast_lock);
  11196. dp_peer_send_wds_disconnect(soc, peer);
  11197. dp_peer_delete_ast_entries(soc, peer);
  11198. qdf_spin_unlock_bh(&soc->ast_lock);
  11199. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11200. return status;
  11201. }
  11202. #endif
  11203. #ifndef WLAN_SUPPORT_RX_TAG_STATISTICS
  11204. /**
  11205. * dp_dump_pdev_rx_protocol_tag_stats - dump the number of packets tagged for
  11206. * given protocol type (RX_PROTOCOL_TAG_ALL indicates for all protocol)
  11207. * @soc: cdp_soc handle
  11208. * @pdev_id: id of cdp_pdev handle
  11209. * @protocol_type: protocol type for which stats should be displayed
  11210. *
  11211. * Return: none
  11212. */
  11213. static inline void
  11214. dp_dump_pdev_rx_protocol_tag_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  11215. uint16_t protocol_type)
  11216. {
  11217. }
  11218. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  11219. #ifndef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  11220. /**
  11221. * dp_update_pdev_rx_protocol_tag() - Add/remove a protocol tag that should be
  11222. * applied to the desired protocol type packets
  11223. * @soc: soc handle
  11224. * @pdev_id: id of cdp_pdev handle
  11225. * @enable_rx_protocol_tag: bitmask that indicates what protocol types
  11226. * are enabled for tagging. zero indicates disable feature, non-zero indicates
  11227. * enable feature
  11228. * @protocol_type: new protocol type for which the tag is being added
  11229. * @tag: user configured tag for the new protocol
  11230. *
  11231. * Return: Success
  11232. */
  11233. static inline QDF_STATUS
  11234. dp_update_pdev_rx_protocol_tag(struct cdp_soc_t *soc, uint8_t pdev_id,
  11235. uint32_t enable_rx_protocol_tag,
  11236. uint16_t protocol_type,
  11237. uint16_t tag)
  11238. {
  11239. return QDF_STATUS_SUCCESS;
  11240. }
  11241. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  11242. #ifndef WLAN_SUPPORT_RX_FLOW_TAG
  11243. /**
  11244. * dp_set_rx_flow_tag() - add/delete a flow
  11245. * @cdp_soc: CDP soc handle
  11246. * @pdev_id: id of cdp_pdev handle
  11247. * @flow_info: flow tuple that is to be added to/deleted from flow search table
  11248. *
  11249. * Return: Success
  11250. */
  11251. static inline QDF_STATUS
  11252. dp_set_rx_flow_tag(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  11253. struct cdp_rx_flow_info *flow_info)
  11254. {
  11255. return QDF_STATUS_SUCCESS;
  11256. }
  11257. /**
  11258. * dp_dump_rx_flow_tag_stats() - dump the number of packets tagged for
  11259. * given flow 5-tuple
  11260. * @cdp_soc: soc handle
  11261. * @pdev_id: id of cdp_pdev handle
  11262. * @flow_info: flow 5-tuple for which stats should be displayed
  11263. *
  11264. * Return: Success
  11265. */
  11266. static inline QDF_STATUS
  11267. dp_dump_rx_flow_tag_stats(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  11268. struct cdp_rx_flow_info *flow_info)
  11269. {
  11270. return QDF_STATUS_SUCCESS;
  11271. }
  11272. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  11273. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  11274. uint32_t max_peers,
  11275. uint32_t max_ast_index,
  11276. uint8_t peer_map_unmap_versions)
  11277. {
  11278. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11279. QDF_STATUS status;
  11280. soc->max_peers = max_peers;
  11281. wlan_cfg_set_max_ast_idx(soc->wlan_cfg_ctx, max_ast_index);
  11282. status = soc->arch_ops.txrx_peer_map_attach(soc);
  11283. if (!QDF_IS_STATUS_SUCCESS(status)) {
  11284. dp_err("failure in allocating peer tables");
  11285. return QDF_STATUS_E_FAILURE;
  11286. }
  11287. dp_info("max_peers %u, calculated max_peers %u max_ast_index: %u\n",
  11288. max_peers, soc->max_peer_id, max_ast_index);
  11289. status = dp_peer_find_attach(soc);
  11290. if (!QDF_IS_STATUS_SUCCESS(status)) {
  11291. dp_err("Peer find attach failure");
  11292. goto fail;
  11293. }
  11294. soc->peer_map_unmap_versions = peer_map_unmap_versions;
  11295. soc->peer_map_attach_success = TRUE;
  11296. return QDF_STATUS_SUCCESS;
  11297. fail:
  11298. soc->arch_ops.txrx_peer_map_detach(soc);
  11299. return status;
  11300. }
  11301. static QDF_STATUS dp_soc_set_param(struct cdp_soc_t *soc_hdl,
  11302. enum cdp_soc_param_t param,
  11303. uint32_t value)
  11304. {
  11305. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11306. switch (param) {
  11307. case DP_SOC_PARAM_MSDU_EXCEPTION_DESC:
  11308. soc->num_msdu_exception_desc = value;
  11309. dp_info("num_msdu exception_desc %u",
  11310. value);
  11311. break;
  11312. case DP_SOC_PARAM_CMEM_FSE_SUPPORT:
  11313. if (wlan_cfg_is_fst_in_cmem_enabled(soc->wlan_cfg_ctx))
  11314. soc->fst_in_cmem = !!value;
  11315. dp_info("FW supports CMEM FSE %u", value);
  11316. break;
  11317. case DP_SOC_PARAM_MAX_AST_AGEOUT:
  11318. soc->max_ast_ageout_count = value;
  11319. dp_info("Max ast ageout count %u", soc->max_ast_ageout_count);
  11320. break;
  11321. case DP_SOC_PARAM_EAPOL_OVER_CONTROL_PORT:
  11322. soc->eapol_over_control_port = value;
  11323. dp_info("Eapol over control_port:%d",
  11324. soc->eapol_over_control_port);
  11325. break;
  11326. case DP_SOC_PARAM_MULTI_PEER_GRP_CMD_SUPPORT:
  11327. soc->multi_peer_grp_cmd_supported = value;
  11328. dp_info("Multi Peer group command support:%d",
  11329. soc->multi_peer_grp_cmd_supported);
  11330. break;
  11331. case DP_SOC_PARAM_RSSI_DBM_CONV_SUPPORT:
  11332. soc->features.rssi_dbm_conv_support = value;
  11333. dp_info("Rssi dbm conversion support:%u",
  11334. soc->features.rssi_dbm_conv_support);
  11335. break;
  11336. case DP_SOC_PARAM_UMAC_HW_RESET_SUPPORT:
  11337. soc->features.umac_hw_reset_support = value;
  11338. dp_info("UMAC HW reset support :%u",
  11339. soc->features.umac_hw_reset_support);
  11340. break;
  11341. default:
  11342. dp_info("not handled param %d ", param);
  11343. break;
  11344. }
  11345. return QDF_STATUS_SUCCESS;
  11346. }
  11347. static void dp_soc_set_rate_stats_ctx(struct cdp_soc_t *soc_handle,
  11348. void *stats_ctx)
  11349. {
  11350. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11351. soc->rate_stats_ctx = (struct cdp_soc_rate_stats_ctx *)stats_ctx;
  11352. }
  11353. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  11354. /**
  11355. * dp_peer_flush_rate_stats_req() - Flush peer rate stats
  11356. * @soc: Datapath SOC handle
  11357. * @peer: Datapath peer
  11358. * @arg: argument to iter function
  11359. *
  11360. * Return: QDF_STATUS
  11361. */
  11362. static void
  11363. dp_peer_flush_rate_stats_req(struct dp_soc *soc, struct dp_peer *peer,
  11364. void *arg)
  11365. {
  11366. if (peer->bss_peer)
  11367. return;
  11368. dp_wdi_event_handler(
  11369. WDI_EVENT_FLUSH_RATE_STATS_REQ,
  11370. soc, dp_monitor_peer_get_peerstats_ctx(soc, peer),
  11371. peer->peer_id,
  11372. WDI_NO_VAL, peer->vdev->pdev->pdev_id);
  11373. }
  11374. /**
  11375. * dp_flush_rate_stats_req() - Flush peer rate stats in pdev
  11376. * @soc_hdl: Datapath SOC handle
  11377. * @pdev_id: pdev_id
  11378. *
  11379. * Return: QDF_STATUS
  11380. */
  11381. static QDF_STATUS dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  11382. uint8_t pdev_id)
  11383. {
  11384. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11385. struct dp_pdev *pdev =
  11386. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11387. pdev_id);
  11388. if (!pdev)
  11389. return QDF_STATUS_E_FAILURE;
  11390. dp_pdev_iterate_peer(pdev, dp_peer_flush_rate_stats_req, NULL,
  11391. DP_MOD_ID_CDP);
  11392. return QDF_STATUS_SUCCESS;
  11393. }
  11394. #else
  11395. static inline QDF_STATUS
  11396. dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  11397. uint8_t pdev_id)
  11398. {
  11399. return QDF_STATUS_SUCCESS;
  11400. }
  11401. #endif
  11402. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  11403. #ifdef WLAN_FEATURE_11BE_MLO
  11404. /**
  11405. * dp_get_peer_extd_rate_link_stats() - function to get peer
  11406. * extended rate and link stats
  11407. * @soc_hdl: dp soc handler
  11408. * @mac_addr: mac address of peer
  11409. *
  11410. * Return: QDF_STATUS
  11411. */
  11412. static QDF_STATUS
  11413. dp_get_peer_extd_rate_link_stats(struct cdp_soc_t *soc_hdl, uint8_t *mac_addr)
  11414. {
  11415. uint8_t i;
  11416. struct dp_peer *link_peer;
  11417. struct dp_soc *link_peer_soc;
  11418. struct dp_mld_link_peers link_peers_info;
  11419. struct dp_peer *peer = NULL;
  11420. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11421. struct cdp_peer_info peer_info = { 0 };
  11422. if (!mac_addr) {
  11423. dp_err("NULL peer mac addr\n");
  11424. return QDF_STATUS_E_FAILURE;
  11425. }
  11426. DP_PEER_INFO_PARAMS_INIT(&peer_info, DP_VDEV_ALL, mac_addr, false,
  11427. CDP_WILD_PEER_TYPE);
  11428. peer = dp_peer_hash_find_wrapper(soc, &peer_info, DP_MOD_ID_CDP);
  11429. if (!peer) {
  11430. dp_err("Invalid peer\n");
  11431. return QDF_STATUS_E_FAILURE;
  11432. }
  11433. if (IS_MLO_DP_MLD_PEER(peer)) {
  11434. dp_get_link_peers_ref_from_mld_peer(soc, peer,
  11435. &link_peers_info,
  11436. DP_MOD_ID_CDP);
  11437. for (i = 0; i < link_peers_info.num_links; i++) {
  11438. link_peer = link_peers_info.link_peers[i];
  11439. link_peer_soc = link_peer->vdev->pdev->soc;
  11440. dp_wdi_event_handler(WDI_EVENT_FLUSH_RATE_STATS_REQ,
  11441. link_peer_soc,
  11442. dp_monitor_peer_get_peerstats_ctx
  11443. (link_peer_soc, link_peer),
  11444. link_peer->peer_id,
  11445. WDI_NO_VAL,
  11446. link_peer->vdev->pdev->pdev_id);
  11447. }
  11448. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  11449. } else {
  11450. dp_wdi_event_handler(
  11451. WDI_EVENT_FLUSH_RATE_STATS_REQ, soc,
  11452. dp_monitor_peer_get_peerstats_ctx(soc, peer),
  11453. peer->peer_id,
  11454. WDI_NO_VAL, peer->vdev->pdev->pdev_id);
  11455. }
  11456. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11457. return QDF_STATUS_SUCCESS;
  11458. }
  11459. #else
  11460. static QDF_STATUS
  11461. dp_get_peer_extd_rate_link_stats(struct cdp_soc_t *soc_hdl, uint8_t *mac_addr)
  11462. {
  11463. struct dp_peer *peer = NULL;
  11464. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11465. if (!mac_addr) {
  11466. dp_err("NULL peer mac addr\n");
  11467. return QDF_STATUS_E_FAILURE;
  11468. }
  11469. peer = dp_peer_find_hash_find(soc, mac_addr, 0,
  11470. DP_VDEV_ALL, DP_MOD_ID_CDP);
  11471. if (!peer) {
  11472. dp_err("Invalid peer\n");
  11473. return QDF_STATUS_E_FAILURE;
  11474. }
  11475. dp_wdi_event_handler(
  11476. WDI_EVENT_FLUSH_RATE_STATS_REQ, soc,
  11477. dp_monitor_peer_get_peerstats_ctx(soc, peer),
  11478. peer->peer_id,
  11479. WDI_NO_VAL, peer->vdev->pdev->pdev_id);
  11480. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11481. return QDF_STATUS_SUCCESS;
  11482. }
  11483. #endif
  11484. #else
  11485. static inline QDF_STATUS
  11486. dp_get_peer_extd_rate_link_stats(struct cdp_soc_t *soc_hdl, uint8_t *mac_addr)
  11487. {
  11488. return QDF_STATUS_SUCCESS;
  11489. }
  11490. #endif
  11491. static void *dp_peer_get_peerstats_ctx(struct cdp_soc_t *soc_hdl,
  11492. uint8_t vdev_id,
  11493. uint8_t *mac_addr)
  11494. {
  11495. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11496. struct dp_peer *peer;
  11497. void *peerstats_ctx = NULL;
  11498. if (mac_addr) {
  11499. peer = dp_peer_find_hash_find(soc, mac_addr,
  11500. 0, vdev_id,
  11501. DP_MOD_ID_CDP);
  11502. if (!peer)
  11503. return NULL;
  11504. if (!IS_MLO_DP_MLD_PEER(peer))
  11505. peerstats_ctx = dp_monitor_peer_get_peerstats_ctx(soc,
  11506. peer);
  11507. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11508. }
  11509. return peerstats_ctx;
  11510. }
  11511. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  11512. static QDF_STATUS dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  11513. uint8_t pdev_id,
  11514. void *buf)
  11515. {
  11516. dp_wdi_event_handler(WDI_EVENT_PEER_FLUSH_RATE_STATS,
  11517. (struct dp_soc *)soc, buf, HTT_INVALID_PEER,
  11518. WDI_NO_VAL, pdev_id);
  11519. return QDF_STATUS_SUCCESS;
  11520. }
  11521. #else
  11522. static inline QDF_STATUS
  11523. dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  11524. uint8_t pdev_id,
  11525. void *buf)
  11526. {
  11527. return QDF_STATUS_SUCCESS;
  11528. }
  11529. #endif
  11530. static void *dp_soc_get_rate_stats_ctx(struct cdp_soc_t *soc_handle)
  11531. {
  11532. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11533. return soc->rate_stats_ctx;
  11534. }
  11535. /**
  11536. * dp_get_cfg() - get dp cfg
  11537. * @soc: cdp soc handle
  11538. * @cfg: cfg enum
  11539. *
  11540. * Return: cfg value
  11541. */
  11542. static uint32_t dp_get_cfg(struct cdp_soc_t *soc, enum cdp_dp_cfg cfg)
  11543. {
  11544. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  11545. uint32_t value = 0;
  11546. switch (cfg) {
  11547. case cfg_dp_enable_data_stall:
  11548. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  11549. break;
  11550. case cfg_dp_enable_p2p_ip_tcp_udp_checksum_offload:
  11551. value = dpsoc->wlan_cfg_ctx->p2p_tcp_udp_checksumoffload;
  11552. break;
  11553. case cfg_dp_enable_nan_ip_tcp_udp_checksum_offload:
  11554. value = dpsoc->wlan_cfg_ctx->nan_tcp_udp_checksumoffload;
  11555. break;
  11556. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  11557. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  11558. break;
  11559. case cfg_dp_disable_legacy_mode_csum_offload:
  11560. value = dpsoc->wlan_cfg_ctx->
  11561. legacy_mode_checksumoffload_disable;
  11562. break;
  11563. case cfg_dp_tso_enable:
  11564. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  11565. break;
  11566. case cfg_dp_lro_enable:
  11567. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  11568. break;
  11569. case cfg_dp_gro_enable:
  11570. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  11571. break;
  11572. case cfg_dp_tc_based_dyn_gro_enable:
  11573. value = dpsoc->wlan_cfg_ctx->tc_based_dynamic_gro;
  11574. break;
  11575. case cfg_dp_tc_ingress_prio:
  11576. value = dpsoc->wlan_cfg_ctx->tc_ingress_prio;
  11577. break;
  11578. case cfg_dp_sg_enable:
  11579. value = dpsoc->wlan_cfg_ctx->sg_enabled;
  11580. break;
  11581. case cfg_dp_tx_flow_start_queue_offset:
  11582. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  11583. break;
  11584. case cfg_dp_tx_flow_stop_queue_threshold:
  11585. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  11586. break;
  11587. case cfg_dp_disable_intra_bss_fwd:
  11588. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  11589. break;
  11590. case cfg_dp_pktlog_buffer_size:
  11591. value = dpsoc->wlan_cfg_ctx->pktlog_buffer_size;
  11592. break;
  11593. case cfg_dp_wow_check_rx_pending:
  11594. value = dpsoc->wlan_cfg_ctx->wow_check_rx_pending_enable;
  11595. break;
  11596. default:
  11597. value = 0;
  11598. }
  11599. return value;
  11600. }
  11601. #ifdef PEER_FLOW_CONTROL
  11602. /**
  11603. * dp_tx_flow_ctrl_configure_pdev() - Configure flow control params
  11604. * @soc_handle: datapath soc handle
  11605. * @pdev_id: id of datapath pdev handle
  11606. * @param: ol ath params
  11607. * @value: value of the flag
  11608. * @buff: Buffer to be passed
  11609. *
  11610. * Implemented this function same as legacy function. In legacy code, single
  11611. * function is used to display stats and update pdev params.
  11612. *
  11613. * Return: 0 for success. nonzero for failure.
  11614. */
  11615. static uint32_t dp_tx_flow_ctrl_configure_pdev(struct cdp_soc_t *soc_handle,
  11616. uint8_t pdev_id,
  11617. enum _dp_param_t param,
  11618. uint32_t value, void *buff)
  11619. {
  11620. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11621. struct dp_pdev *pdev =
  11622. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11623. pdev_id);
  11624. if (qdf_unlikely(!pdev))
  11625. return 1;
  11626. soc = pdev->soc;
  11627. if (!soc)
  11628. return 1;
  11629. switch (param) {
  11630. #ifdef QCA_ENH_V3_STATS_SUPPORT
  11631. case DP_PARAM_VIDEO_DELAY_STATS_FC:
  11632. if (value)
  11633. pdev->delay_stats_flag = true;
  11634. else
  11635. pdev->delay_stats_flag = false;
  11636. break;
  11637. case DP_PARAM_VIDEO_STATS_FC:
  11638. qdf_print("------- TID Stats ------\n");
  11639. dp_pdev_print_tid_stats(pdev);
  11640. qdf_print("------ Delay Stats ------\n");
  11641. dp_pdev_print_delay_stats(pdev);
  11642. qdf_print("------ Rx Error Stats ------\n");
  11643. dp_pdev_print_rx_error_stats(pdev);
  11644. break;
  11645. #endif
  11646. case DP_PARAM_TOTAL_Q_SIZE:
  11647. {
  11648. uint32_t tx_min, tx_max;
  11649. tx_min = wlan_cfg_get_min_tx_desc(soc->wlan_cfg_ctx);
  11650. tx_max = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  11651. if (!buff) {
  11652. if ((value >= tx_min) && (value <= tx_max)) {
  11653. pdev->num_tx_allowed = value;
  11654. } else {
  11655. dp_tx_info("%pK: Failed to update num_tx_allowed, Q_min = %d Q_max = %d",
  11656. soc, tx_min, tx_max);
  11657. break;
  11658. }
  11659. } else {
  11660. *(int *)buff = pdev->num_tx_allowed;
  11661. }
  11662. }
  11663. break;
  11664. default:
  11665. dp_tx_info("%pK: not handled param %d ", soc, param);
  11666. break;
  11667. }
  11668. return 0;
  11669. }
  11670. #endif
  11671. /**
  11672. * dp_set_pdev_pcp_tid_map_wifi3() - update pcp tid map in pdev
  11673. * @psoc: dp soc handle
  11674. * @pdev_id: id of DP_PDEV handle
  11675. * @pcp: pcp value
  11676. * @tid: tid value passed by the user
  11677. *
  11678. * Return: QDF_STATUS_SUCCESS on success
  11679. */
  11680. static QDF_STATUS dp_set_pdev_pcp_tid_map_wifi3(ol_txrx_soc_handle psoc,
  11681. uint8_t pdev_id,
  11682. uint8_t pcp, uint8_t tid)
  11683. {
  11684. struct dp_soc *soc = (struct dp_soc *)psoc;
  11685. soc->pcp_tid_map[pcp] = tid;
  11686. hal_tx_update_pcp_tid_map(soc->hal_soc, pcp, tid);
  11687. return QDF_STATUS_SUCCESS;
  11688. }
  11689. /**
  11690. * dp_set_vdev_pcp_tid_map_wifi3() - update pcp tid map in vdev
  11691. * @soc_hdl: DP soc handle
  11692. * @vdev_id: id of DP_VDEV handle
  11693. * @pcp: pcp value
  11694. * @tid: tid value passed by the user
  11695. *
  11696. * Return: QDF_STATUS_SUCCESS on success
  11697. */
  11698. static QDF_STATUS dp_set_vdev_pcp_tid_map_wifi3(struct cdp_soc_t *soc_hdl,
  11699. uint8_t vdev_id,
  11700. uint8_t pcp, uint8_t tid)
  11701. {
  11702. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11703. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  11704. DP_MOD_ID_CDP);
  11705. if (!vdev)
  11706. return QDF_STATUS_E_FAILURE;
  11707. vdev->pcp_tid_map[pcp] = tid;
  11708. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  11709. return QDF_STATUS_SUCCESS;
  11710. }
  11711. #if defined(FEATURE_RUNTIME_PM) || defined(DP_POWER_SAVE)
  11712. static void dp_drain_txrx(struct cdp_soc_t *soc_handle)
  11713. {
  11714. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11715. uint32_t cur_tx_limit, cur_rx_limit;
  11716. uint32_t budget = 0xffff;
  11717. uint32_t val;
  11718. int i;
  11719. int cpu = dp_srng_get_cpu();
  11720. cur_tx_limit = soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit;
  11721. cur_rx_limit = soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit;
  11722. /* Temporarily increase soft irq limits when going to drain
  11723. * the UMAC/LMAC SRNGs and restore them after polling.
  11724. * Though the budget is on higher side, the TX/RX reaping loops
  11725. * will not execute longer as both TX and RX would be suspended
  11726. * by the time this API is called.
  11727. */
  11728. dp_update_soft_irq_limits(soc, budget, budget);
  11729. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  11730. dp_service_srngs(&soc->intr_ctx[i], budget, cpu);
  11731. dp_update_soft_irq_limits(soc, cur_tx_limit, cur_rx_limit);
  11732. /* Do a dummy read at offset 0; this will ensure all
  11733. * pendings writes(HP/TP) are flushed before read returns.
  11734. */
  11735. val = HAL_REG_READ((struct hal_soc *)soc->hal_soc, 0);
  11736. dp_debug("Register value at offset 0: %u\n", val);
  11737. }
  11738. #endif
  11739. #ifdef DP_UMAC_HW_RESET_SUPPORT
  11740. /**
  11741. * dp_reset_interrupt_ring_masks() - Reset rx interrupt masks
  11742. * @soc: dp soc handle
  11743. *
  11744. * Return: void
  11745. */
  11746. static void dp_reset_interrupt_ring_masks(struct dp_soc *soc)
  11747. {
  11748. struct dp_intr_bkp *intr_bkp;
  11749. struct dp_intr *intr_ctx;
  11750. int num_ctxt = wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx);
  11751. int i;
  11752. intr_bkp =
  11753. (struct dp_intr_bkp *)qdf_mem_malloc_atomic(sizeof(struct dp_intr_bkp) *
  11754. num_ctxt);
  11755. qdf_assert_always(intr_bkp);
  11756. soc->umac_reset_ctx.intr_ctx_bkp = intr_bkp;
  11757. for (i = 0; i < num_ctxt; i++) {
  11758. intr_ctx = &soc->intr_ctx[i];
  11759. intr_bkp->tx_ring_mask = intr_ctx->tx_ring_mask;
  11760. intr_bkp->rx_ring_mask = intr_ctx->rx_ring_mask;
  11761. intr_bkp->rx_mon_ring_mask = intr_ctx->rx_mon_ring_mask;
  11762. intr_bkp->rx_err_ring_mask = intr_ctx->rx_err_ring_mask;
  11763. intr_bkp->rx_wbm_rel_ring_mask = intr_ctx->rx_wbm_rel_ring_mask;
  11764. intr_bkp->reo_status_ring_mask = intr_ctx->reo_status_ring_mask;
  11765. intr_bkp->rxdma2host_ring_mask = intr_ctx->rxdma2host_ring_mask;
  11766. intr_bkp->host2rxdma_ring_mask = intr_ctx->host2rxdma_ring_mask;
  11767. intr_bkp->host2rxdma_mon_ring_mask =
  11768. intr_ctx->host2rxdma_mon_ring_mask;
  11769. intr_bkp->tx_mon_ring_mask = intr_ctx->tx_mon_ring_mask;
  11770. intr_ctx->tx_ring_mask = 0;
  11771. intr_ctx->rx_ring_mask = 0;
  11772. intr_ctx->rx_mon_ring_mask = 0;
  11773. intr_ctx->rx_err_ring_mask = 0;
  11774. intr_ctx->rx_wbm_rel_ring_mask = 0;
  11775. intr_ctx->reo_status_ring_mask = 0;
  11776. intr_ctx->rxdma2host_ring_mask = 0;
  11777. intr_ctx->host2rxdma_ring_mask = 0;
  11778. intr_ctx->host2rxdma_mon_ring_mask = 0;
  11779. intr_ctx->tx_mon_ring_mask = 0;
  11780. intr_bkp++;
  11781. }
  11782. }
  11783. /**
  11784. * dp_restore_interrupt_ring_masks() - Restore rx interrupt masks
  11785. * @soc: dp soc handle
  11786. *
  11787. * Return: void
  11788. */
  11789. static void dp_restore_interrupt_ring_masks(struct dp_soc *soc)
  11790. {
  11791. struct dp_intr_bkp *intr_bkp = soc->umac_reset_ctx.intr_ctx_bkp;
  11792. struct dp_intr_bkp *intr_bkp_base = intr_bkp;
  11793. struct dp_intr *intr_ctx;
  11794. int num_ctxt = wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx);
  11795. int i;
  11796. qdf_assert_always(intr_bkp);
  11797. for (i = 0; i < num_ctxt; i++) {
  11798. intr_ctx = &soc->intr_ctx[i];
  11799. intr_ctx->tx_ring_mask = intr_bkp->tx_ring_mask;
  11800. intr_ctx->rx_ring_mask = intr_bkp->rx_ring_mask;
  11801. intr_ctx->rx_mon_ring_mask = intr_bkp->rx_mon_ring_mask;
  11802. intr_ctx->rx_err_ring_mask = intr_bkp->rx_err_ring_mask;
  11803. intr_ctx->rx_wbm_rel_ring_mask = intr_bkp->rx_wbm_rel_ring_mask;
  11804. intr_ctx->reo_status_ring_mask = intr_bkp->reo_status_ring_mask;
  11805. intr_ctx->rxdma2host_ring_mask = intr_bkp->rxdma2host_ring_mask;
  11806. intr_ctx->host2rxdma_ring_mask = intr_bkp->host2rxdma_ring_mask;
  11807. intr_ctx->host2rxdma_mon_ring_mask =
  11808. intr_bkp->host2rxdma_mon_ring_mask;
  11809. intr_ctx->tx_mon_ring_mask = intr_bkp->tx_mon_ring_mask;
  11810. intr_bkp++;
  11811. }
  11812. qdf_mem_free(intr_bkp_base);
  11813. soc->umac_reset_ctx.intr_ctx_bkp = NULL;
  11814. }
  11815. /**
  11816. * dp_resume_tx_hardstart() - Restore the old Tx hardstart functions
  11817. * @soc: dp soc handle
  11818. *
  11819. * Return: void
  11820. */
  11821. static void dp_resume_tx_hardstart(struct dp_soc *soc)
  11822. {
  11823. struct dp_vdev *vdev;
  11824. struct ol_txrx_hardtart_ctxt ctxt = {0};
  11825. struct cdp_ctrl_objmgr_psoc *psoc = soc->ctrl_psoc;
  11826. int i;
  11827. for (i = 0; i < MAX_PDEV_CNT; i++) {
  11828. struct dp_pdev *pdev = soc->pdev_list[i];
  11829. if (!pdev)
  11830. continue;
  11831. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11832. uint8_t vdev_id = vdev->vdev_id;
  11833. dp_vdev_fetch_tx_handler(vdev, soc, &ctxt);
  11834. soc->cdp_soc.ol_ops->dp_update_tx_hardstart(psoc,
  11835. vdev_id,
  11836. &ctxt);
  11837. }
  11838. }
  11839. }
  11840. /**
  11841. * dp_pause_tx_hardstart() - Register Tx hardstart functions to drop packets
  11842. * @soc: dp soc handle
  11843. *
  11844. * Return: void
  11845. */
  11846. static void dp_pause_tx_hardstart(struct dp_soc *soc)
  11847. {
  11848. struct dp_vdev *vdev;
  11849. struct ol_txrx_hardtart_ctxt ctxt;
  11850. struct cdp_ctrl_objmgr_psoc *psoc = soc->ctrl_psoc;
  11851. int i;
  11852. ctxt.tx = &dp_tx_drop;
  11853. ctxt.tx_fast = &dp_tx_drop;
  11854. ctxt.tx_exception = &dp_tx_exc_drop;
  11855. for (i = 0; i < MAX_PDEV_CNT; i++) {
  11856. struct dp_pdev *pdev = soc->pdev_list[i];
  11857. if (!pdev)
  11858. continue;
  11859. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11860. uint8_t vdev_id = vdev->vdev_id;
  11861. soc->cdp_soc.ol_ops->dp_update_tx_hardstart(psoc,
  11862. vdev_id,
  11863. &ctxt);
  11864. }
  11865. }
  11866. }
  11867. /**
  11868. * dp_unregister_notify_umac_pre_reset_fw_callback() - unregister notify_fw_cb
  11869. * @soc: dp soc handle
  11870. *
  11871. * Return: void
  11872. */
  11873. static inline
  11874. void dp_unregister_notify_umac_pre_reset_fw_callback(struct dp_soc *soc)
  11875. {
  11876. soc->notify_fw_callback = NULL;
  11877. }
  11878. /**
  11879. * dp_check_n_notify_umac_prereset_done() - Send pre reset done to firmware
  11880. * @soc: dp soc handle
  11881. *
  11882. * Return: void
  11883. */
  11884. static inline
  11885. void dp_check_n_notify_umac_prereset_done(struct dp_soc *soc)
  11886. {
  11887. /* Some Cpu(s) is processing the umac rings*/
  11888. if (soc->service_rings_running)
  11889. return;
  11890. /* Notify the firmware that Umac pre reset is complete */
  11891. dp_umac_reset_notify_action_completion(soc,
  11892. UMAC_RESET_ACTION_DO_PRE_RESET);
  11893. /* Unregister the callback */
  11894. dp_unregister_notify_umac_pre_reset_fw_callback(soc);
  11895. }
  11896. /**
  11897. * dp_register_notify_umac_pre_reset_fw_callback() - register notify_fw_cb
  11898. * @soc: dp soc handle
  11899. *
  11900. * Return: void
  11901. */
  11902. static inline
  11903. void dp_register_notify_umac_pre_reset_fw_callback(struct dp_soc *soc)
  11904. {
  11905. soc->notify_fw_callback = dp_check_n_notify_umac_prereset_done;
  11906. }
  11907. #ifdef DP_UMAC_HW_HARD_RESET
  11908. /**
  11909. * dp_set_umac_regs() - Reinitialize host umac registers
  11910. * @soc: dp soc handle
  11911. *
  11912. * Return: void
  11913. */
  11914. static void dp_set_umac_regs(struct dp_soc *soc)
  11915. {
  11916. int i;
  11917. struct hal_reo_params reo_params;
  11918. qdf_mem_zero(&reo_params, sizeof(reo_params));
  11919. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  11920. if (soc->arch_ops.reo_remap_config(soc, &reo_params.remap0,
  11921. &reo_params.remap1,
  11922. &reo_params.remap2))
  11923. reo_params.rx_hash_enabled = true;
  11924. else
  11925. reo_params.rx_hash_enabled = false;
  11926. }
  11927. reo_params.reo_qref = &soc->reo_qref;
  11928. hal_reo_setup(soc->hal_soc, &reo_params, 0);
  11929. soc->arch_ops.dp_cc_reg_cfg_init(soc, true);
  11930. for (i = 0; i < PCP_TID_MAP_MAX; i++)
  11931. hal_tx_update_pcp_tid_map(soc->hal_soc, soc->pcp_tid_map[i], i);
  11932. for (i = 0; i < MAX_PDEV_CNT; i++) {
  11933. struct dp_vdev *vdev = NULL;
  11934. struct dp_pdev *pdev = soc->pdev_list[i];
  11935. if (!pdev)
  11936. continue;
  11937. for (i = 0; i < soc->num_hw_dscp_tid_map; i++)
  11938. hal_tx_set_dscp_tid_map(soc->hal_soc,
  11939. pdev->dscp_tid_map[i], i);
  11940. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11941. soc->arch_ops.dp_bank_reconfig(soc, vdev);
  11942. soc->arch_ops.dp_reconfig_tx_vdev_mcast_ctrl(soc,
  11943. vdev);
  11944. }
  11945. }
  11946. }
  11947. #else
  11948. static void dp_set_umac_regs(struct dp_soc *soc)
  11949. {
  11950. }
  11951. #endif
  11952. /**
  11953. * dp_reinit_rings() - Reinitialize host managed rings
  11954. * @soc: dp soc handle
  11955. *
  11956. * Return: QDF_STATUS
  11957. */
  11958. static void dp_reinit_rings(struct dp_soc *soc)
  11959. {
  11960. unsigned long end;
  11961. dp_soc_srng_deinit(soc);
  11962. dp_hw_link_desc_ring_deinit(soc);
  11963. /* Busy wait for 2 ms to make sure the rings are in idle state
  11964. * before we enable them again
  11965. */
  11966. end = jiffies + msecs_to_jiffies(2);
  11967. while (time_before(jiffies, end))
  11968. ;
  11969. dp_hw_link_desc_ring_init(soc);
  11970. dp_link_desc_ring_replenish(soc, WLAN_INVALID_PDEV_ID);
  11971. dp_soc_srng_init(soc);
  11972. }
  11973. /**
  11974. * dp_umac_reset_handle_pre_reset() - Handle Umac prereset interrupt from FW
  11975. * @soc: dp soc handle
  11976. *
  11977. * Return: QDF_STATUS
  11978. */
  11979. static QDF_STATUS dp_umac_reset_handle_pre_reset(struct dp_soc *soc)
  11980. {
  11981. dp_reset_interrupt_ring_masks(soc);
  11982. dp_pause_tx_hardstart(soc);
  11983. dp_pause_reo_send_cmd(soc);
  11984. dp_check_n_notify_umac_prereset_done(soc);
  11985. soc->umac_reset_ctx.nbuf_list = NULL;
  11986. return QDF_STATUS_SUCCESS;
  11987. }
  11988. /**
  11989. * dp_umac_reset_handle_post_reset() - Handle Umac postreset interrupt from FW
  11990. * @soc: dp soc handle
  11991. *
  11992. * Return: QDF_STATUS
  11993. */
  11994. static QDF_STATUS dp_umac_reset_handle_post_reset(struct dp_soc *soc)
  11995. {
  11996. if (!soc->umac_reset_ctx.skel_enable) {
  11997. qdf_nbuf_t *nbuf_list = &soc->umac_reset_ctx.nbuf_list;
  11998. dp_set_umac_regs(soc);
  11999. dp_reinit_rings(soc);
  12000. dp_rx_desc_reuse(soc, nbuf_list);
  12001. dp_cleanup_reo_cmd_module(soc);
  12002. dp_tx_desc_pool_cleanup(soc, nbuf_list);
  12003. dp_reset_tid_q_setup(soc);
  12004. }
  12005. return dp_umac_reset_notify_action_completion(soc,
  12006. UMAC_RESET_ACTION_DO_POST_RESET_START);
  12007. }
  12008. /**
  12009. * dp_umac_reset_handle_post_reset_complete() - Handle Umac postreset_complete
  12010. * interrupt from FW
  12011. * @soc: dp soc handle
  12012. *
  12013. * Return: QDF_STATUS
  12014. */
  12015. static QDF_STATUS dp_umac_reset_handle_post_reset_complete(struct dp_soc *soc)
  12016. {
  12017. QDF_STATUS status;
  12018. qdf_nbuf_t nbuf_list = soc->umac_reset_ctx.nbuf_list;
  12019. soc->umac_reset_ctx.nbuf_list = NULL;
  12020. dp_resume_reo_send_cmd(soc);
  12021. dp_restore_interrupt_ring_masks(soc);
  12022. dp_resume_tx_hardstart(soc);
  12023. status = dp_umac_reset_notify_action_completion(soc,
  12024. UMAC_RESET_ACTION_DO_POST_RESET_COMPLETE);
  12025. while (nbuf_list) {
  12026. qdf_nbuf_t nbuf = nbuf_list->next;
  12027. qdf_nbuf_free(nbuf_list);
  12028. nbuf_list = nbuf;
  12029. }
  12030. dp_umac_reset_info("Umac reset done on soc %pK\n prereset : %u us\n"
  12031. "postreset : %u us \n postreset complete: %u us \n",
  12032. soc,
  12033. soc->umac_reset_ctx.ts.pre_reset_done -
  12034. soc->umac_reset_ctx.ts.pre_reset_start,
  12035. soc->umac_reset_ctx.ts.post_reset_done -
  12036. soc->umac_reset_ctx.ts.post_reset_start,
  12037. soc->umac_reset_ctx.ts.post_reset_complete_done -
  12038. soc->umac_reset_ctx.ts.post_reset_complete_start);
  12039. return status;
  12040. }
  12041. #endif
  12042. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  12043. static void
  12044. dp_set_pkt_capture_mode(struct cdp_soc_t *soc_handle, bool val)
  12045. {
  12046. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  12047. soc->wlan_cfg_ctx->pkt_capture_mode = val;
  12048. }
  12049. #endif
  12050. #ifdef HW_TX_DELAY_STATS_ENABLE
  12051. /**
  12052. * dp_enable_disable_vdev_tx_delay_stats() - Start/Stop tx delay stats capture
  12053. * @soc_hdl: DP soc handle
  12054. * @vdev_id: vdev id
  12055. * @value: value
  12056. *
  12057. * Return: None
  12058. */
  12059. static void
  12060. dp_enable_disable_vdev_tx_delay_stats(struct cdp_soc_t *soc_hdl,
  12061. uint8_t vdev_id,
  12062. uint8_t value)
  12063. {
  12064. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12065. struct dp_vdev *vdev = NULL;
  12066. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  12067. if (!vdev)
  12068. return;
  12069. vdev->hw_tx_delay_stats_enabled = value;
  12070. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12071. }
  12072. /**
  12073. * dp_check_vdev_tx_delay_stats_enabled() - check the feature is enabled or not
  12074. * @soc_hdl: DP soc handle
  12075. * @vdev_id: vdev id
  12076. *
  12077. * Return: 1 if enabled, 0 if disabled
  12078. */
  12079. static uint8_t
  12080. dp_check_vdev_tx_delay_stats_enabled(struct cdp_soc_t *soc_hdl,
  12081. uint8_t vdev_id)
  12082. {
  12083. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12084. struct dp_vdev *vdev;
  12085. uint8_t ret_val = 0;
  12086. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  12087. if (!vdev)
  12088. return ret_val;
  12089. ret_val = vdev->hw_tx_delay_stats_enabled;
  12090. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12091. return ret_val;
  12092. }
  12093. #endif
  12094. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  12095. static void
  12096. dp_recovery_vdev_flush_peers(struct cdp_soc_t *cdp_soc,
  12097. uint8_t vdev_id,
  12098. bool mlo_peers_only)
  12099. {
  12100. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  12101. struct dp_vdev *vdev;
  12102. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  12103. if (!vdev)
  12104. return;
  12105. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false, mlo_peers_only);
  12106. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12107. }
  12108. #endif
  12109. #ifdef QCA_GET_TSF_VIA_REG
  12110. /**
  12111. * dp_get_tsf_time() - get tsf time
  12112. * @soc_hdl: Datapath soc handle
  12113. * @tsf_id: TSF identifier
  12114. * @mac_id: mac_id
  12115. * @tsf: pointer to update tsf value
  12116. * @tsf_sync_soc_time: pointer to update tsf sync time
  12117. *
  12118. * Return: None.
  12119. */
  12120. static inline void
  12121. dp_get_tsf_time(struct cdp_soc_t *soc_hdl, uint32_t tsf_id, uint32_t mac_id,
  12122. uint64_t *tsf, uint64_t *tsf_sync_soc_time)
  12123. {
  12124. hal_get_tsf_time(((struct dp_soc *)soc_hdl)->hal_soc, tsf_id, mac_id,
  12125. tsf, tsf_sync_soc_time);
  12126. }
  12127. #else
  12128. static inline void
  12129. dp_get_tsf_time(struct cdp_soc_t *soc_hdl, uint32_t tsf_id, uint32_t mac_id,
  12130. uint64_t *tsf, uint64_t *tsf_sync_soc_time)
  12131. {
  12132. }
  12133. #endif
  12134. /**
  12135. * dp_get_tsf2_scratch_reg() - get tsf2 offset from the scratch register
  12136. * @soc_hdl: Datapath soc handle
  12137. * @mac_id: mac_id
  12138. * @value: pointer to update tsf2 offset value
  12139. *
  12140. * Return: None.
  12141. */
  12142. static inline void
  12143. dp_get_tsf2_scratch_reg(struct cdp_soc_t *soc_hdl, uint8_t mac_id,
  12144. uint64_t *value)
  12145. {
  12146. hal_get_tsf2_offset(((struct dp_soc *)soc_hdl)->hal_soc, mac_id, value);
  12147. }
  12148. /**
  12149. * dp_get_tqm_scratch_reg() - get tqm offset from the scratch register
  12150. * @soc_hdl: Datapath soc handle
  12151. * @value: pointer to update tqm offset value
  12152. *
  12153. * Return: None.
  12154. */
  12155. static inline void
  12156. dp_get_tqm_scratch_reg(struct cdp_soc_t *soc_hdl, uint64_t *value)
  12157. {
  12158. hal_get_tqm_offset(((struct dp_soc *)soc_hdl)->hal_soc, value);
  12159. }
  12160. /**
  12161. * dp_set_tx_pause() - Pause or resume tx path
  12162. * @soc_hdl: Datapath soc handle
  12163. * @flag: set or clear is_tx_pause
  12164. *
  12165. * Return: None.
  12166. */
  12167. static inline
  12168. void dp_set_tx_pause(struct cdp_soc_t *soc_hdl, bool flag)
  12169. {
  12170. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12171. soc->is_tx_pause = flag;
  12172. }
  12173. static struct cdp_cmn_ops dp_ops_cmn = {
  12174. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  12175. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  12176. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  12177. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  12178. .txrx_pdev_post_attach = dp_pdev_post_attach_wifi3,
  12179. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  12180. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  12181. .txrx_peer_create = dp_peer_create_wifi3,
  12182. .txrx_peer_setup = dp_peer_setup_wifi3,
  12183. #ifdef FEATURE_AST
  12184. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  12185. #else
  12186. .txrx_peer_teardown = NULL,
  12187. #endif
  12188. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  12189. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  12190. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  12191. .txrx_peer_get_ast_info_by_pdev =
  12192. dp_peer_get_ast_info_by_pdevid_wifi3,
  12193. .txrx_peer_ast_delete_by_soc =
  12194. dp_peer_ast_entry_del_by_soc,
  12195. .txrx_peer_ast_delete_by_pdev =
  12196. dp_peer_ast_entry_del_by_pdev,
  12197. .txrx_peer_delete = dp_peer_delete_wifi3,
  12198. #ifdef DP_RX_UDP_OVER_PEER_ROAM
  12199. .txrx_update_roaming_peer = dp_update_roaming_peer_wifi3,
  12200. #endif
  12201. .txrx_vdev_register = dp_vdev_register_wifi3,
  12202. .txrx_soc_detach = dp_soc_detach_wifi3,
  12203. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  12204. .txrx_soc_init = dp_soc_init_wifi3,
  12205. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  12206. .txrx_tso_soc_attach = dp_tso_soc_attach,
  12207. .txrx_tso_soc_detach = dp_tso_soc_detach,
  12208. .tx_send = dp_tx_send,
  12209. .tx_send_exc = dp_tx_send_exception,
  12210. #endif
  12211. .set_tx_pause = dp_set_tx_pause,
  12212. .txrx_pdev_init = dp_pdev_init_wifi3,
  12213. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  12214. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  12215. .txrx_ath_getstats = dp_get_device_stats,
  12216. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  12217. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  12218. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  12219. .delba_process = dp_delba_process_wifi3,
  12220. .set_addba_response = dp_set_addba_response,
  12221. .flush_cache_rx_queue = NULL,
  12222. .tid_update_ba_win_size = dp_rx_tid_update_ba_win_size,
  12223. /* TODO: get API's for dscp-tid need to be added*/
  12224. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  12225. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  12226. .txrx_get_total_per = dp_get_total_per,
  12227. .txrx_stats_request = dp_txrx_stats_request,
  12228. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  12229. .display_stats = dp_txrx_dump_stats,
  12230. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  12231. .txrx_intr_detach = dp_soc_interrupt_detach,
  12232. .txrx_ppeds_stop = dp_soc_ppeds_stop,
  12233. .set_pn_check = dp_set_pn_check_wifi3,
  12234. .set_key_sec_type = dp_set_key_sec_type_wifi3,
  12235. .update_config_parameters = dp_update_config_parameters,
  12236. /* TODO: Add other functions */
  12237. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  12238. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  12239. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  12240. .get_vdev_dp_ext_txrx_handle = dp_vdev_get_dp_ext_handle,
  12241. .set_vdev_dp_ext_txrx_handle = dp_vdev_set_dp_ext_handle,
  12242. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  12243. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  12244. .map_pdev_to_lmac = dp_soc_map_pdev_to_lmac,
  12245. .handle_mode_change = dp_soc_handle_pdev_mode_change,
  12246. .set_pdev_status_down = dp_soc_set_pdev_status_down,
  12247. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  12248. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  12249. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  12250. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  12251. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  12252. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  12253. .set_soc_param = dp_soc_set_param,
  12254. .txrx_get_os_rx_handles_from_vdev =
  12255. dp_get_os_rx_handles_from_vdev_wifi3,
  12256. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  12257. .get_dp_capabilities = dp_get_cfg_capabilities,
  12258. .txrx_get_cfg = dp_get_cfg,
  12259. .set_rate_stats_ctx = dp_soc_set_rate_stats_ctx,
  12260. .get_rate_stats_ctx = dp_soc_get_rate_stats_ctx,
  12261. .txrx_peer_flush_rate_stats = dp_peer_flush_rate_stats,
  12262. .txrx_flush_rate_stats_request = dp_flush_rate_stats_req,
  12263. .txrx_peer_get_peerstats_ctx = dp_peer_get_peerstats_ctx,
  12264. .set_pdev_pcp_tid_map = dp_set_pdev_pcp_tid_map_wifi3,
  12265. .set_vdev_pcp_tid_map = dp_set_vdev_pcp_tid_map_wifi3,
  12266. .txrx_cp_peer_del_response = dp_cp_peer_del_resp_handler,
  12267. #ifdef QCA_MULTIPASS_SUPPORT
  12268. .set_vlan_groupkey = dp_set_vlan_groupkey,
  12269. #endif
  12270. .get_peer_mac_list = dp_get_peer_mac_list,
  12271. .get_peer_id = dp_get_peer_id,
  12272. #ifdef QCA_SUPPORT_WDS_EXTENDED
  12273. .set_wds_ext_peer_rx = dp_wds_ext_set_peer_rx,
  12274. #endif /* QCA_SUPPORT_WDS_EXTENDED */
  12275. #if defined(FEATURE_RUNTIME_PM) || defined(DP_POWER_SAVE)
  12276. .txrx_drain = dp_drain_txrx,
  12277. #endif
  12278. #if defined(FEATURE_RUNTIME_PM)
  12279. .set_rtpm_tput_policy = dp_set_rtpm_tput_policy_requirement,
  12280. #endif
  12281. #ifdef WLAN_SYSFS_DP_STATS
  12282. .txrx_sysfs_fill_stats = dp_sysfs_fill_stats,
  12283. .txrx_sysfs_set_stat_type = dp_sysfs_set_stat_type,
  12284. #endif /* WLAN_SYSFS_DP_STATS */
  12285. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  12286. .set_pkt_capture_mode = dp_set_pkt_capture_mode,
  12287. #endif
  12288. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  12289. .txrx_recovery_vdev_flush_peers = dp_recovery_vdev_flush_peers,
  12290. #endif
  12291. .txrx_umac_reset_deinit = dp_soc_umac_reset_deinit,
  12292. .txrx_get_tsf_time = dp_get_tsf_time,
  12293. .txrx_get_tsf2_offset = dp_get_tsf2_scratch_reg,
  12294. .txrx_get_tqm_offset = dp_get_tqm_scratch_reg,
  12295. };
  12296. static struct cdp_ctrl_ops dp_ops_ctrl = {
  12297. .txrx_peer_authorize = dp_peer_authorize,
  12298. .txrx_peer_get_authorize = dp_peer_get_authorize,
  12299. #ifdef VDEV_PEER_PROTOCOL_COUNT
  12300. .txrx_enable_peer_protocol_count = dp_enable_vdev_peer_protocol_count,
  12301. .txrx_set_peer_protocol_drop_mask =
  12302. dp_enable_vdev_peer_protocol_drop_mask,
  12303. .txrx_is_peer_protocol_count_enabled =
  12304. dp_is_vdev_peer_protocol_count_enabled,
  12305. .txrx_get_peer_protocol_drop_mask = dp_get_vdev_peer_protocol_drop_mask,
  12306. #endif
  12307. .txrx_set_vdev_param = dp_set_vdev_param,
  12308. .txrx_set_psoc_param = dp_set_psoc_param,
  12309. .txrx_get_psoc_param = dp_get_psoc_param,
  12310. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  12311. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  12312. .txrx_get_sec_type = dp_get_sec_type,
  12313. .txrx_wdi_event_sub = dp_wdi_event_sub,
  12314. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  12315. .txrx_set_pdev_param = dp_set_pdev_param,
  12316. .txrx_get_pdev_param = dp_get_pdev_param,
  12317. .txrx_set_peer_param = dp_set_peer_param,
  12318. .txrx_get_peer_param = dp_get_peer_param,
  12319. #ifdef VDEV_PEER_PROTOCOL_COUNT
  12320. .txrx_peer_protocol_cnt = dp_peer_stats_update_protocol_cnt,
  12321. #endif
  12322. #ifdef WLAN_SUPPORT_MSCS
  12323. .txrx_record_mscs_params = dp_record_mscs_params,
  12324. #endif
  12325. .set_key = dp_set_michael_key,
  12326. .txrx_get_vdev_param = dp_get_vdev_param,
  12327. .calculate_delay_stats = dp_calculate_delay_stats,
  12328. #ifdef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  12329. .txrx_update_pdev_rx_protocol_tag = dp_update_pdev_rx_protocol_tag,
  12330. #ifdef WLAN_SUPPORT_RX_TAG_STATISTICS
  12331. .txrx_dump_pdev_rx_protocol_tag_stats =
  12332. dp_dump_pdev_rx_protocol_tag_stats,
  12333. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  12334. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  12335. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  12336. .txrx_set_rx_flow_tag = dp_set_rx_flow_tag,
  12337. .txrx_dump_rx_flow_tag_stats = dp_dump_rx_flow_tag_stats,
  12338. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  12339. #ifdef QCA_MULTIPASS_SUPPORT
  12340. .txrx_peer_set_vlan_id = dp_peer_set_vlan_id,
  12341. #endif /*QCA_MULTIPASS_SUPPORT*/
  12342. #if defined(WLAN_FEATURE_TSF_UPLINK_DELAY) || defined(WLAN_CONFIG_TX_DELAY)
  12343. .txrx_set_delta_tsf = dp_set_delta_tsf,
  12344. #endif
  12345. #ifdef WLAN_FEATURE_TSF_UPLINK_DELAY
  12346. .txrx_set_tsf_ul_delay_report = dp_set_tsf_ul_delay_report,
  12347. .txrx_get_uplink_delay = dp_get_uplink_delay,
  12348. #endif
  12349. #ifdef QCA_UNDECODED_METADATA_SUPPORT
  12350. .txrx_set_pdev_phyrx_error_mask = dp_set_pdev_phyrx_error_mask,
  12351. .txrx_get_pdev_phyrx_error_mask = dp_get_pdev_phyrx_error_mask,
  12352. #endif
  12353. .txrx_peer_flush_frags = dp_peer_flush_frags,
  12354. };
  12355. static struct cdp_me_ops dp_ops_me = {
  12356. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  12357. #ifdef ATH_SUPPORT_IQUE
  12358. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  12359. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  12360. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  12361. #endif
  12362. #endif
  12363. };
  12364. static struct cdp_host_stats_ops dp_ops_host_stats = {
  12365. .txrx_per_peer_stats = dp_get_host_peer_stats,
  12366. .get_fw_peer_stats = dp_get_fw_peer_stats,
  12367. .get_htt_stats = dp_get_htt_stats,
  12368. .txrx_stats_publish = dp_txrx_stats_publish,
  12369. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  12370. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  12371. .txrx_get_soc_stats = dp_txrx_get_soc_stats,
  12372. .txrx_get_peer_stats_param = dp_txrx_get_peer_stats_param,
  12373. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  12374. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  12375. #if defined(IPA_OFFLOAD) && defined(QCA_ENHANCED_STATS_SUPPORT)
  12376. .txrx_get_peer_stats = dp_ipa_txrx_get_peer_stats,
  12377. .txrx_get_vdev_stats = dp_ipa_txrx_get_vdev_stats,
  12378. .txrx_get_pdev_stats = dp_ipa_txrx_get_pdev_stats,
  12379. #endif
  12380. .txrx_get_ratekbps = dp_txrx_get_ratekbps,
  12381. .txrx_update_vdev_stats = dp_txrx_update_vdev_host_stats,
  12382. .txrx_get_peer_delay_stats = dp_txrx_get_peer_delay_stats,
  12383. .txrx_get_peer_jitter_stats = dp_txrx_get_peer_jitter_stats,
  12384. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  12385. .txrx_alloc_vdev_stats_id = dp_txrx_alloc_vdev_stats_id,
  12386. .txrx_reset_vdev_stats_id = dp_txrx_reset_vdev_stats_id,
  12387. #endif
  12388. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  12389. .get_peer_tx_capture_stats = dp_peer_get_tx_capture_stats,
  12390. .get_pdev_tx_capture_stats = dp_pdev_get_tx_capture_stats,
  12391. #endif /* WLAN_TX_PKT_CAPTURE_ENH */
  12392. #ifdef HW_TX_DELAY_STATS_ENABLE
  12393. .enable_disable_vdev_tx_delay_stats =
  12394. dp_enable_disable_vdev_tx_delay_stats,
  12395. .is_tx_delay_stats_enabled = dp_check_vdev_tx_delay_stats_enabled,
  12396. #endif
  12397. .txrx_get_pdev_tid_stats = dp_pdev_get_tid_stats,
  12398. #ifdef WLAN_TELEMETRY_STATS_SUPPORT
  12399. .txrx_pdev_telemetry_stats = dp_get_pdev_telemetry_stats,
  12400. .txrx_peer_telemetry_stats = dp_get_peer_telemetry_stats,
  12401. .txrx_pdev_deter_stats = dp_get_pdev_deter_stats,
  12402. .txrx_peer_deter_stats = dp_get_peer_deter_stats,
  12403. .txrx_update_pdev_chan_util_stats = dp_update_pdev_chan_util_stats,
  12404. #endif
  12405. .txrx_get_peer_extd_rate_link_stats =
  12406. dp_get_peer_extd_rate_link_stats,
  12407. .get_pdev_obss_stats = dp_get_obss_stats,
  12408. .clear_pdev_obss_pd_stats = dp_clear_pdev_obss_pd_stats,
  12409. /* TODO */
  12410. };
  12411. static struct cdp_raw_ops dp_ops_raw = {
  12412. /* TODO */
  12413. };
  12414. #ifdef PEER_FLOW_CONTROL
  12415. static struct cdp_pflow_ops dp_ops_pflow = {
  12416. dp_tx_flow_ctrl_configure_pdev,
  12417. };
  12418. #endif
  12419. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  12420. static struct cdp_cfr_ops dp_ops_cfr = {
  12421. .txrx_cfr_filter = NULL,
  12422. .txrx_get_cfr_rcc = dp_get_cfr_rcc,
  12423. .txrx_set_cfr_rcc = dp_set_cfr_rcc,
  12424. .txrx_get_cfr_dbg_stats = dp_get_cfr_dbg_stats,
  12425. .txrx_clear_cfr_dbg_stats = dp_clear_cfr_dbg_stats,
  12426. };
  12427. #endif
  12428. #ifdef WLAN_SUPPORT_MSCS
  12429. static struct cdp_mscs_ops dp_ops_mscs = {
  12430. .mscs_peer_lookup_n_get_priority = dp_mscs_peer_lookup_n_get_priority,
  12431. };
  12432. #endif
  12433. #ifdef WLAN_SUPPORT_MESH_LATENCY
  12434. static struct cdp_mesh_latency_ops dp_ops_mesh_latency = {
  12435. .mesh_latency_update_peer_parameter =
  12436. dp_mesh_latency_update_peer_parameter,
  12437. };
  12438. #endif
  12439. #ifdef WLAN_SUPPORT_SCS
  12440. static struct cdp_scs_ops dp_ops_scs = {
  12441. .scs_peer_lookup_n_rule_match = dp_scs_peer_lookup_n_rule_match,
  12442. };
  12443. #endif
  12444. #ifdef CONFIG_SAWF_DEF_QUEUES
  12445. static struct cdp_sawf_ops dp_ops_sawf = {
  12446. .sawf_def_queues_map_req = dp_sawf_def_queues_map_req,
  12447. .sawf_def_queues_unmap_req = dp_sawf_def_queues_unmap_req,
  12448. .sawf_def_queues_get_map_report =
  12449. dp_sawf_def_queues_get_map_report,
  12450. #ifdef CONFIG_SAWF_STATS
  12451. .txrx_get_peer_sawf_delay_stats = dp_sawf_get_peer_delay_stats,
  12452. .txrx_get_peer_sawf_tx_stats = dp_sawf_get_peer_tx_stats,
  12453. .sawf_mpdu_stats_req = dp_sawf_mpdu_stats_req,
  12454. .sawf_mpdu_details_stats_req = dp_sawf_mpdu_details_stats_req,
  12455. .txrx_sawf_set_mov_avg_params = dp_sawf_set_mov_avg_params,
  12456. .txrx_sawf_set_sla_params = dp_sawf_set_sla_params,
  12457. .txrx_sawf_init_telemtery_params = dp_sawf_init_telemetry_params,
  12458. .telemetry_get_throughput_stats = dp_sawf_get_tx_stats,
  12459. .telemetry_get_mpdu_stats = dp_sawf_get_mpdu_sched_stats,
  12460. .telemetry_get_drop_stats = dp_sawf_get_drop_stats,
  12461. .peer_config_ul = dp_sawf_peer_config_ul,
  12462. .swaf_peer_is_sla_configured = dp_swaf_peer_is_sla_configured,
  12463. #endif
  12464. };
  12465. #endif
  12466. #if defined(DP_POWER_SAVE) || defined(FEATURE_RUNTIME_PM)
  12467. /**
  12468. * dp_flush_ring_hptp() - Update ring shadow
  12469. * register HP/TP address when runtime
  12470. * resume
  12471. * @soc: DP soc context
  12472. * @hal_srng: srng
  12473. *
  12474. * Return: None
  12475. */
  12476. static
  12477. void dp_flush_ring_hptp(struct dp_soc *soc, hal_ring_handle_t hal_srng)
  12478. {
  12479. if (hal_srng && hal_srng_get_clear_event(hal_srng,
  12480. HAL_SRNG_FLUSH_EVENT)) {
  12481. /* Acquire the lock */
  12482. hal_srng_access_start(soc->hal_soc, hal_srng);
  12483. hal_srng_access_end(soc->hal_soc, hal_srng);
  12484. hal_srng_set_flush_last_ts(hal_srng);
  12485. dp_debug("flushed");
  12486. }
  12487. }
  12488. #endif
  12489. #ifdef DP_TX_TRACKING
  12490. #define DP_TX_COMP_MAX_LATENCY_MS 60000
  12491. /**
  12492. * dp_tx_comp_delay_check() - calculate time latency for tx completion per pkt
  12493. * @tx_desc: tx descriptor
  12494. *
  12495. * Calculate time latency for tx completion per pkt and trigger self recovery
  12496. * when the delay is more than threshold value.
  12497. *
  12498. * Return: True if delay is more than threshold
  12499. */
  12500. static bool dp_tx_comp_delay_check(struct dp_tx_desc_s *tx_desc)
  12501. {
  12502. uint64_t time_latency, timestamp_tick = tx_desc->timestamp_tick;
  12503. qdf_ktime_t current_time = qdf_ktime_real_get();
  12504. qdf_ktime_t timestamp = tx_desc->timestamp;
  12505. if (dp_tx_pkt_tracepoints_enabled()) {
  12506. if (!timestamp)
  12507. return false;
  12508. time_latency = qdf_ktime_to_ms(current_time) -
  12509. qdf_ktime_to_ms(timestamp);
  12510. if (time_latency >= DP_TX_COMP_MAX_LATENCY_MS) {
  12511. dp_err_rl("enqueued: %llu ms, current : %llu ms",
  12512. timestamp, current_time);
  12513. return true;
  12514. }
  12515. } else {
  12516. if (!timestamp_tick)
  12517. return false;
  12518. current_time = qdf_system_ticks();
  12519. time_latency = qdf_system_ticks_to_msecs(current_time -
  12520. timestamp_tick);
  12521. if (time_latency >= DP_TX_COMP_MAX_LATENCY_MS) {
  12522. dp_err_rl("enqueued: %u ms, current : %u ms",
  12523. qdf_system_ticks_to_msecs(timestamp_tick),
  12524. qdf_system_ticks_to_msecs(current_time));
  12525. return true;
  12526. }
  12527. }
  12528. return false;
  12529. }
  12530. /**
  12531. * dp_find_missing_tx_comp() - check for leaked descriptor in tx path
  12532. * @soc: DP SOC context
  12533. *
  12534. * Parse through descriptors in all pools and validate magic number and
  12535. * completion time. Trigger self recovery if magic value is corrupted.
  12536. *
  12537. * Return: None.
  12538. */
  12539. static void dp_find_missing_tx_comp(struct dp_soc *soc)
  12540. {
  12541. uint8_t i;
  12542. uint32_t j;
  12543. uint32_t num_desc, page_id, offset;
  12544. uint16_t num_desc_per_page;
  12545. struct dp_tx_desc_s *tx_desc = NULL;
  12546. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  12547. for (i = 0; i < MAX_TXDESC_POOLS; i++) {
  12548. tx_desc_pool = &soc->tx_desc[i];
  12549. if (!(tx_desc_pool->pool_size) ||
  12550. IS_TX_DESC_POOL_STATUS_INACTIVE(tx_desc_pool) ||
  12551. !(tx_desc_pool->desc_pages.cacheable_pages))
  12552. continue;
  12553. num_desc = tx_desc_pool->pool_size;
  12554. num_desc_per_page =
  12555. tx_desc_pool->desc_pages.num_element_per_page;
  12556. for (j = 0; j < num_desc; j++) {
  12557. page_id = j / num_desc_per_page;
  12558. offset = j % num_desc_per_page;
  12559. if (qdf_unlikely(!(tx_desc_pool->
  12560. desc_pages.cacheable_pages)))
  12561. break;
  12562. tx_desc = dp_tx_desc_find(soc, i, page_id, offset);
  12563. if (tx_desc->magic == DP_TX_MAGIC_PATTERN_FREE) {
  12564. continue;
  12565. } else if (tx_desc->magic ==
  12566. DP_TX_MAGIC_PATTERN_INUSE) {
  12567. if (dp_tx_comp_delay_check(tx_desc)) {
  12568. dp_err_rl("Tx completion not rcvd for id: %u",
  12569. tx_desc->id);
  12570. if (tx_desc->vdev_id == DP_INVALID_VDEV_ID) {
  12571. tx_desc->flags |= DP_TX_DESC_FLAG_FLUSH;
  12572. dp_err_rl("Freed tx_desc %u",
  12573. tx_desc->id);
  12574. dp_tx_comp_free_buf(soc,
  12575. tx_desc,
  12576. false);
  12577. dp_tx_desc_release(tx_desc, i);
  12578. DP_STATS_INC(soc,
  12579. tx.tx_comp_force_freed, 1);
  12580. }
  12581. }
  12582. } else {
  12583. dp_err_rl("tx desc %u corrupted, flags: 0x%x",
  12584. tx_desc->id, tx_desc->flags);
  12585. }
  12586. }
  12587. }
  12588. }
  12589. #else
  12590. static inline void dp_find_missing_tx_comp(struct dp_soc *soc)
  12591. {
  12592. }
  12593. #endif
  12594. #ifdef FEATURE_RUNTIME_PM
  12595. /**
  12596. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  12597. * @soc_hdl: Datapath soc handle
  12598. * @pdev_id: id of data path pdev handle
  12599. *
  12600. * DP is ready to runtime suspend if there are no pending TX packets.
  12601. *
  12602. * Return: QDF_STATUS
  12603. */
  12604. static QDF_STATUS dp_runtime_suspend(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  12605. {
  12606. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12607. struct dp_pdev *pdev;
  12608. uint8_t i;
  12609. int32_t tx_pending;
  12610. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12611. if (!pdev) {
  12612. dp_err("pdev is NULL");
  12613. return QDF_STATUS_E_INVAL;
  12614. }
  12615. /* Abort if there are any pending TX packets */
  12616. tx_pending = dp_get_tx_pending(dp_pdev_to_cdp_pdev(pdev));
  12617. if (tx_pending) {
  12618. dp_info_rl("%pK: Abort suspend due to pending TX packets %d",
  12619. soc, tx_pending);
  12620. dp_find_missing_tx_comp(soc);
  12621. /* perform a force flush if tx is pending */
  12622. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  12623. hal_srng_set_event(soc->tcl_data_ring[i].hal_srng,
  12624. HAL_SRNG_FLUSH_EVENT);
  12625. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  12626. }
  12627. qdf_atomic_set(&soc->tx_pending_rtpm, 0);
  12628. return QDF_STATUS_E_AGAIN;
  12629. }
  12630. if (dp_runtime_get_refcount(soc)) {
  12631. dp_init_info("refcount: %d", dp_runtime_get_refcount(soc));
  12632. return QDF_STATUS_E_AGAIN;
  12633. }
  12634. if (soc->intr_mode == DP_INTR_POLL)
  12635. qdf_timer_stop(&soc->int_timer);
  12636. dp_rx_fst_update_pm_suspend_status(soc, true);
  12637. return QDF_STATUS_SUCCESS;
  12638. }
  12639. #define DP_FLUSH_WAIT_CNT 10
  12640. #define DP_RUNTIME_SUSPEND_WAIT_MS 10
  12641. /**
  12642. * dp_runtime_resume() - ensure DP is ready to runtime resume
  12643. * @soc_hdl: Datapath soc handle
  12644. * @pdev_id: id of data path pdev handle
  12645. *
  12646. * Resume DP for runtime PM.
  12647. *
  12648. * Return: QDF_STATUS
  12649. */
  12650. static QDF_STATUS dp_runtime_resume(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  12651. {
  12652. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12653. int i, suspend_wait = 0;
  12654. if (soc->intr_mode == DP_INTR_POLL)
  12655. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  12656. /*
  12657. * Wait until dp runtime refcount becomes zero or time out, then flush
  12658. * pending tx for runtime suspend.
  12659. */
  12660. while (dp_runtime_get_refcount(soc) &&
  12661. suspend_wait < DP_FLUSH_WAIT_CNT) {
  12662. qdf_sleep(DP_RUNTIME_SUSPEND_WAIT_MS);
  12663. suspend_wait++;
  12664. }
  12665. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  12666. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  12667. }
  12668. qdf_atomic_set(&soc->tx_pending_rtpm, 0);
  12669. dp_flush_ring_hptp(soc, soc->reo_cmd_ring.hal_srng);
  12670. dp_rx_fst_update_pm_suspend_status(soc, false);
  12671. return QDF_STATUS_SUCCESS;
  12672. }
  12673. #endif /* FEATURE_RUNTIME_PM */
  12674. /**
  12675. * dp_tx_get_success_ack_stats() - get tx success completion count
  12676. * @soc_hdl: Datapath soc handle
  12677. * @vdev_id: vdev identifier
  12678. *
  12679. * Return: tx success ack count
  12680. */
  12681. static uint32_t dp_tx_get_success_ack_stats(struct cdp_soc_t *soc_hdl,
  12682. uint8_t vdev_id)
  12683. {
  12684. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12685. struct cdp_vdev_stats *vdev_stats = NULL;
  12686. uint32_t tx_success;
  12687. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  12688. DP_MOD_ID_CDP);
  12689. if (!vdev) {
  12690. dp_cdp_err("%pK: Invalid vdev id %d", soc, vdev_id);
  12691. return 0;
  12692. }
  12693. vdev_stats = qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  12694. if (!vdev_stats) {
  12695. dp_cdp_err("%pK: DP alloc failure - unable to get alloc vdev stats", soc);
  12696. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12697. return 0;
  12698. }
  12699. dp_aggregate_vdev_stats(vdev, vdev_stats);
  12700. tx_success = vdev_stats->tx.tx_success.num;
  12701. qdf_mem_free(vdev_stats);
  12702. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12703. return tx_success;
  12704. }
  12705. #ifdef WLAN_SUPPORT_DATA_STALL
  12706. /**
  12707. * dp_register_data_stall_detect_cb() - register data stall callback
  12708. * @soc_hdl: Datapath soc handle
  12709. * @pdev_id: id of data path pdev handle
  12710. * @data_stall_detect_callback: data stall callback function
  12711. *
  12712. * Return: QDF_STATUS Enumeration
  12713. */
  12714. static
  12715. QDF_STATUS dp_register_data_stall_detect_cb(
  12716. struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12717. data_stall_detect_cb data_stall_detect_callback)
  12718. {
  12719. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12720. struct dp_pdev *pdev;
  12721. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12722. if (!pdev) {
  12723. dp_err("pdev NULL!");
  12724. return QDF_STATUS_E_INVAL;
  12725. }
  12726. pdev->data_stall_detect_callback = data_stall_detect_callback;
  12727. return QDF_STATUS_SUCCESS;
  12728. }
  12729. /**
  12730. * dp_deregister_data_stall_detect_cb() - de-register data stall callback
  12731. * @soc_hdl: Datapath soc handle
  12732. * @pdev_id: id of data path pdev handle
  12733. * @data_stall_detect_callback: data stall callback function
  12734. *
  12735. * Return: QDF_STATUS Enumeration
  12736. */
  12737. static
  12738. QDF_STATUS dp_deregister_data_stall_detect_cb(
  12739. struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12740. data_stall_detect_cb data_stall_detect_callback)
  12741. {
  12742. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12743. struct dp_pdev *pdev;
  12744. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12745. if (!pdev) {
  12746. dp_err("pdev NULL!");
  12747. return QDF_STATUS_E_INVAL;
  12748. }
  12749. pdev->data_stall_detect_callback = NULL;
  12750. return QDF_STATUS_SUCCESS;
  12751. }
  12752. /**
  12753. * dp_txrx_post_data_stall_event() - post data stall event
  12754. * @soc_hdl: Datapath soc handle
  12755. * @indicator: Module triggering data stall
  12756. * @data_stall_type: data stall event type
  12757. * @pdev_id: pdev id
  12758. * @vdev_id_bitmap: vdev id bitmap
  12759. * @recovery_type: data stall recovery type
  12760. *
  12761. * Return: None
  12762. */
  12763. static void
  12764. dp_txrx_post_data_stall_event(struct cdp_soc_t *soc_hdl,
  12765. enum data_stall_log_event_indicator indicator,
  12766. enum data_stall_log_event_type data_stall_type,
  12767. uint32_t pdev_id, uint32_t vdev_id_bitmap,
  12768. enum data_stall_log_recovery_type recovery_type)
  12769. {
  12770. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12771. struct data_stall_event_info data_stall_info;
  12772. struct dp_pdev *pdev;
  12773. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12774. if (!pdev) {
  12775. dp_err("pdev NULL!");
  12776. return;
  12777. }
  12778. if (!pdev->data_stall_detect_callback) {
  12779. dp_err("data stall cb not registered!");
  12780. return;
  12781. }
  12782. dp_info("data_stall_type: %x pdev_id: %d",
  12783. data_stall_type, pdev_id);
  12784. data_stall_info.indicator = indicator;
  12785. data_stall_info.data_stall_type = data_stall_type;
  12786. data_stall_info.vdev_id_bitmap = vdev_id_bitmap;
  12787. data_stall_info.pdev_id = pdev_id;
  12788. data_stall_info.recovery_type = recovery_type;
  12789. pdev->data_stall_detect_callback(&data_stall_info);
  12790. }
  12791. #endif /* WLAN_SUPPORT_DATA_STALL */
  12792. #ifdef WLAN_FEATURE_STATS_EXT
  12793. /* rx hw stats event wait timeout in ms */
  12794. #define DP_REO_STATUS_STATS_TIMEOUT 850
  12795. /**
  12796. * dp_txrx_ext_stats_request() - request dp txrx extended stats request
  12797. * @soc_hdl: soc handle
  12798. * @pdev_id: pdev id
  12799. * @req: stats request
  12800. *
  12801. * Return: QDF_STATUS
  12802. */
  12803. static QDF_STATUS
  12804. dp_txrx_ext_stats_request(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12805. struct cdp_txrx_ext_stats *req)
  12806. {
  12807. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12808. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12809. int i = 0;
  12810. int tcl_ring_full = 0;
  12811. if (!pdev) {
  12812. dp_err("pdev is null");
  12813. return QDF_STATUS_E_INVAL;
  12814. }
  12815. dp_aggregate_pdev_stats(pdev);
  12816. for(i = 0 ; i < MAX_TCL_DATA_RINGS; i++)
  12817. tcl_ring_full += soc->stats.tx.tcl_ring_full[i];
  12818. req->tx_msdu_enqueue = pdev->stats.tx_i.processed.num;
  12819. req->tx_msdu_overflow = tcl_ring_full;
  12820. /* Error rate at LMAC */
  12821. req->rx_mpdu_received = soc->ext_stats.rx_mpdu_received +
  12822. pdev->stats.err.fw_reported_rxdma_error;
  12823. /* only count error source from RXDMA */
  12824. req->rx_mpdu_error = pdev->stats.err.fw_reported_rxdma_error;
  12825. /* Error rate at above the MAC */
  12826. req->rx_mpdu_delivered = soc->ext_stats.rx_mpdu_received;
  12827. req->rx_mpdu_missed = pdev->stats.err.reo_error;
  12828. dp_info("ext stats: tx_msdu_enq = %u, tx_msdu_overflow = %u, "
  12829. "rx_mpdu_receive = %u, rx_mpdu_delivered = %u, "
  12830. "rx_mpdu_missed = %u, rx_mpdu_error = %u",
  12831. req->tx_msdu_enqueue,
  12832. req->tx_msdu_overflow,
  12833. req->rx_mpdu_received,
  12834. req->rx_mpdu_delivered,
  12835. req->rx_mpdu_missed,
  12836. req->rx_mpdu_error);
  12837. return QDF_STATUS_SUCCESS;
  12838. }
  12839. /**
  12840. * dp_rx_hw_stats_cb() - request rx hw stats response callback
  12841. * @soc: soc handle
  12842. * @cb_ctxt: callback context
  12843. * @reo_status: reo command response status
  12844. *
  12845. * Return: None
  12846. */
  12847. static void dp_rx_hw_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  12848. union hal_reo_status *reo_status)
  12849. {
  12850. struct dp_req_rx_hw_stats_t *rx_hw_stats = cb_ctxt;
  12851. struct hal_reo_queue_status *queue_status = &reo_status->queue_status;
  12852. bool is_query_timeout;
  12853. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  12854. is_query_timeout = rx_hw_stats->is_query_timeout;
  12855. /* free the cb_ctxt if all pending tid stats query is received */
  12856. if (qdf_atomic_dec_and_test(&rx_hw_stats->pending_tid_stats_cnt)) {
  12857. if (!is_query_timeout) {
  12858. qdf_event_set(&soc->rx_hw_stats_event);
  12859. soc->is_last_stats_ctx_init = false;
  12860. }
  12861. qdf_mem_free(rx_hw_stats);
  12862. }
  12863. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  12864. dp_info("REO stats failure %d",
  12865. queue_status->header.status);
  12866. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12867. return;
  12868. }
  12869. if (!is_query_timeout) {
  12870. soc->ext_stats.rx_mpdu_received +=
  12871. queue_status->mpdu_frms_cnt;
  12872. soc->ext_stats.rx_mpdu_missed +=
  12873. queue_status->hole_cnt;
  12874. }
  12875. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12876. }
  12877. /**
  12878. * dp_request_rx_hw_stats() - request rx hardware stats
  12879. * @soc_hdl: soc handle
  12880. * @vdev_id: vdev id
  12881. *
  12882. * Return: None
  12883. */
  12884. static QDF_STATUS
  12885. dp_request_rx_hw_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id)
  12886. {
  12887. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12888. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  12889. DP_MOD_ID_CDP);
  12890. struct dp_peer *peer = NULL;
  12891. QDF_STATUS status;
  12892. struct dp_req_rx_hw_stats_t *rx_hw_stats;
  12893. int rx_stats_sent_cnt = 0;
  12894. uint32_t last_rx_mpdu_received;
  12895. uint32_t last_rx_mpdu_missed;
  12896. if (!vdev) {
  12897. dp_err("vdev is null for vdev_id: %u", vdev_id);
  12898. status = QDF_STATUS_E_INVAL;
  12899. goto out;
  12900. }
  12901. peer = dp_vdev_bss_peer_ref_n_get(soc, vdev, DP_MOD_ID_CDP);
  12902. if (!peer) {
  12903. dp_err("Peer is NULL");
  12904. status = QDF_STATUS_E_INVAL;
  12905. goto out;
  12906. }
  12907. rx_hw_stats = qdf_mem_malloc(sizeof(*rx_hw_stats));
  12908. if (!rx_hw_stats) {
  12909. dp_err("malloc failed for hw stats structure");
  12910. status = QDF_STATUS_E_INVAL;
  12911. goto out;
  12912. }
  12913. qdf_event_reset(&soc->rx_hw_stats_event);
  12914. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  12915. /* save the last soc cumulative stats and reset it to 0 */
  12916. last_rx_mpdu_received = soc->ext_stats.rx_mpdu_received;
  12917. last_rx_mpdu_missed = soc->ext_stats.rx_mpdu_missed;
  12918. soc->ext_stats.rx_mpdu_received = 0;
  12919. soc->ext_stats.rx_mpdu_missed = 0;
  12920. dp_debug("HW stats query start");
  12921. rx_stats_sent_cnt =
  12922. dp_peer_rxtid_stats(peer, dp_rx_hw_stats_cb, rx_hw_stats);
  12923. if (!rx_stats_sent_cnt) {
  12924. dp_err("no tid stats sent successfully");
  12925. qdf_mem_free(rx_hw_stats);
  12926. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12927. status = QDF_STATUS_E_INVAL;
  12928. goto out;
  12929. }
  12930. qdf_atomic_set(&rx_hw_stats->pending_tid_stats_cnt,
  12931. rx_stats_sent_cnt);
  12932. rx_hw_stats->is_query_timeout = false;
  12933. soc->is_last_stats_ctx_init = true;
  12934. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12935. status = qdf_wait_single_event(&soc->rx_hw_stats_event,
  12936. DP_REO_STATUS_STATS_TIMEOUT);
  12937. dp_debug("HW stats query end with %d", rx_stats_sent_cnt);
  12938. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  12939. if (status != QDF_STATUS_SUCCESS) {
  12940. dp_info("partial rx hw stats event collected with %d",
  12941. qdf_atomic_read(
  12942. &rx_hw_stats->pending_tid_stats_cnt));
  12943. if (soc->is_last_stats_ctx_init)
  12944. rx_hw_stats->is_query_timeout = true;
  12945. /*
  12946. * If query timeout happened, use the last saved stats
  12947. * for this time query.
  12948. */
  12949. soc->ext_stats.rx_mpdu_received = last_rx_mpdu_received;
  12950. soc->ext_stats.rx_mpdu_missed = last_rx_mpdu_missed;
  12951. DP_STATS_INC(soc, rx.rx_hw_stats_timeout, 1);
  12952. }
  12953. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12954. out:
  12955. if (peer)
  12956. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  12957. if (vdev)
  12958. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12959. DP_STATS_INC(soc, rx.rx_hw_stats_requested, 1);
  12960. return status;
  12961. }
  12962. /**
  12963. * dp_reset_rx_hw_ext_stats() - Reset rx hardware ext stats
  12964. * @soc_hdl: soc handle
  12965. *
  12966. * Return: None
  12967. */
  12968. static
  12969. void dp_reset_rx_hw_ext_stats(struct cdp_soc_t *soc_hdl)
  12970. {
  12971. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12972. soc->ext_stats.rx_mpdu_received = 0;
  12973. soc->ext_stats.rx_mpdu_missed = 0;
  12974. }
  12975. #endif /* WLAN_FEATURE_STATS_EXT */
  12976. static
  12977. uint32_t dp_get_tx_rings_grp_bitmap(struct cdp_soc_t *soc_hdl)
  12978. {
  12979. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12980. return soc->wlan_cfg_ctx->tx_rings_grp_bitmap;
  12981. }
  12982. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  12983. /**
  12984. * dp_mark_first_wakeup_packet() - set flag to indicate that
  12985. * fw is compatible for marking first packet after wow wakeup
  12986. * @soc_hdl: Datapath soc handle
  12987. * @pdev_id: id of data path pdev handle
  12988. * @value: 1 for enabled/ 0 for disabled
  12989. *
  12990. * Return: None
  12991. */
  12992. static void dp_mark_first_wakeup_packet(struct cdp_soc_t *soc_hdl,
  12993. uint8_t pdev_id, uint8_t value)
  12994. {
  12995. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12996. struct dp_pdev *pdev;
  12997. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12998. if (!pdev) {
  12999. dp_err("pdev is NULL");
  13000. return;
  13001. }
  13002. pdev->is_first_wakeup_packet = value;
  13003. }
  13004. #endif
  13005. #ifdef WLAN_FEATURE_PEER_TXQ_FLUSH_CONF
  13006. /**
  13007. * dp_set_peer_txq_flush_config() - Set the peer txq flush configuration
  13008. * @soc_hdl: Opaque handle to the DP soc object
  13009. * @vdev_id: VDEV identifier
  13010. * @mac: MAC address of the peer
  13011. * @ac: access category mask
  13012. * @tid: TID mask
  13013. * @policy: Flush policy
  13014. *
  13015. * Return: 0 on success, errno on failure
  13016. */
  13017. static int dp_set_peer_txq_flush_config(struct cdp_soc_t *soc_hdl,
  13018. uint8_t vdev_id, uint8_t *mac,
  13019. uint8_t ac, uint32_t tid,
  13020. enum cdp_peer_txq_flush_policy policy)
  13021. {
  13022. struct dp_soc *soc;
  13023. if (!soc_hdl) {
  13024. dp_err("soc is null");
  13025. return -EINVAL;
  13026. }
  13027. soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13028. return target_if_peer_txq_flush_config(soc->ctrl_psoc, vdev_id,
  13029. mac, ac, tid, policy);
  13030. }
  13031. #endif
  13032. #ifdef CONNECTIVITY_PKTLOG
  13033. /**
  13034. * dp_register_packetdump_callback() - registers
  13035. * tx data packet, tx mgmt. packet and rx data packet
  13036. * dump callback handler.
  13037. *
  13038. * @soc_hdl: Datapath soc handle
  13039. * @pdev_id: id of data path pdev handle
  13040. * @dp_tx_packetdump_cb: tx packetdump cb
  13041. * @dp_rx_packetdump_cb: rx packetdump cb
  13042. *
  13043. * This function is used to register tx data pkt, tx mgmt.
  13044. * pkt and rx data pkt dump callback
  13045. *
  13046. * Return: None
  13047. *
  13048. */
  13049. static inline
  13050. void dp_register_packetdump_callback(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  13051. ol_txrx_pktdump_cb dp_tx_packetdump_cb,
  13052. ol_txrx_pktdump_cb dp_rx_packetdump_cb)
  13053. {
  13054. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13055. struct dp_pdev *pdev;
  13056. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13057. if (!pdev) {
  13058. dp_err("pdev is NULL!");
  13059. return;
  13060. }
  13061. pdev->dp_tx_packetdump_cb = dp_tx_packetdump_cb;
  13062. pdev->dp_rx_packetdump_cb = dp_rx_packetdump_cb;
  13063. }
  13064. /**
  13065. * dp_deregister_packetdump_callback() - deregidters
  13066. * tx data packet, tx mgmt. packet and rx data packet
  13067. * dump callback handler
  13068. * @soc_hdl: Datapath soc handle
  13069. * @pdev_id: id of data path pdev handle
  13070. *
  13071. * This function is used to deregidter tx data pkt.,
  13072. * tx mgmt. pkt and rx data pkt. dump callback
  13073. *
  13074. * Return: None
  13075. *
  13076. */
  13077. static inline
  13078. void dp_deregister_packetdump_callback(struct cdp_soc_t *soc_hdl,
  13079. uint8_t pdev_id)
  13080. {
  13081. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13082. struct dp_pdev *pdev;
  13083. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13084. if (!pdev) {
  13085. dp_err("pdev is NULL!");
  13086. return;
  13087. }
  13088. pdev->dp_tx_packetdump_cb = NULL;
  13089. pdev->dp_rx_packetdump_cb = NULL;
  13090. }
  13091. #endif
  13092. #ifdef FEATURE_RX_LINKSPEED_ROAM_TRIGGER
  13093. /**
  13094. * dp_set_bus_vote_lvl_high() - Take a vote on bus bandwidth from dp
  13095. * @soc_hdl: Datapath soc handle
  13096. * @high: whether the bus bw is high or not
  13097. *
  13098. * Return: void
  13099. */
  13100. static void
  13101. dp_set_bus_vote_lvl_high(ol_txrx_soc_handle soc_hdl, bool high)
  13102. {
  13103. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13104. soc->high_throughput = high;
  13105. }
  13106. /**
  13107. * dp_get_bus_vote_lvl_high() - get bus bandwidth vote to dp
  13108. * @soc_hdl: Datapath soc handle
  13109. *
  13110. * Return: bool
  13111. */
  13112. static bool
  13113. dp_get_bus_vote_lvl_high(ol_txrx_soc_handle soc_hdl)
  13114. {
  13115. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13116. return soc->high_throughput;
  13117. }
  13118. #endif
  13119. #ifdef DP_PEER_EXTENDED_API
  13120. static struct cdp_misc_ops dp_ops_misc = {
  13121. #ifdef FEATURE_WLAN_TDLS
  13122. .tx_non_std = dp_tx_non_std,
  13123. #endif /* FEATURE_WLAN_TDLS */
  13124. .get_opmode = dp_get_opmode,
  13125. #ifdef FEATURE_RUNTIME_PM
  13126. .runtime_suspend = dp_runtime_suspend,
  13127. .runtime_resume = dp_runtime_resume,
  13128. #endif /* FEATURE_RUNTIME_PM */
  13129. .get_num_rx_contexts = dp_get_num_rx_contexts,
  13130. .get_tx_ack_stats = dp_tx_get_success_ack_stats,
  13131. #ifdef WLAN_SUPPORT_DATA_STALL
  13132. .txrx_data_stall_cb_register = dp_register_data_stall_detect_cb,
  13133. .txrx_data_stall_cb_deregister = dp_deregister_data_stall_detect_cb,
  13134. .txrx_post_data_stall_event = dp_txrx_post_data_stall_event,
  13135. #endif
  13136. #ifdef WLAN_FEATURE_STATS_EXT
  13137. .txrx_ext_stats_request = dp_txrx_ext_stats_request,
  13138. .request_rx_hw_stats = dp_request_rx_hw_stats,
  13139. .reset_rx_hw_ext_stats = dp_reset_rx_hw_ext_stats,
  13140. #endif /* WLAN_FEATURE_STATS_EXT */
  13141. .vdev_inform_ll_conn = dp_vdev_inform_ll_conn,
  13142. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  13143. .set_swlm_enable = dp_soc_set_swlm_enable,
  13144. .is_swlm_enabled = dp_soc_is_swlm_enabled,
  13145. #endif
  13146. .display_txrx_hw_info = dp_display_srng_info,
  13147. .get_tx_rings_grp_bitmap = dp_get_tx_rings_grp_bitmap,
  13148. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  13149. .mark_first_wakeup_packet = dp_mark_first_wakeup_packet,
  13150. #endif
  13151. #ifdef WLAN_FEATURE_PEER_TXQ_FLUSH_CONF
  13152. .set_peer_txq_flush_config = dp_set_peer_txq_flush_config,
  13153. #endif
  13154. #ifdef CONNECTIVITY_PKTLOG
  13155. .register_pktdump_cb = dp_register_packetdump_callback,
  13156. .unregister_pktdump_cb = dp_deregister_packetdump_callback,
  13157. #endif
  13158. #ifdef FEATURE_RX_LINKSPEED_ROAM_TRIGGER
  13159. .set_bus_vote_lvl_high = dp_set_bus_vote_lvl_high,
  13160. .get_bus_vote_lvl_high = dp_get_bus_vote_lvl_high,
  13161. #endif
  13162. };
  13163. #endif
  13164. #ifdef DP_FLOW_CTL
  13165. static struct cdp_flowctl_ops dp_ops_flowctl = {
  13166. /* WIFI 3.0 DP implement as required. */
  13167. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  13168. .flow_pool_map_handler = dp_tx_flow_pool_map,
  13169. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  13170. .register_pause_cb = dp_txrx_register_pause_cb,
  13171. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  13172. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  13173. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  13174. };
  13175. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  13176. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13177. };
  13178. #endif
  13179. #ifdef IPA_OFFLOAD
  13180. static struct cdp_ipa_ops dp_ops_ipa = {
  13181. .ipa_get_resource = dp_ipa_get_resource,
  13182. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  13183. .ipa_iounmap_doorbell_vaddr = dp_ipa_iounmap_doorbell_vaddr,
  13184. .ipa_op_response = dp_ipa_op_response,
  13185. .ipa_register_op_cb = dp_ipa_register_op_cb,
  13186. .ipa_deregister_op_cb = dp_ipa_deregister_op_cb,
  13187. .ipa_get_stat = dp_ipa_get_stat,
  13188. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  13189. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  13190. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  13191. .ipa_setup = dp_ipa_setup,
  13192. .ipa_cleanup = dp_ipa_cleanup,
  13193. .ipa_setup_iface = dp_ipa_setup_iface,
  13194. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  13195. .ipa_enable_pipes = dp_ipa_enable_pipes,
  13196. .ipa_disable_pipes = dp_ipa_disable_pipes,
  13197. .ipa_set_perf_level = dp_ipa_set_perf_level,
  13198. .ipa_rx_intrabss_fwd = dp_ipa_rx_intrabss_fwd,
  13199. .ipa_tx_buf_smmu_mapping = dp_ipa_tx_buf_smmu_mapping,
  13200. .ipa_tx_buf_smmu_unmapping = dp_ipa_tx_buf_smmu_unmapping,
  13201. #ifdef QCA_ENHANCED_STATS_SUPPORT
  13202. .ipa_update_peer_rx_stats = dp_ipa_update_peer_rx_stats,
  13203. #endif
  13204. #ifdef IPA_WDS_EASYMESH_FEATURE
  13205. .ipa_ast_create = dp_ipa_ast_create,
  13206. #endif
  13207. };
  13208. #endif
  13209. #ifdef DP_POWER_SAVE
  13210. static QDF_STATUS dp_bus_suspend(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13211. {
  13212. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13213. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13214. int timeout = SUSPEND_DRAIN_WAIT;
  13215. int drain_wait_delay = 50; /* 50 ms */
  13216. int32_t tx_pending;
  13217. if (qdf_unlikely(!pdev)) {
  13218. dp_err("pdev is NULL");
  13219. return QDF_STATUS_E_INVAL;
  13220. }
  13221. /* Abort if there are any pending TX packets */
  13222. while ((tx_pending = dp_get_tx_pending((struct cdp_pdev *)pdev))) {
  13223. qdf_sleep(drain_wait_delay);
  13224. if (timeout <= 0) {
  13225. dp_info("TX frames are pending %d, abort suspend",
  13226. tx_pending);
  13227. dp_find_missing_tx_comp(soc);
  13228. return QDF_STATUS_E_TIMEOUT;
  13229. }
  13230. timeout = timeout - drain_wait_delay;
  13231. }
  13232. if (soc->intr_mode == DP_INTR_POLL)
  13233. qdf_timer_stop(&soc->int_timer);
  13234. /* Stop monitor reap timer and reap any pending frames in ring */
  13235. dp_monitor_reap_timer_suspend(soc);
  13236. dp_suspend_fse_cache_flush(soc);
  13237. dp_rx_fst_update_pm_suspend_status(soc, true);
  13238. return QDF_STATUS_SUCCESS;
  13239. }
  13240. static QDF_STATUS dp_bus_resume(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13241. {
  13242. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13243. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13244. uint8_t i;
  13245. if (qdf_unlikely(!pdev)) {
  13246. dp_err("pdev is NULL");
  13247. return QDF_STATUS_E_INVAL;
  13248. }
  13249. if (soc->intr_mode == DP_INTR_POLL)
  13250. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  13251. /* Start monitor reap timer */
  13252. dp_monitor_reap_timer_start(soc, CDP_MON_REAP_SOURCE_ANY);
  13253. dp_resume_fse_cache_flush(soc);
  13254. for (i = 0; i < soc->num_tcl_data_rings; i++)
  13255. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  13256. dp_flush_ring_hptp(soc, soc->reo_cmd_ring.hal_srng);
  13257. dp_rx_fst_update_pm_suspend_status(soc, false);
  13258. dp_rx_fst_requeue_wq(soc);
  13259. return QDF_STATUS_SUCCESS;
  13260. }
  13261. /**
  13262. * dp_process_wow_ack_rsp() - process wow ack response
  13263. * @soc_hdl: datapath soc handle
  13264. * @pdev_id: data path pdev handle id
  13265. *
  13266. * Return: none
  13267. */
  13268. static void dp_process_wow_ack_rsp(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13269. {
  13270. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13271. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13272. if (qdf_unlikely(!pdev)) {
  13273. dp_err("pdev is NULL");
  13274. return;
  13275. }
  13276. /*
  13277. * As part of wow enable FW disables the mon status ring and in wow ack
  13278. * response from FW reap mon status ring to make sure no packets pending
  13279. * in the ring.
  13280. */
  13281. dp_monitor_reap_timer_suspend(soc);
  13282. }
  13283. /**
  13284. * dp_process_target_suspend_req() - process target suspend request
  13285. * @soc_hdl: datapath soc handle
  13286. * @pdev_id: data path pdev handle id
  13287. *
  13288. * Return: none
  13289. */
  13290. static void dp_process_target_suspend_req(struct cdp_soc_t *soc_hdl,
  13291. uint8_t pdev_id)
  13292. {
  13293. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13294. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13295. if (qdf_unlikely(!pdev)) {
  13296. dp_err("pdev is NULL");
  13297. return;
  13298. }
  13299. /* Stop monitor reap timer and reap any pending frames in ring */
  13300. dp_monitor_reap_timer_suspend(soc);
  13301. }
  13302. static struct cdp_bus_ops dp_ops_bus = {
  13303. .bus_suspend = dp_bus_suspend,
  13304. .bus_resume = dp_bus_resume,
  13305. .process_wow_ack_rsp = dp_process_wow_ack_rsp,
  13306. .process_target_suspend_req = dp_process_target_suspend_req
  13307. };
  13308. #endif
  13309. #ifdef DP_FLOW_CTL
  13310. static struct cdp_throttle_ops dp_ops_throttle = {
  13311. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13312. };
  13313. static struct cdp_cfg_ops dp_ops_cfg = {
  13314. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13315. };
  13316. #endif
  13317. #ifdef DP_PEER_EXTENDED_API
  13318. static struct cdp_ocb_ops dp_ops_ocb = {
  13319. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13320. };
  13321. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  13322. .clear_stats = dp_txrx_clear_dump_stats,
  13323. };
  13324. static struct cdp_peer_ops dp_ops_peer = {
  13325. .register_peer = dp_register_peer,
  13326. .clear_peer = dp_clear_peer,
  13327. .find_peer_exist = dp_find_peer_exist,
  13328. .find_peer_exist_on_vdev = dp_find_peer_exist_on_vdev,
  13329. .find_peer_exist_on_other_vdev = dp_find_peer_exist_on_other_vdev,
  13330. .peer_state_update = dp_peer_state_update,
  13331. .get_vdevid = dp_get_vdevid,
  13332. .get_vdev_by_peer_addr = dp_get_vdev_by_peer_addr,
  13333. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  13334. .get_peer_state = dp_get_peer_state,
  13335. .peer_flush_frags = dp_peer_flush_frags,
  13336. .set_peer_as_tdls_peer = dp_set_peer_as_tdls_peer,
  13337. };
  13338. #endif
  13339. static void dp_soc_txrx_ops_attach(struct dp_soc *soc)
  13340. {
  13341. soc->cdp_soc.ops->cmn_drv_ops = &dp_ops_cmn;
  13342. soc->cdp_soc.ops->ctrl_ops = &dp_ops_ctrl;
  13343. soc->cdp_soc.ops->me_ops = &dp_ops_me;
  13344. soc->cdp_soc.ops->host_stats_ops = &dp_ops_host_stats;
  13345. soc->cdp_soc.ops->wds_ops = &dp_ops_wds;
  13346. soc->cdp_soc.ops->raw_ops = &dp_ops_raw;
  13347. #ifdef PEER_FLOW_CONTROL
  13348. soc->cdp_soc.ops->pflow_ops = &dp_ops_pflow;
  13349. #endif /* PEER_FLOW_CONTROL */
  13350. #ifdef DP_PEER_EXTENDED_API
  13351. soc->cdp_soc.ops->misc_ops = &dp_ops_misc;
  13352. soc->cdp_soc.ops->ocb_ops = &dp_ops_ocb;
  13353. soc->cdp_soc.ops->peer_ops = &dp_ops_peer;
  13354. soc->cdp_soc.ops->mob_stats_ops = &dp_ops_mob_stats;
  13355. #endif
  13356. #ifdef DP_FLOW_CTL
  13357. soc->cdp_soc.ops->cfg_ops = &dp_ops_cfg;
  13358. soc->cdp_soc.ops->flowctl_ops = &dp_ops_flowctl;
  13359. soc->cdp_soc.ops->l_flowctl_ops = &dp_ops_l_flowctl;
  13360. soc->cdp_soc.ops->throttle_ops = &dp_ops_throttle;
  13361. #endif
  13362. #ifdef IPA_OFFLOAD
  13363. soc->cdp_soc.ops->ipa_ops = &dp_ops_ipa;
  13364. #endif
  13365. #ifdef DP_POWER_SAVE
  13366. soc->cdp_soc.ops->bus_ops = &dp_ops_bus;
  13367. #endif
  13368. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  13369. soc->cdp_soc.ops->cfr_ops = &dp_ops_cfr;
  13370. #endif
  13371. #ifdef WLAN_SUPPORT_MSCS
  13372. soc->cdp_soc.ops->mscs_ops = &dp_ops_mscs;
  13373. #endif
  13374. #ifdef WLAN_SUPPORT_MESH_LATENCY
  13375. soc->cdp_soc.ops->mesh_latency_ops = &dp_ops_mesh_latency;
  13376. #endif
  13377. #ifdef CONFIG_SAWF_DEF_QUEUES
  13378. soc->cdp_soc.ops->sawf_ops = &dp_ops_sawf;
  13379. #endif
  13380. #ifdef WLAN_SUPPORT_SCS
  13381. soc->cdp_soc.ops->scs_ops = &dp_ops_scs;
  13382. #endif
  13383. };
  13384. void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  13385. {
  13386. uint32_t i;
  13387. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  13388. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  13389. }
  13390. }
  13391. qdf_export_symbol(dp_soc_set_txrx_ring_map);
  13392. #if defined(QCA_WIFI_QCA8074) || defined(QCA_WIFI_QCA6018) || \
  13393. defined(QCA_WIFI_QCA5018) || defined(QCA_WIFI_QCA9574) || \
  13394. defined(QCA_WIFI_QCA5332)
  13395. /**
  13396. * dp_soc_attach_wifi3() - Attach txrx SOC
  13397. * @ctrl_psoc: Opaque SOC handle from control plane
  13398. * @params: SOC attach params
  13399. *
  13400. * Return: DP SOC handle on success, NULL on failure
  13401. */
  13402. struct cdp_soc_t *
  13403. dp_soc_attach_wifi3(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  13404. struct cdp_soc_attach_params *params)
  13405. {
  13406. struct dp_soc *dp_soc = NULL;
  13407. dp_soc = dp_soc_attach(ctrl_psoc, params);
  13408. return dp_soc_to_cdp_soc_t(dp_soc);
  13409. }
  13410. static inline void dp_soc_set_def_pdev(struct dp_soc *soc)
  13411. {
  13412. int lmac_id;
  13413. for (lmac_id = 0; lmac_id < MAX_NUM_LMAC_HW; lmac_id++) {
  13414. /*Set default host PDEV ID for lmac_id*/
  13415. wlan_cfg_set_pdev_idx(soc->wlan_cfg_ctx,
  13416. INVALID_PDEV_ID, lmac_id);
  13417. }
  13418. }
  13419. static uint32_t
  13420. dp_get_link_desc_id_start(uint16_t arch_id)
  13421. {
  13422. switch (arch_id) {
  13423. case CDP_ARCH_TYPE_LI:
  13424. return LINK_DESC_ID_START_21_BITS_COOKIE;
  13425. case CDP_ARCH_TYPE_BE:
  13426. return LINK_DESC_ID_START_20_BITS_COOKIE;
  13427. default:
  13428. dp_err("unknown arch_id 0x%x", arch_id);
  13429. QDF_BUG(0);
  13430. return LINK_DESC_ID_START_21_BITS_COOKIE;
  13431. }
  13432. }
  13433. /**
  13434. * dp_soc_attach() - Attach txrx SOC
  13435. * @ctrl_psoc: Opaque SOC handle from control plane
  13436. * @params: SOC attach params
  13437. *
  13438. * Return: DP SOC handle on success, NULL on failure
  13439. */
  13440. static struct dp_soc *
  13441. dp_soc_attach(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  13442. struct cdp_soc_attach_params *params)
  13443. {
  13444. struct dp_soc *soc = NULL;
  13445. uint16_t arch_id;
  13446. struct hif_opaque_softc *hif_handle = params->hif_handle;
  13447. qdf_device_t qdf_osdev = params->qdf_osdev;
  13448. struct ol_if_ops *ol_ops = params->ol_ops;
  13449. uint16_t device_id = params->device_id;
  13450. if (!hif_handle) {
  13451. dp_err("HIF handle is NULL");
  13452. goto fail0;
  13453. }
  13454. arch_id = cdp_get_arch_type_from_devid(device_id);
  13455. soc = qdf_mem_malloc(dp_get_soc_context_size(device_id));
  13456. if (!soc) {
  13457. dp_err("DP SOC memory allocation failed");
  13458. goto fail0;
  13459. }
  13460. dp_info("soc memory allocated %pK", soc);
  13461. soc->hif_handle = hif_handle;
  13462. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  13463. if (!soc->hal_soc)
  13464. goto fail1;
  13465. hif_get_cmem_info(soc->hif_handle,
  13466. &soc->cmem_base,
  13467. &soc->cmem_total_size);
  13468. soc->cmem_avail_size = soc->cmem_total_size;
  13469. soc->device_id = device_id;
  13470. soc->cdp_soc.ops =
  13471. (struct cdp_ops *)qdf_mem_malloc(sizeof(struct cdp_ops));
  13472. if (!soc->cdp_soc.ops)
  13473. goto fail1;
  13474. dp_soc_txrx_ops_attach(soc);
  13475. soc->cdp_soc.ol_ops = ol_ops;
  13476. soc->ctrl_psoc = ctrl_psoc;
  13477. soc->osdev = qdf_osdev;
  13478. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  13479. hal_rx_get_tlv_size(soc->hal_soc, &soc->rx_pkt_tlv_size,
  13480. &soc->rx_mon_pkt_tlv_size);
  13481. soc->idle_link_bm_id = hal_get_idle_link_bm_id(soc->hal_soc,
  13482. params->mlo_chip_id);
  13483. soc->features.dmac_cmn_src_rxbuf_ring_enabled =
  13484. hal_dmac_cmn_src_rxbuf_ring_get(soc->hal_soc);
  13485. soc->arch_id = arch_id;
  13486. soc->link_desc_id_start =
  13487. dp_get_link_desc_id_start(soc->arch_id);
  13488. dp_configure_arch_ops(soc);
  13489. /* Reset wbm sg list and flags */
  13490. dp_rx_wbm_sg_list_reset(soc);
  13491. dp_soc_cfg_history_attach(soc);
  13492. dp_soc_tx_hw_desc_history_attach(soc);
  13493. dp_soc_rx_history_attach(soc);
  13494. dp_soc_mon_status_ring_history_attach(soc);
  13495. dp_soc_tx_history_attach(soc);
  13496. wlan_set_srng_cfg(&soc->wlan_srng_cfg);
  13497. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  13498. if (!soc->wlan_cfg_ctx) {
  13499. dp_err("wlan_cfg_ctx failed\n");
  13500. goto fail2;
  13501. }
  13502. dp_soc_cfg_attach(soc);
  13503. if (dp_hw_link_desc_pool_banks_alloc(soc, WLAN_INVALID_PDEV_ID)) {
  13504. dp_err("failed to allocate link desc pool banks");
  13505. goto fail3;
  13506. }
  13507. if (dp_hw_link_desc_ring_alloc(soc)) {
  13508. dp_err("failed to allocate link_desc_ring");
  13509. goto fail4;
  13510. }
  13511. if (!QDF_IS_STATUS_SUCCESS(soc->arch_ops.txrx_soc_attach(soc,
  13512. params))) {
  13513. dp_err("unable to do target specific attach");
  13514. goto fail5;
  13515. }
  13516. if (dp_soc_srng_alloc(soc)) {
  13517. dp_err("failed to allocate soc srng rings");
  13518. goto fail6;
  13519. }
  13520. if (dp_soc_tx_desc_sw_pools_alloc(soc)) {
  13521. dp_err("dp_soc_tx_desc_sw_pools_alloc failed");
  13522. goto fail7;
  13523. }
  13524. if (!dp_monitor_modularized_enable()) {
  13525. if (dp_mon_soc_attach_wrapper(soc)) {
  13526. dp_err("failed to attach monitor");
  13527. goto fail8;
  13528. }
  13529. }
  13530. if (hal_reo_shared_qaddr_setup((hal_soc_handle_t)soc->hal_soc,
  13531. &soc->reo_qref)
  13532. != QDF_STATUS_SUCCESS) {
  13533. dp_err("unable to setup reo shared qaddr");
  13534. goto fail9;
  13535. }
  13536. if (dp_sysfs_initialize_stats(soc) != QDF_STATUS_SUCCESS) {
  13537. dp_err("failed to initialize dp stats sysfs file");
  13538. dp_sysfs_deinitialize_stats(soc);
  13539. }
  13540. dp_soc_swlm_attach(soc);
  13541. dp_soc_set_interrupt_mode(soc);
  13542. dp_soc_set_def_pdev(soc);
  13543. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  13544. qdf_dma_mem_stats_read(),
  13545. qdf_heap_mem_stats_read(),
  13546. qdf_skb_total_mem_stats_read());
  13547. return soc;
  13548. fail9:
  13549. if (!dp_monitor_modularized_enable())
  13550. dp_mon_soc_detach_wrapper(soc);
  13551. fail8:
  13552. dp_soc_tx_desc_sw_pools_free(soc);
  13553. fail7:
  13554. dp_soc_srng_free(soc);
  13555. fail6:
  13556. soc->arch_ops.txrx_soc_detach(soc);
  13557. fail5:
  13558. dp_hw_link_desc_ring_free(soc);
  13559. fail4:
  13560. dp_hw_link_desc_pool_banks_free(soc, WLAN_INVALID_PDEV_ID);
  13561. fail3:
  13562. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  13563. fail2:
  13564. qdf_mem_free(soc->cdp_soc.ops);
  13565. fail1:
  13566. qdf_mem_free(soc);
  13567. fail0:
  13568. return NULL;
  13569. }
  13570. /**
  13571. * dp_soc_init() - Initialize txrx SOC
  13572. * @soc: Opaque DP SOC handle
  13573. * @htc_handle: Opaque HTC handle
  13574. * @hif_handle: Opaque HIF handle
  13575. *
  13576. * Return: DP SOC handle on success, NULL on failure
  13577. */
  13578. static void *dp_soc_init(struct dp_soc *soc, HTC_HANDLE htc_handle,
  13579. struct hif_opaque_softc *hif_handle)
  13580. {
  13581. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  13582. bool is_monitor_mode = false;
  13583. uint8_t i;
  13584. int num_dp_msi;
  13585. wlan_minidump_log(soc, sizeof(*soc), soc->ctrl_psoc,
  13586. WLAN_MD_DP_SOC, "dp_soc");
  13587. soc->hif_handle = hif_handle;
  13588. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  13589. if (!soc->hal_soc)
  13590. goto fail0;
  13591. if (!QDF_IS_STATUS_SUCCESS(soc->arch_ops.txrx_soc_init(soc))) {
  13592. dp_err("unable to do target specific init");
  13593. goto fail0;
  13594. }
  13595. htt_soc = htt_soc_attach(soc, htc_handle);
  13596. if (!htt_soc)
  13597. goto fail1;
  13598. soc->htt_handle = htt_soc;
  13599. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  13600. goto fail2;
  13601. htt_set_htc_handle(htt_soc, htc_handle);
  13602. dp_soc_cfg_init(soc);
  13603. dp_monitor_soc_cfg_init(soc);
  13604. /* Reset/Initialize wbm sg list and flags */
  13605. dp_rx_wbm_sg_list_reset(soc);
  13606. /* Note: Any SRNG ring initialization should happen only after
  13607. * Interrupt mode is set and followed by filling up the
  13608. * interrupt mask. IT SHOULD ALWAYS BE IN THIS ORDER.
  13609. */
  13610. dp_soc_set_interrupt_mode(soc);
  13611. if (soc->cdp_soc.ol_ops->get_con_mode &&
  13612. soc->cdp_soc.ol_ops->get_con_mode() ==
  13613. QDF_GLOBAL_MONITOR_MODE) {
  13614. is_monitor_mode = true;
  13615. soc->curr_rx_pkt_tlv_size = soc->rx_mon_pkt_tlv_size;
  13616. } else {
  13617. soc->curr_rx_pkt_tlv_size = soc->rx_pkt_tlv_size;
  13618. }
  13619. num_dp_msi = dp_get_num_msi_available(soc, soc->intr_mode);
  13620. if (num_dp_msi < 0) {
  13621. dp_init_err("%pK: dp_interrupt assignment failed", soc);
  13622. goto fail3;
  13623. }
  13624. wlan_cfg_fill_interrupt_mask(soc->wlan_cfg_ctx, num_dp_msi,
  13625. soc->intr_mode, is_monitor_mode);
  13626. /* initialize WBM_IDLE_LINK ring */
  13627. if (dp_hw_link_desc_ring_init(soc)) {
  13628. dp_init_err("%pK: dp_hw_link_desc_ring_init failed", soc);
  13629. goto fail3;
  13630. }
  13631. dp_link_desc_ring_replenish(soc, WLAN_INVALID_PDEV_ID);
  13632. if (dp_soc_srng_init(soc)) {
  13633. dp_init_err("%pK: dp_soc_srng_init failed", soc);
  13634. goto fail4;
  13635. }
  13636. if (htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc,
  13637. htt_get_htc_handle(htt_soc),
  13638. soc->hal_soc, soc->osdev) == NULL)
  13639. goto fail5;
  13640. /* Initialize descriptors in TCL Rings */
  13641. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  13642. hal_tx_init_data_ring(soc->hal_soc,
  13643. soc->tcl_data_ring[i].hal_srng);
  13644. }
  13645. if (dp_soc_tx_desc_sw_pools_init(soc)) {
  13646. dp_init_err("%pK: dp_tx_soc_attach failed", soc);
  13647. goto fail6;
  13648. }
  13649. if (soc->arch_ops.txrx_soc_ppeds_start) {
  13650. if (soc->arch_ops.txrx_soc_ppeds_start(soc)) {
  13651. dp_init_err("%pK: ppeds start failed", soc);
  13652. goto fail7;
  13653. }
  13654. }
  13655. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  13656. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  13657. soc->cce_disable = false;
  13658. soc->max_ast_ageout_count = MAX_AST_AGEOUT_COUNT;
  13659. soc->sta_mode_search_policy = DP_TX_ADDR_SEARCH_ADDR_POLICY;
  13660. qdf_mem_zero(&soc->vdev_id_map, sizeof(soc->vdev_id_map));
  13661. qdf_spinlock_create(&soc->vdev_map_lock);
  13662. qdf_atomic_init(&soc->num_tx_outstanding);
  13663. qdf_atomic_init(&soc->num_tx_exception);
  13664. soc->num_tx_allowed =
  13665. wlan_cfg_get_dp_soc_tx_device_limit(soc->wlan_cfg_ctx);
  13666. soc->num_tx_spl_allowed =
  13667. wlan_cfg_get_dp_soc_tx_spl_device_limit(soc->wlan_cfg_ctx);
  13668. soc->num_reg_tx_allowed = soc->num_tx_allowed - soc->num_tx_spl_allowed;
  13669. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  13670. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  13671. CDP_CFG_MAX_PEER_ID);
  13672. if (ret != -EINVAL)
  13673. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  13674. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  13675. CDP_CFG_CCE_DISABLE);
  13676. if (ret == 1)
  13677. soc->cce_disable = true;
  13678. }
  13679. /*
  13680. * Skip registering hw ring interrupts for WMAC2 on IPQ6018
  13681. * and IPQ5018 WMAC2 is not there in these platforms.
  13682. */
  13683. if (hal_get_target_type(soc->hal_soc) == TARGET_TYPE_QCA6018 ||
  13684. soc->disable_mac2_intr)
  13685. dp_soc_disable_unused_mac_intr_mask(soc, 0x2);
  13686. /*
  13687. * Skip registering hw ring interrupts for WMAC1 on IPQ5018
  13688. * WMAC1 is not there in this platform.
  13689. */
  13690. if (soc->disable_mac1_intr)
  13691. dp_soc_disable_unused_mac_intr_mask(soc, 0x1);
  13692. /* setup the global rx defrag waitlist */
  13693. TAILQ_INIT(&soc->rx.defrag.waitlist);
  13694. soc->rx.defrag.timeout_ms =
  13695. wlan_cfg_get_rx_defrag_min_timeout(soc->wlan_cfg_ctx);
  13696. soc->rx.defrag.next_flush_ms = 0;
  13697. soc->rx.flags.defrag_timeout_check =
  13698. wlan_cfg_get_defrag_timeout_check(soc->wlan_cfg_ctx);
  13699. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  13700. dp_monitor_soc_init(soc);
  13701. qdf_atomic_set(&soc->cmn_init_done, 1);
  13702. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  13703. qdf_spinlock_create(&soc->ast_lock);
  13704. dp_peer_mec_spinlock_create(soc);
  13705. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  13706. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  13707. INIT_RX_HW_STATS_LOCK(soc);
  13708. qdf_nbuf_queue_init(&soc->invalid_buf_queue);
  13709. /* fill the tx/rx cpu ring map*/
  13710. dp_soc_set_txrx_ring_map(soc);
  13711. TAILQ_INIT(&soc->inactive_peer_list);
  13712. qdf_spinlock_create(&soc->inactive_peer_list_lock);
  13713. TAILQ_INIT(&soc->inactive_vdev_list);
  13714. qdf_spinlock_create(&soc->inactive_vdev_list_lock);
  13715. qdf_spinlock_create(&soc->htt_stats.lock);
  13716. /* initialize work queue for stats processing */
  13717. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  13718. dp_reo_desc_deferred_freelist_create(soc);
  13719. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  13720. qdf_dma_mem_stats_read(),
  13721. qdf_heap_mem_stats_read(),
  13722. qdf_skb_total_mem_stats_read());
  13723. soc->vdev_stats_id_map = 0;
  13724. return soc;
  13725. fail7:
  13726. dp_soc_tx_desc_sw_pools_deinit(soc);
  13727. fail6:
  13728. htt_soc_htc_dealloc(soc->htt_handle);
  13729. fail5:
  13730. dp_soc_srng_deinit(soc);
  13731. fail4:
  13732. dp_hw_link_desc_ring_deinit(soc);
  13733. fail3:
  13734. htt_htc_pkt_pool_free(htt_soc);
  13735. fail2:
  13736. htt_soc_detach(htt_soc);
  13737. fail1:
  13738. soc->arch_ops.txrx_soc_deinit(soc);
  13739. fail0:
  13740. return NULL;
  13741. }
  13742. void *dp_soc_init_wifi3(struct cdp_soc_t *soc,
  13743. struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  13744. struct hif_opaque_softc *hif_handle,
  13745. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  13746. struct ol_if_ops *ol_ops, uint16_t device_id)
  13747. {
  13748. return dp_soc_init((struct dp_soc *)soc, htc_handle, hif_handle);
  13749. }
  13750. #endif
  13751. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  13752. {
  13753. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  13754. return (mac_id < MAX_PDEV_CNT) ? soc->pdev_list[mac_id] : NULL;
  13755. /* Typically for MCL as there only 1 PDEV*/
  13756. return soc->pdev_list[0];
  13757. }
  13758. void dp_update_num_mac_rings_for_dbs(struct dp_soc *soc,
  13759. int *max_mac_rings)
  13760. {
  13761. bool dbs_enable = false;
  13762. if (soc->cdp_soc.ol_ops->is_hw_dbs_capable)
  13763. dbs_enable = soc->cdp_soc.ol_ops->
  13764. is_hw_dbs_capable((void *)soc->ctrl_psoc);
  13765. *max_mac_rings = dbs_enable ? (*max_mac_rings) : 1;
  13766. dp_info("dbs_enable %d, max_mac_rings %d",
  13767. dbs_enable, *max_mac_rings);
  13768. }
  13769. qdf_export_symbol(dp_update_num_mac_rings_for_dbs);
  13770. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  13771. /**
  13772. * dp_get_cfr_rcc() - get cfr rcc config
  13773. * @soc_hdl: Datapath soc handle
  13774. * @pdev_id: id of objmgr pdev
  13775. *
  13776. * Return: true/false based on cfr mode setting
  13777. */
  13778. static
  13779. bool dp_get_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13780. {
  13781. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13782. struct dp_pdev *pdev = NULL;
  13783. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13784. if (!pdev) {
  13785. dp_err("pdev is NULL");
  13786. return false;
  13787. }
  13788. return pdev->cfr_rcc_mode;
  13789. }
  13790. /**
  13791. * dp_set_cfr_rcc() - enable/disable cfr rcc config
  13792. * @soc_hdl: Datapath soc handle
  13793. * @pdev_id: id of objmgr pdev
  13794. * @enable: Enable/Disable cfr rcc mode
  13795. *
  13796. * Return: none
  13797. */
  13798. static
  13799. void dp_set_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id, bool enable)
  13800. {
  13801. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13802. struct dp_pdev *pdev = NULL;
  13803. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13804. if (!pdev) {
  13805. dp_err("pdev is NULL");
  13806. return;
  13807. }
  13808. pdev->cfr_rcc_mode = enable;
  13809. }
  13810. /**
  13811. * dp_get_cfr_dbg_stats - Get the debug statistics for CFR
  13812. * @soc_hdl: Datapath soc handle
  13813. * @pdev_id: id of data path pdev handle
  13814. * @cfr_rcc_stats: CFR RCC debug statistics buffer
  13815. *
  13816. * Return: none
  13817. */
  13818. static inline void
  13819. dp_get_cfr_dbg_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  13820. struct cdp_cfr_rcc_stats *cfr_rcc_stats)
  13821. {
  13822. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13823. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13824. if (!pdev) {
  13825. dp_err("Invalid pdev");
  13826. return;
  13827. }
  13828. qdf_mem_copy(cfr_rcc_stats, &pdev->stats.rcc,
  13829. sizeof(struct cdp_cfr_rcc_stats));
  13830. }
  13831. /**
  13832. * dp_clear_cfr_dbg_stats - Clear debug statistics for CFR
  13833. * @soc_hdl: Datapath soc handle
  13834. * @pdev_id: id of data path pdev handle
  13835. *
  13836. * Return: none
  13837. */
  13838. static void dp_clear_cfr_dbg_stats(struct cdp_soc_t *soc_hdl,
  13839. uint8_t pdev_id)
  13840. {
  13841. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13842. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13843. if (!pdev) {
  13844. dp_err("dp pdev is NULL");
  13845. return;
  13846. }
  13847. qdf_mem_zero(&pdev->stats.rcc, sizeof(pdev->stats.rcc));
  13848. }
  13849. #endif
  13850. /**
  13851. * dp_bucket_index() - Return index from array
  13852. *
  13853. * @delay: delay measured
  13854. * @array: array used to index corresponding delay
  13855. * @delay_in_us: flag to indicate whether the delay in ms or us
  13856. *
  13857. * Return: index
  13858. */
  13859. static uint8_t
  13860. dp_bucket_index(uint32_t delay, uint16_t *array, bool delay_in_us)
  13861. {
  13862. uint8_t i = CDP_DELAY_BUCKET_0;
  13863. uint32_t thr_low, thr_high;
  13864. for (; i < CDP_DELAY_BUCKET_MAX - 1; i++) {
  13865. thr_low = array[i];
  13866. thr_high = array[i + 1];
  13867. if (delay_in_us) {
  13868. thr_low = thr_low * USEC_PER_MSEC;
  13869. thr_high = thr_high * USEC_PER_MSEC;
  13870. }
  13871. if (delay >= thr_low && delay <= thr_high)
  13872. return i;
  13873. }
  13874. return (CDP_DELAY_BUCKET_MAX - 1);
  13875. }
  13876. #ifdef HW_TX_DELAY_STATS_ENABLE
  13877. /*
  13878. * cdp_fw_to_hw_delay_range
  13879. * Fw to hw delay ranges in milliseconds
  13880. */
  13881. static uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  13882. 0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 250, 500};
  13883. #else
  13884. static uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  13885. 0, 2, 4, 6, 8, 10, 20, 30, 40, 50, 100, 250, 500};
  13886. #endif
  13887. /*
  13888. * cdp_sw_enq_delay_range
  13889. * Software enqueue delay ranges in milliseconds
  13890. */
  13891. static uint16_t cdp_sw_enq_delay[CDP_DELAY_BUCKET_MAX] = {
  13892. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12};
  13893. /*
  13894. * cdp_intfrm_delay_range
  13895. * Interframe delay ranges in milliseconds
  13896. */
  13897. static uint16_t cdp_intfrm_delay[CDP_DELAY_BUCKET_MAX] = {
  13898. 0, 5, 10, 15, 20, 25, 30, 35, 40, 45, 50, 55, 60};
  13899. /**
  13900. * dp_fill_delay_buckets() - Fill delay statistics bucket for each
  13901. * type of delay
  13902. * @tstats: tid tx stats
  13903. * @rstats: tid rx stats
  13904. * @delay: delay in ms
  13905. * @tid: tid value
  13906. * @mode: type of tx delay mode
  13907. * @ring_id: ring number
  13908. * @delay_in_us: flag to indicate whether the delay in ms or us
  13909. *
  13910. * Return: pointer to cdp_delay_stats structure
  13911. */
  13912. static struct cdp_delay_stats *
  13913. dp_fill_delay_buckets(struct cdp_tid_tx_stats *tstats,
  13914. struct cdp_tid_rx_stats *rstats, uint32_t delay,
  13915. uint8_t tid, uint8_t mode, uint8_t ring_id,
  13916. bool delay_in_us)
  13917. {
  13918. uint8_t delay_index = 0;
  13919. struct cdp_delay_stats *stats = NULL;
  13920. /*
  13921. * Update delay stats in proper bucket
  13922. */
  13923. switch (mode) {
  13924. /* Software Enqueue delay ranges */
  13925. case CDP_DELAY_STATS_SW_ENQ:
  13926. if (!tstats)
  13927. break;
  13928. delay_index = dp_bucket_index(delay, cdp_sw_enq_delay,
  13929. delay_in_us);
  13930. tstats->swq_delay.delay_bucket[delay_index]++;
  13931. stats = &tstats->swq_delay;
  13932. break;
  13933. /* Tx Completion delay ranges */
  13934. case CDP_DELAY_STATS_FW_HW_TRANSMIT:
  13935. if (!tstats)
  13936. break;
  13937. delay_index = dp_bucket_index(delay, cdp_fw_to_hw_delay,
  13938. delay_in_us);
  13939. tstats->hwtx_delay.delay_bucket[delay_index]++;
  13940. stats = &tstats->hwtx_delay;
  13941. break;
  13942. /* Interframe tx delay ranges */
  13943. case CDP_DELAY_STATS_TX_INTERFRAME:
  13944. if (!tstats)
  13945. break;
  13946. delay_index = dp_bucket_index(delay, cdp_intfrm_delay,
  13947. delay_in_us);
  13948. tstats->intfrm_delay.delay_bucket[delay_index]++;
  13949. stats = &tstats->intfrm_delay;
  13950. break;
  13951. /* Interframe rx delay ranges */
  13952. case CDP_DELAY_STATS_RX_INTERFRAME:
  13953. if (!rstats)
  13954. break;
  13955. delay_index = dp_bucket_index(delay, cdp_intfrm_delay,
  13956. delay_in_us);
  13957. rstats->intfrm_delay.delay_bucket[delay_index]++;
  13958. stats = &rstats->intfrm_delay;
  13959. break;
  13960. /* Ring reap to indication to network stack */
  13961. case CDP_DELAY_STATS_REAP_STACK:
  13962. if (!rstats)
  13963. break;
  13964. delay_index = dp_bucket_index(delay, cdp_intfrm_delay,
  13965. delay_in_us);
  13966. rstats->to_stack_delay.delay_bucket[delay_index]++;
  13967. stats = &rstats->to_stack_delay;
  13968. break;
  13969. default:
  13970. dp_debug("Incorrect delay mode: %d", mode);
  13971. }
  13972. return stats;
  13973. }
  13974. void dp_update_delay_stats(struct cdp_tid_tx_stats *tstats,
  13975. struct cdp_tid_rx_stats *rstats, uint32_t delay,
  13976. uint8_t tid, uint8_t mode, uint8_t ring_id,
  13977. bool delay_in_us)
  13978. {
  13979. struct cdp_delay_stats *dstats = NULL;
  13980. /*
  13981. * Delay ranges are different for different delay modes
  13982. * Get the correct index to update delay bucket
  13983. */
  13984. dstats = dp_fill_delay_buckets(tstats, rstats, delay, tid, mode,
  13985. ring_id, delay_in_us);
  13986. if (qdf_unlikely(!dstats))
  13987. return;
  13988. if (delay != 0) {
  13989. /*
  13990. * Compute minimum,average and maximum
  13991. * delay
  13992. */
  13993. if (delay < dstats->min_delay)
  13994. dstats->min_delay = delay;
  13995. if (delay > dstats->max_delay)
  13996. dstats->max_delay = delay;
  13997. /*
  13998. * Average over delay measured till now
  13999. */
  14000. if (!dstats->avg_delay)
  14001. dstats->avg_delay = delay;
  14002. else
  14003. dstats->avg_delay = ((delay + dstats->avg_delay) >> 1);
  14004. }
  14005. }
  14006. uint16_t dp_get_peer_mac_list(ol_txrx_soc_handle soc, uint8_t vdev_id,
  14007. u_int8_t newmac[][QDF_MAC_ADDR_SIZE],
  14008. u_int16_t mac_cnt, bool limit)
  14009. {
  14010. struct dp_soc *dp_soc = (struct dp_soc *)soc;
  14011. struct dp_vdev *vdev =
  14012. dp_vdev_get_ref_by_id(dp_soc, vdev_id, DP_MOD_ID_CDP);
  14013. struct dp_peer *peer;
  14014. uint16_t new_mac_cnt = 0;
  14015. if (!vdev)
  14016. return new_mac_cnt;
  14017. if (limit && (vdev->num_peers > mac_cnt))
  14018. return 0;
  14019. qdf_spin_lock_bh(&vdev->peer_list_lock);
  14020. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  14021. if (peer->bss_peer)
  14022. continue;
  14023. if (new_mac_cnt < mac_cnt) {
  14024. WLAN_ADDR_COPY(newmac[new_mac_cnt], peer->mac_addr.raw);
  14025. new_mac_cnt++;
  14026. }
  14027. }
  14028. qdf_spin_unlock_bh(&vdev->peer_list_lock);
  14029. dp_vdev_unref_delete(dp_soc, vdev, DP_MOD_ID_CDP);
  14030. return new_mac_cnt;
  14031. }
  14032. uint16_t dp_get_peer_id(ol_txrx_soc_handle soc, uint8_t vdev_id, uint8_t *mac)
  14033. {
  14034. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  14035. mac, 0, vdev_id,
  14036. DP_MOD_ID_CDP);
  14037. uint16_t peer_id = HTT_INVALID_PEER;
  14038. if (!peer) {
  14039. dp_cdp_debug("%pK: Peer is NULL!\n", (struct dp_soc *)soc);
  14040. return peer_id;
  14041. }
  14042. peer_id = peer->peer_id;
  14043. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  14044. return peer_id;
  14045. }
  14046. #ifdef QCA_SUPPORT_WDS_EXTENDED
  14047. QDF_STATUS dp_wds_ext_set_peer_rx(ol_txrx_soc_handle soc,
  14048. uint8_t vdev_id,
  14049. uint8_t *mac,
  14050. ol_txrx_rx_fp rx,
  14051. ol_osif_peer_handle osif_peer)
  14052. {
  14053. struct dp_txrx_peer *txrx_peer = NULL;
  14054. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  14055. mac, 0, vdev_id,
  14056. DP_MOD_ID_CDP);
  14057. QDF_STATUS status = QDF_STATUS_E_INVAL;
  14058. if (!peer) {
  14059. dp_cdp_debug("%pK: Peer is NULL!\n", (struct dp_soc *)soc);
  14060. return status;
  14061. }
  14062. txrx_peer = dp_get_txrx_peer(peer);
  14063. if (!txrx_peer) {
  14064. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  14065. return status;
  14066. }
  14067. if (rx) {
  14068. if (txrx_peer->osif_rx) {
  14069. status = QDF_STATUS_E_ALREADY;
  14070. } else {
  14071. txrx_peer->osif_rx = rx;
  14072. status = QDF_STATUS_SUCCESS;
  14073. }
  14074. } else {
  14075. if (txrx_peer->osif_rx) {
  14076. txrx_peer->osif_rx = NULL;
  14077. status = QDF_STATUS_SUCCESS;
  14078. } else {
  14079. status = QDF_STATUS_E_ALREADY;
  14080. }
  14081. }
  14082. txrx_peer->wds_ext.osif_peer = osif_peer;
  14083. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  14084. return status;
  14085. }
  14086. #endif /* QCA_SUPPORT_WDS_EXTENDED */
  14087. /**
  14088. * dp_pdev_srng_deinit() - de-initialize all pdev srng ring including
  14089. * monitor rings
  14090. * @pdev: Datapath pdev handle
  14091. *
  14092. */
  14093. static void dp_pdev_srng_deinit(struct dp_pdev *pdev)
  14094. {
  14095. struct dp_soc *soc = pdev->soc;
  14096. uint8_t i;
  14097. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled)
  14098. dp_srng_deinit(soc, &soc->rx_refill_buf_ring[pdev->lmac_id],
  14099. RXDMA_BUF,
  14100. pdev->lmac_id);
  14101. if (!soc->rxdma2sw_rings_not_supported) {
  14102. for (i = 0;
  14103. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14104. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14105. pdev->pdev_id);
  14106. wlan_minidump_remove(soc->rxdma_err_dst_ring[lmac_id].
  14107. base_vaddr_unaligned,
  14108. soc->rxdma_err_dst_ring[lmac_id].
  14109. alloc_size,
  14110. soc->ctrl_psoc,
  14111. WLAN_MD_DP_SRNG_RXDMA_ERR_DST,
  14112. "rxdma_err_dst");
  14113. dp_srng_deinit(soc, &soc->rxdma_err_dst_ring[lmac_id],
  14114. RXDMA_DST, lmac_id);
  14115. }
  14116. }
  14117. }
  14118. /**
  14119. * dp_pdev_srng_init() - initialize all pdev srng rings including
  14120. * monitor rings
  14121. * @pdev: Datapath pdev handle
  14122. *
  14123. * Return: QDF_STATUS_SUCCESS on success
  14124. * QDF_STATUS_E_NOMEM on failure
  14125. */
  14126. static QDF_STATUS dp_pdev_srng_init(struct dp_pdev *pdev)
  14127. {
  14128. struct dp_soc *soc = pdev->soc;
  14129. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14130. uint32_t i;
  14131. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14132. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  14133. if (dp_srng_init(soc, &soc->rx_refill_buf_ring[pdev->lmac_id],
  14134. RXDMA_BUF, 0, pdev->lmac_id)) {
  14135. dp_init_err("%pK: dp_srng_init failed rx refill ring",
  14136. soc);
  14137. goto fail1;
  14138. }
  14139. }
  14140. /* LMAC RxDMA to SW Rings configuration */
  14141. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx))
  14142. /* Only valid for MCL */
  14143. pdev = soc->pdev_list[0];
  14144. if (!soc->rxdma2sw_rings_not_supported) {
  14145. for (i = 0;
  14146. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14147. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14148. pdev->pdev_id);
  14149. struct dp_srng *srng =
  14150. &soc->rxdma_err_dst_ring[lmac_id];
  14151. if (srng->hal_srng)
  14152. continue;
  14153. if (dp_srng_init(soc, srng, RXDMA_DST, 0, lmac_id)) {
  14154. dp_init_err("%pK:" RNG_ERR "rxdma_err_dst_ring",
  14155. soc);
  14156. goto fail1;
  14157. }
  14158. wlan_minidump_log(soc->rxdma_err_dst_ring[lmac_id].
  14159. base_vaddr_unaligned,
  14160. soc->rxdma_err_dst_ring[lmac_id].
  14161. alloc_size,
  14162. soc->ctrl_psoc,
  14163. WLAN_MD_DP_SRNG_RXDMA_ERR_DST,
  14164. "rxdma_err_dst");
  14165. }
  14166. }
  14167. return QDF_STATUS_SUCCESS;
  14168. fail1:
  14169. dp_pdev_srng_deinit(pdev);
  14170. return QDF_STATUS_E_NOMEM;
  14171. }
  14172. /**
  14173. * dp_pdev_srng_free() - free all pdev srng rings including monitor rings
  14174. * @pdev: Datapath pdev handle
  14175. *
  14176. */
  14177. static void dp_pdev_srng_free(struct dp_pdev *pdev)
  14178. {
  14179. struct dp_soc *soc = pdev->soc;
  14180. uint8_t i;
  14181. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled)
  14182. dp_srng_free(soc, &soc->rx_refill_buf_ring[pdev->lmac_id]);
  14183. if (!soc->rxdma2sw_rings_not_supported) {
  14184. for (i = 0;
  14185. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14186. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14187. pdev->pdev_id);
  14188. dp_srng_free(soc, &soc->rxdma_err_dst_ring[lmac_id]);
  14189. }
  14190. }
  14191. }
  14192. /**
  14193. * dp_pdev_srng_alloc() - allocate memory for all pdev srng rings including
  14194. * monitor rings
  14195. * @pdev: Datapath pdev handle
  14196. *
  14197. * Return: QDF_STATUS_SUCCESS on success
  14198. * QDF_STATUS_E_NOMEM on failure
  14199. */
  14200. static QDF_STATUS dp_pdev_srng_alloc(struct dp_pdev *pdev)
  14201. {
  14202. struct dp_soc *soc = pdev->soc;
  14203. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14204. uint32_t ring_size;
  14205. uint32_t i;
  14206. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14207. ring_size = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  14208. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  14209. if (dp_srng_alloc(soc, &soc->rx_refill_buf_ring[pdev->lmac_id],
  14210. RXDMA_BUF, ring_size, 0)) {
  14211. dp_init_err("%pK: dp_srng_alloc failed rx refill ring",
  14212. soc);
  14213. goto fail1;
  14214. }
  14215. }
  14216. ring_size = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  14217. /* LMAC RxDMA to SW Rings configuration */
  14218. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx))
  14219. /* Only valid for MCL */
  14220. pdev = soc->pdev_list[0];
  14221. if (!soc->rxdma2sw_rings_not_supported) {
  14222. for (i = 0;
  14223. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14224. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14225. pdev->pdev_id);
  14226. struct dp_srng *srng =
  14227. &soc->rxdma_err_dst_ring[lmac_id];
  14228. if (srng->base_vaddr_unaligned)
  14229. continue;
  14230. if (dp_srng_alloc(soc, srng, RXDMA_DST, ring_size, 0)) {
  14231. dp_init_err("%pK:" RNG_ERR "rxdma_err_dst_ring",
  14232. soc);
  14233. goto fail1;
  14234. }
  14235. }
  14236. }
  14237. return QDF_STATUS_SUCCESS;
  14238. fail1:
  14239. dp_pdev_srng_free(pdev);
  14240. return QDF_STATUS_E_NOMEM;
  14241. }
  14242. #ifndef WLAN_DP_DISABLE_TCL_CMD_CRED_SRNG
  14243. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_init(struct dp_soc *soc)
  14244. {
  14245. QDF_STATUS status;
  14246. if (soc->init_tcl_cmd_cred_ring) {
  14247. status = dp_srng_init(soc, &soc->tcl_cmd_credit_ring,
  14248. TCL_CMD_CREDIT, 0, 0);
  14249. if (QDF_IS_STATUS_ERROR(status))
  14250. return status;
  14251. wlan_minidump_log(soc->tcl_cmd_credit_ring.base_vaddr_unaligned,
  14252. soc->tcl_cmd_credit_ring.alloc_size,
  14253. soc->ctrl_psoc,
  14254. WLAN_MD_DP_SRNG_TCL_CMD,
  14255. "wbm_desc_rel_ring");
  14256. }
  14257. return QDF_STATUS_SUCCESS;
  14258. }
  14259. static inline void dp_soc_tcl_cmd_cred_srng_deinit(struct dp_soc *soc)
  14260. {
  14261. if (soc->init_tcl_cmd_cred_ring) {
  14262. wlan_minidump_remove(soc->tcl_cmd_credit_ring.base_vaddr_unaligned,
  14263. soc->tcl_cmd_credit_ring.alloc_size,
  14264. soc->ctrl_psoc, WLAN_MD_DP_SRNG_TCL_CMD,
  14265. "wbm_desc_rel_ring");
  14266. dp_srng_deinit(soc, &soc->tcl_cmd_credit_ring,
  14267. TCL_CMD_CREDIT, 0);
  14268. }
  14269. }
  14270. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_alloc(struct dp_soc *soc)
  14271. {
  14272. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  14273. uint32_t entries;
  14274. QDF_STATUS status;
  14275. entries = wlan_cfg_get_dp_soc_tcl_cmd_credit_ring_size(soc_cfg_ctx);
  14276. if (soc->init_tcl_cmd_cred_ring) {
  14277. status = dp_srng_alloc(soc, &soc->tcl_cmd_credit_ring,
  14278. TCL_CMD_CREDIT, entries, 0);
  14279. if (QDF_IS_STATUS_ERROR(status))
  14280. return status;
  14281. }
  14282. return QDF_STATUS_SUCCESS;
  14283. }
  14284. static inline void dp_soc_tcl_cmd_cred_srng_free(struct dp_soc *soc)
  14285. {
  14286. if (soc->init_tcl_cmd_cred_ring)
  14287. dp_srng_free(soc, &soc->tcl_cmd_credit_ring);
  14288. }
  14289. static inline void dp_tx_init_cmd_credit_ring(struct dp_soc *soc)
  14290. {
  14291. if (soc->init_tcl_cmd_cred_ring)
  14292. hal_tx_init_cmd_credit_ring(soc->hal_soc,
  14293. soc->tcl_cmd_credit_ring.hal_srng);
  14294. }
  14295. #else
  14296. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_init(struct dp_soc *soc)
  14297. {
  14298. return QDF_STATUS_SUCCESS;
  14299. }
  14300. static inline void dp_soc_tcl_cmd_cred_srng_deinit(struct dp_soc *soc)
  14301. {
  14302. }
  14303. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_alloc(struct dp_soc *soc)
  14304. {
  14305. return QDF_STATUS_SUCCESS;
  14306. }
  14307. static inline void dp_soc_tcl_cmd_cred_srng_free(struct dp_soc *soc)
  14308. {
  14309. }
  14310. static inline void dp_tx_init_cmd_credit_ring(struct dp_soc *soc)
  14311. {
  14312. }
  14313. #endif
  14314. #ifndef WLAN_DP_DISABLE_TCL_STATUS_SRNG
  14315. static inline QDF_STATUS dp_soc_tcl_status_srng_init(struct dp_soc *soc)
  14316. {
  14317. QDF_STATUS status;
  14318. status = dp_srng_init(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0);
  14319. if (QDF_IS_STATUS_ERROR(status))
  14320. return status;
  14321. wlan_minidump_log(soc->tcl_status_ring.base_vaddr_unaligned,
  14322. soc->tcl_status_ring.alloc_size,
  14323. soc->ctrl_psoc,
  14324. WLAN_MD_DP_SRNG_TCL_STATUS,
  14325. "wbm_desc_rel_ring");
  14326. return QDF_STATUS_SUCCESS;
  14327. }
  14328. static inline void dp_soc_tcl_status_srng_deinit(struct dp_soc *soc)
  14329. {
  14330. wlan_minidump_remove(soc->tcl_status_ring.base_vaddr_unaligned,
  14331. soc->tcl_status_ring.alloc_size,
  14332. soc->ctrl_psoc, WLAN_MD_DP_SRNG_TCL_STATUS,
  14333. "wbm_desc_rel_ring");
  14334. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  14335. }
  14336. static inline QDF_STATUS dp_soc_tcl_status_srng_alloc(struct dp_soc *soc)
  14337. {
  14338. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  14339. uint32_t entries;
  14340. QDF_STATUS status = QDF_STATUS_SUCCESS;
  14341. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  14342. status = dp_srng_alloc(soc, &soc->tcl_status_ring,
  14343. TCL_STATUS, entries, 0);
  14344. return status;
  14345. }
  14346. static inline void dp_soc_tcl_status_srng_free(struct dp_soc *soc)
  14347. {
  14348. dp_srng_free(soc, &soc->tcl_status_ring);
  14349. }
  14350. #else
  14351. static inline QDF_STATUS dp_soc_tcl_status_srng_init(struct dp_soc *soc)
  14352. {
  14353. return QDF_STATUS_SUCCESS;
  14354. }
  14355. static inline void dp_soc_tcl_status_srng_deinit(struct dp_soc *soc)
  14356. {
  14357. }
  14358. static inline QDF_STATUS dp_soc_tcl_status_srng_alloc(struct dp_soc *soc)
  14359. {
  14360. return QDF_STATUS_SUCCESS;
  14361. }
  14362. static inline void dp_soc_tcl_status_srng_free(struct dp_soc *soc)
  14363. {
  14364. }
  14365. #endif
  14366. /**
  14367. * dp_soc_srng_deinit() - de-initialize soc srng rings
  14368. * @soc: Datapath soc handle
  14369. *
  14370. */
  14371. static void dp_soc_srng_deinit(struct dp_soc *soc)
  14372. {
  14373. uint32_t i;
  14374. if (soc->arch_ops.txrx_soc_srng_deinit)
  14375. soc->arch_ops.txrx_soc_srng_deinit(soc);
  14376. /* Free the ring memories */
  14377. /* Common rings */
  14378. wlan_minidump_remove(soc->wbm_desc_rel_ring.base_vaddr_unaligned,
  14379. soc->wbm_desc_rel_ring.alloc_size,
  14380. soc->ctrl_psoc, WLAN_MD_DP_SRNG_WBM_DESC_REL,
  14381. "wbm_desc_rel_ring");
  14382. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  14383. /* Tx data rings */
  14384. for (i = 0; i < soc->num_tcl_data_rings; i++)
  14385. dp_deinit_tx_pair_by_index(soc, i);
  14386. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14387. dp_deinit_tx_pair_by_index(soc, IPA_TCL_DATA_RING_IDX);
  14388. dp_ipa_deinit_alt_tx_ring(soc);
  14389. }
  14390. /* TCL command and status rings */
  14391. dp_soc_tcl_cmd_cred_srng_deinit(soc);
  14392. dp_soc_tcl_status_srng_deinit(soc);
  14393. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  14394. /* TODO: Get number of rings and ring sizes
  14395. * from wlan_cfg
  14396. */
  14397. wlan_minidump_remove(soc->reo_dest_ring[i].base_vaddr_unaligned,
  14398. soc->reo_dest_ring[i].alloc_size,
  14399. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_DEST,
  14400. "reo_dest_ring");
  14401. dp_srng_deinit(soc, &soc->reo_dest_ring[i], REO_DST, i);
  14402. }
  14403. /* REO reinjection ring */
  14404. wlan_minidump_remove(soc->reo_reinject_ring.base_vaddr_unaligned,
  14405. soc->reo_reinject_ring.alloc_size,
  14406. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_REINJECT,
  14407. "reo_reinject_ring");
  14408. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  14409. /* Rx release ring */
  14410. wlan_minidump_remove(soc->rx_rel_ring.base_vaddr_unaligned,
  14411. soc->rx_rel_ring.alloc_size,
  14412. soc->ctrl_psoc, WLAN_MD_DP_SRNG_RX_REL,
  14413. "reo_release_ring");
  14414. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  14415. /* Rx exception ring */
  14416. /* TODO: Better to store ring_type and ring_num in
  14417. * dp_srng during setup
  14418. */
  14419. wlan_minidump_remove(soc->reo_exception_ring.base_vaddr_unaligned,
  14420. soc->reo_exception_ring.alloc_size,
  14421. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_EXCEPTION,
  14422. "reo_exception_ring");
  14423. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  14424. /* REO command and status rings */
  14425. wlan_minidump_remove(soc->reo_cmd_ring.base_vaddr_unaligned,
  14426. soc->reo_cmd_ring.alloc_size,
  14427. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_CMD,
  14428. "reo_cmd_ring");
  14429. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  14430. wlan_minidump_remove(soc->reo_status_ring.base_vaddr_unaligned,
  14431. soc->reo_status_ring.alloc_size,
  14432. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_STATUS,
  14433. "reo_status_ring");
  14434. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  14435. }
  14436. /**
  14437. * dp_soc_srng_init() - Initialize soc level srng rings
  14438. * @soc: Datapath soc handle
  14439. *
  14440. * Return: QDF_STATUS_SUCCESS on success
  14441. * QDF_STATUS_E_FAILURE on failure
  14442. */
  14443. static QDF_STATUS dp_soc_srng_init(struct dp_soc *soc)
  14444. {
  14445. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14446. uint8_t i;
  14447. uint8_t wbm2_sw_rx_rel_ring_id;
  14448. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14449. dp_enable_verbose_debug(soc);
  14450. /* WBM descriptor release ring */
  14451. if (dp_srng_init(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0)) {
  14452. dp_init_err("%pK: dp_srng_init failed for wbm_desc_rel_ring", soc);
  14453. goto fail1;
  14454. }
  14455. wlan_minidump_log(soc->wbm_desc_rel_ring.base_vaddr_unaligned,
  14456. soc->wbm_desc_rel_ring.alloc_size,
  14457. soc->ctrl_psoc,
  14458. WLAN_MD_DP_SRNG_WBM_DESC_REL,
  14459. "wbm_desc_rel_ring");
  14460. /* TCL command and status rings */
  14461. if (dp_soc_tcl_cmd_cred_srng_init(soc)) {
  14462. dp_init_err("%pK: dp_srng_init failed for tcl_cmd_ring", soc);
  14463. goto fail1;
  14464. }
  14465. if (dp_soc_tcl_status_srng_init(soc)) {
  14466. dp_init_err("%pK: dp_srng_init failed for tcl_status_ring", soc);
  14467. goto fail1;
  14468. }
  14469. /* REO reinjection ring */
  14470. if (dp_srng_init(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0)) {
  14471. dp_init_err("%pK: dp_srng_init failed for reo_reinject_ring", soc);
  14472. goto fail1;
  14473. }
  14474. wlan_minidump_log(soc->reo_reinject_ring.base_vaddr_unaligned,
  14475. soc->reo_reinject_ring.alloc_size,
  14476. soc->ctrl_psoc,
  14477. WLAN_MD_DP_SRNG_REO_REINJECT,
  14478. "reo_reinject_ring");
  14479. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc_cfg_ctx);
  14480. /* Rx release ring */
  14481. if (dp_srng_init(soc, &soc->rx_rel_ring, WBM2SW_RELEASE,
  14482. wbm2_sw_rx_rel_ring_id, 0)) {
  14483. dp_init_err("%pK: dp_srng_init failed for rx_rel_ring", soc);
  14484. goto fail1;
  14485. }
  14486. wlan_minidump_log(soc->rx_rel_ring.base_vaddr_unaligned,
  14487. soc->rx_rel_ring.alloc_size,
  14488. soc->ctrl_psoc,
  14489. WLAN_MD_DP_SRNG_RX_REL,
  14490. "reo_release_ring");
  14491. /* Rx exception ring */
  14492. if (dp_srng_init(soc, &soc->reo_exception_ring,
  14493. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS)) {
  14494. dp_init_err("%pK: dp_srng_init failed - reo_exception", soc);
  14495. goto fail1;
  14496. }
  14497. wlan_minidump_log(soc->reo_exception_ring.base_vaddr_unaligned,
  14498. soc->reo_exception_ring.alloc_size,
  14499. soc->ctrl_psoc,
  14500. WLAN_MD_DP_SRNG_REO_EXCEPTION,
  14501. "reo_exception_ring");
  14502. /* REO command and status rings */
  14503. if (dp_srng_init(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0)) {
  14504. dp_init_err("%pK: dp_srng_init failed for reo_cmd_ring", soc);
  14505. goto fail1;
  14506. }
  14507. wlan_minidump_log(soc->reo_cmd_ring.base_vaddr_unaligned,
  14508. soc->reo_cmd_ring.alloc_size,
  14509. soc->ctrl_psoc,
  14510. WLAN_MD_DP_SRNG_REO_CMD,
  14511. "reo_cmd_ring");
  14512. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  14513. TAILQ_INIT(&soc->rx.reo_cmd_list);
  14514. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  14515. if (dp_srng_init(soc, &soc->reo_status_ring, REO_STATUS, 0, 0)) {
  14516. dp_init_err("%pK: dp_srng_init failed for reo_status_ring", soc);
  14517. goto fail1;
  14518. }
  14519. wlan_minidump_log(soc->reo_status_ring.base_vaddr_unaligned,
  14520. soc->reo_status_ring.alloc_size,
  14521. soc->ctrl_psoc,
  14522. WLAN_MD_DP_SRNG_REO_STATUS,
  14523. "reo_status_ring");
  14524. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  14525. if (dp_init_tx_ring_pair_by_index(soc, i))
  14526. goto fail1;
  14527. }
  14528. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14529. if (dp_init_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX))
  14530. goto fail1;
  14531. if (dp_ipa_init_alt_tx_ring(soc))
  14532. goto fail1;
  14533. }
  14534. dp_create_ext_stats_event(soc);
  14535. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  14536. /* Initialize REO destination ring */
  14537. if (dp_srng_init(soc, &soc->reo_dest_ring[i], REO_DST, i, 0)) {
  14538. dp_init_err("%pK: dp_srng_init failed for reo_dest_ringn", soc);
  14539. goto fail1;
  14540. }
  14541. wlan_minidump_log(soc->reo_dest_ring[i].base_vaddr_unaligned,
  14542. soc->reo_dest_ring[i].alloc_size,
  14543. soc->ctrl_psoc,
  14544. WLAN_MD_DP_SRNG_REO_DEST,
  14545. "reo_dest_ring");
  14546. }
  14547. if (soc->arch_ops.txrx_soc_srng_init) {
  14548. if (soc->arch_ops.txrx_soc_srng_init(soc)) {
  14549. dp_init_err("%pK: dp_srng_init failed for arch rings",
  14550. soc);
  14551. goto fail1;
  14552. }
  14553. }
  14554. return QDF_STATUS_SUCCESS;
  14555. fail1:
  14556. /*
  14557. * Cleanup will be done as part of soc_detach, which will
  14558. * be called on pdev attach failure
  14559. */
  14560. dp_soc_srng_deinit(soc);
  14561. return QDF_STATUS_E_FAILURE;
  14562. }
  14563. /**
  14564. * dp_soc_srng_free() - free soc level srng rings
  14565. * @soc: Datapath soc handle
  14566. *
  14567. */
  14568. static void dp_soc_srng_free(struct dp_soc *soc)
  14569. {
  14570. uint32_t i;
  14571. if (soc->arch_ops.txrx_soc_srng_free)
  14572. soc->arch_ops.txrx_soc_srng_free(soc);
  14573. dp_srng_free(soc, &soc->wbm_desc_rel_ring);
  14574. for (i = 0; i < soc->num_tcl_data_rings; i++)
  14575. dp_free_tx_ring_pair_by_index(soc, i);
  14576. /* Free IPA rings for TCL_TX and TCL_COMPL ring */
  14577. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14578. dp_free_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX);
  14579. dp_ipa_free_alt_tx_ring(soc);
  14580. }
  14581. dp_soc_tcl_cmd_cred_srng_free(soc);
  14582. dp_soc_tcl_status_srng_free(soc);
  14583. for (i = 0; i < soc->num_reo_dest_rings; i++)
  14584. dp_srng_free(soc, &soc->reo_dest_ring[i]);
  14585. dp_srng_free(soc, &soc->reo_reinject_ring);
  14586. dp_srng_free(soc, &soc->rx_rel_ring);
  14587. dp_srng_free(soc, &soc->reo_exception_ring);
  14588. dp_srng_free(soc, &soc->reo_cmd_ring);
  14589. dp_srng_free(soc, &soc->reo_status_ring);
  14590. }
  14591. /**
  14592. * dp_soc_srng_alloc() - Allocate memory for soc level srng rings
  14593. * @soc: Datapath soc handle
  14594. *
  14595. * Return: QDF_STATUS_SUCCESS on success
  14596. * QDF_STATUS_E_NOMEM on failure
  14597. */
  14598. static QDF_STATUS dp_soc_srng_alloc(struct dp_soc *soc)
  14599. {
  14600. uint32_t entries;
  14601. uint32_t i;
  14602. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14603. uint32_t cached = WLAN_CFG_DST_RING_CACHED_DESC;
  14604. uint32_t reo_dst_ring_size;
  14605. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14606. /* sw2wbm link descriptor release ring */
  14607. entries = wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx);
  14608. if (dp_srng_alloc(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE,
  14609. entries, 0)) {
  14610. dp_init_err("%pK: dp_srng_alloc failed for wbm_desc_rel_ring", soc);
  14611. goto fail1;
  14612. }
  14613. /* TCL command and status rings */
  14614. if (dp_soc_tcl_cmd_cred_srng_alloc(soc)) {
  14615. dp_init_err("%pK: dp_srng_alloc failed for tcl_cmd_ring", soc);
  14616. goto fail1;
  14617. }
  14618. if (dp_soc_tcl_status_srng_alloc(soc)) {
  14619. dp_init_err("%pK: dp_srng_alloc failed for tcl_status_ring", soc);
  14620. goto fail1;
  14621. }
  14622. /* REO reinjection ring */
  14623. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  14624. if (dp_srng_alloc(soc, &soc->reo_reinject_ring, REO_REINJECT,
  14625. entries, 0)) {
  14626. dp_init_err("%pK: dp_srng_alloc failed for reo_reinject_ring", soc);
  14627. goto fail1;
  14628. }
  14629. /* Rx release ring */
  14630. entries = wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx);
  14631. if (dp_srng_alloc(soc, &soc->rx_rel_ring, WBM2SW_RELEASE,
  14632. entries, 0)) {
  14633. dp_init_err("%pK: dp_srng_alloc failed for rx_rel_ring", soc);
  14634. goto fail1;
  14635. }
  14636. /* Rx exception ring */
  14637. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  14638. if (dp_srng_alloc(soc, &soc->reo_exception_ring, REO_EXCEPTION,
  14639. entries, 0)) {
  14640. dp_init_err("%pK: dp_srng_alloc failed - reo_exception", soc);
  14641. goto fail1;
  14642. }
  14643. /* REO command and status rings */
  14644. entries = wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx);
  14645. if (dp_srng_alloc(soc, &soc->reo_cmd_ring, REO_CMD, entries, 0)) {
  14646. dp_init_err("%pK: dp_srng_alloc failed for reo_cmd_ring", soc);
  14647. goto fail1;
  14648. }
  14649. entries = wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx);
  14650. if (dp_srng_alloc(soc, &soc->reo_status_ring, REO_STATUS,
  14651. entries, 0)) {
  14652. dp_init_err("%pK: dp_srng_alloc failed for reo_status_ring", soc);
  14653. goto fail1;
  14654. }
  14655. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc_cfg_ctx);
  14656. /* Disable cached desc if NSS offload is enabled */
  14657. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx))
  14658. cached = 0;
  14659. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  14660. if (dp_alloc_tx_ring_pair_by_index(soc, i))
  14661. goto fail1;
  14662. }
  14663. /* IPA rings for TCL_TX and TX_COMP will be allocated here */
  14664. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14665. if (dp_alloc_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX))
  14666. goto fail1;
  14667. if (dp_ipa_alloc_alt_tx_ring(soc))
  14668. goto fail1;
  14669. }
  14670. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  14671. /* Setup REO destination ring */
  14672. if (dp_srng_alloc(soc, &soc->reo_dest_ring[i], REO_DST,
  14673. reo_dst_ring_size, cached)) {
  14674. dp_init_err("%pK: dp_srng_alloc failed for reo_dest_ring", soc);
  14675. goto fail1;
  14676. }
  14677. }
  14678. if (soc->arch_ops.txrx_soc_srng_alloc) {
  14679. if (soc->arch_ops.txrx_soc_srng_alloc(soc)) {
  14680. dp_init_err("%pK: dp_srng_alloc failed for arch rings",
  14681. soc);
  14682. goto fail1;
  14683. }
  14684. }
  14685. return QDF_STATUS_SUCCESS;
  14686. fail1:
  14687. dp_soc_srng_free(soc);
  14688. return QDF_STATUS_E_NOMEM;
  14689. }
  14690. static void dp_soc_cfg_dump(struct dp_soc *soc, uint32_t target_type)
  14691. {
  14692. dp_init_info("DP soc Dump for Target = %d", target_type);
  14693. dp_init_info("ast_override_support = %d, da_war_enabled = %d,",
  14694. soc->ast_override_support, soc->da_war_enabled);
  14695. wlan_cfg_dp_soc_ctx_dump(soc->wlan_cfg_ctx);
  14696. }
  14697. /**
  14698. * dp_soc_cfg_init() - initialize target specific configuration
  14699. * during dp_soc_init
  14700. * @soc: dp soc handle
  14701. */
  14702. static void dp_soc_cfg_init(struct dp_soc *soc)
  14703. {
  14704. uint32_t target_type;
  14705. target_type = hal_get_target_type(soc->hal_soc);
  14706. switch (target_type) {
  14707. case TARGET_TYPE_QCA6290:
  14708. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14709. REO_DST_RING_SIZE_QCA6290);
  14710. soc->ast_override_support = 1;
  14711. soc->da_war_enabled = false;
  14712. break;
  14713. case TARGET_TYPE_QCA6390:
  14714. case TARGET_TYPE_QCA6490:
  14715. case TARGET_TYPE_QCA6750:
  14716. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14717. REO_DST_RING_SIZE_QCA6290);
  14718. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  14719. soc->ast_override_support = 1;
  14720. if (soc->cdp_soc.ol_ops->get_con_mode &&
  14721. soc->cdp_soc.ol_ops->get_con_mode() ==
  14722. QDF_GLOBAL_MONITOR_MODE) {
  14723. int int_ctx;
  14724. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  14725. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  14726. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  14727. }
  14728. }
  14729. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14730. break;
  14731. case TARGET_TYPE_KIWI:
  14732. case TARGET_TYPE_MANGO:
  14733. case TARGET_TYPE_PEACH:
  14734. soc->ast_override_support = 1;
  14735. soc->per_tid_basize_max_tid = 8;
  14736. if (soc->cdp_soc.ol_ops->get_con_mode &&
  14737. soc->cdp_soc.ol_ops->get_con_mode() ==
  14738. QDF_GLOBAL_MONITOR_MODE) {
  14739. int int_ctx;
  14740. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS;
  14741. int_ctx++) {
  14742. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  14743. if (dp_is_monitor_mode_using_poll(soc))
  14744. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  14745. }
  14746. }
  14747. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14748. soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev = 1;
  14749. break;
  14750. case TARGET_TYPE_QCA8074:
  14751. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  14752. soc->da_war_enabled = true;
  14753. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  14754. break;
  14755. case TARGET_TYPE_QCA8074V2:
  14756. case TARGET_TYPE_QCA6018:
  14757. case TARGET_TYPE_QCA9574:
  14758. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14759. soc->ast_override_support = 1;
  14760. soc->per_tid_basize_max_tid = 8;
  14761. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  14762. soc->da_war_enabled = false;
  14763. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  14764. break;
  14765. case TARGET_TYPE_QCN9000:
  14766. soc->ast_override_support = 1;
  14767. soc->da_war_enabled = false;
  14768. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14769. soc->per_tid_basize_max_tid = 8;
  14770. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  14771. soc->lmac_polled_mode = 0;
  14772. soc->wbm_release_desc_rx_sg_support = 1;
  14773. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  14774. break;
  14775. case TARGET_TYPE_QCA5018:
  14776. case TARGET_TYPE_QCN6122:
  14777. case TARGET_TYPE_QCN9160:
  14778. soc->ast_override_support = 1;
  14779. soc->da_war_enabled = false;
  14780. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14781. soc->per_tid_basize_max_tid = 8;
  14782. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS_11AX;
  14783. soc->disable_mac1_intr = 1;
  14784. soc->disable_mac2_intr = 1;
  14785. soc->wbm_release_desc_rx_sg_support = 1;
  14786. break;
  14787. case TARGET_TYPE_QCN9224:
  14788. soc->ast_override_support = 1;
  14789. soc->da_war_enabled = false;
  14790. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14791. soc->per_tid_basize_max_tid = 8;
  14792. soc->wbm_release_desc_rx_sg_support = 1;
  14793. soc->rxdma2sw_rings_not_supported = 1;
  14794. soc->wbm_sg_last_msdu_war = 1;
  14795. soc->ast_offload_support = AST_OFFLOAD_ENABLE_STATUS;
  14796. soc->mec_fw_offload = FW_MEC_FW_OFFLOAD_ENABLED;
  14797. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  14798. wlan_cfg_set_txmon_hw_support(soc->wlan_cfg_ctx, true);
  14799. soc->host_ast_db_enable = cfg_get(soc->ctrl_psoc,
  14800. CFG_DP_HOST_AST_DB_ENABLE);
  14801. soc->features.wds_ext_ast_override_enable = true;
  14802. break;
  14803. case TARGET_TYPE_QCA5332:
  14804. soc->ast_override_support = 1;
  14805. soc->da_war_enabled = false;
  14806. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14807. soc->per_tid_basize_max_tid = 8;
  14808. soc->wbm_release_desc_rx_sg_support = 1;
  14809. soc->rxdma2sw_rings_not_supported = 1;
  14810. soc->wbm_sg_last_msdu_war = 1;
  14811. soc->ast_offload_support = AST_OFFLOAD_ENABLE_STATUS;
  14812. soc->mec_fw_offload = FW_MEC_FW_OFFLOAD_ENABLED;
  14813. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS_5332;
  14814. wlan_cfg_set_txmon_hw_support(soc->wlan_cfg_ctx, true);
  14815. soc->host_ast_db_enable = cfg_get(soc->ctrl_psoc,
  14816. CFG_DP_HOST_AST_DB_ENABLE);
  14817. soc->features.wds_ext_ast_override_enable = true;
  14818. break;
  14819. default:
  14820. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  14821. qdf_assert_always(0);
  14822. break;
  14823. }
  14824. dp_soc_cfg_dump(soc, target_type);
  14825. }
  14826. /**
  14827. * dp_soc_cfg_attach() - set target specific configuration in
  14828. * dp soc cfg.
  14829. * @soc: dp soc handle
  14830. */
  14831. static void dp_soc_cfg_attach(struct dp_soc *soc)
  14832. {
  14833. int target_type;
  14834. int nss_cfg = 0;
  14835. target_type = hal_get_target_type(soc->hal_soc);
  14836. switch (target_type) {
  14837. case TARGET_TYPE_QCA6290:
  14838. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14839. REO_DST_RING_SIZE_QCA6290);
  14840. break;
  14841. case TARGET_TYPE_QCA6390:
  14842. case TARGET_TYPE_QCA6490:
  14843. case TARGET_TYPE_QCA6750:
  14844. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14845. REO_DST_RING_SIZE_QCA6290);
  14846. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14847. break;
  14848. case TARGET_TYPE_KIWI:
  14849. case TARGET_TYPE_MANGO:
  14850. case TARGET_TYPE_PEACH:
  14851. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14852. break;
  14853. case TARGET_TYPE_QCA8074:
  14854. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14855. break;
  14856. case TARGET_TYPE_QCA8074V2:
  14857. case TARGET_TYPE_QCA6018:
  14858. case TARGET_TYPE_QCA9574:
  14859. case TARGET_TYPE_QCN6122:
  14860. case TARGET_TYPE_QCN9160:
  14861. case TARGET_TYPE_QCA5018:
  14862. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14863. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  14864. break;
  14865. case TARGET_TYPE_QCN9000:
  14866. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14867. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  14868. break;
  14869. case TARGET_TYPE_QCN9224:
  14870. case TARGET_TYPE_QCA5332:
  14871. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14872. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  14873. break;
  14874. default:
  14875. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  14876. qdf_assert_always(0);
  14877. break;
  14878. }
  14879. if (soc->cdp_soc.ol_ops->get_soc_nss_cfg)
  14880. nss_cfg = soc->cdp_soc.ol_ops->get_soc_nss_cfg(soc->ctrl_psoc);
  14881. wlan_cfg_set_dp_soc_nss_cfg(soc->wlan_cfg_ctx, nss_cfg);
  14882. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  14883. wlan_cfg_set_num_tx_desc_pool(soc->wlan_cfg_ctx, 0);
  14884. wlan_cfg_set_num_tx_ext_desc_pool(soc->wlan_cfg_ctx, 0);
  14885. wlan_cfg_set_num_tx_desc(soc->wlan_cfg_ctx, 0);
  14886. wlan_cfg_set_num_tx_ext_desc(soc->wlan_cfg_ctx, 0);
  14887. soc->init_tcl_cmd_cred_ring = false;
  14888. soc->num_tcl_data_rings =
  14889. wlan_cfg_num_nss_tcl_data_rings(soc->wlan_cfg_ctx);
  14890. soc->num_reo_dest_rings =
  14891. wlan_cfg_num_nss_reo_dest_rings(soc->wlan_cfg_ctx);
  14892. } else {
  14893. soc->init_tcl_cmd_cred_ring = true;
  14894. soc->num_tx_comp_rings =
  14895. wlan_cfg_num_tx_comp_rings(soc->wlan_cfg_ctx);
  14896. soc->num_tcl_data_rings =
  14897. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  14898. soc->num_reo_dest_rings =
  14899. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  14900. }
  14901. soc->arch_ops.soc_cfg_attach(soc);
  14902. }
  14903. static inline void dp_pdev_set_default_reo(struct dp_pdev *pdev)
  14904. {
  14905. struct dp_soc *soc = pdev->soc;
  14906. switch (pdev->pdev_id) {
  14907. case 0:
  14908. pdev->reo_dest =
  14909. wlan_cfg_radio0_default_reo_get(soc->wlan_cfg_ctx);
  14910. break;
  14911. case 1:
  14912. pdev->reo_dest =
  14913. wlan_cfg_radio1_default_reo_get(soc->wlan_cfg_ctx);
  14914. break;
  14915. case 2:
  14916. pdev->reo_dest =
  14917. wlan_cfg_radio2_default_reo_get(soc->wlan_cfg_ctx);
  14918. break;
  14919. default:
  14920. dp_init_err("%pK: Invalid pdev_id %d for reo selection",
  14921. soc, pdev->pdev_id);
  14922. break;
  14923. }
  14924. }
  14925. static QDF_STATUS dp_pdev_init(struct cdp_soc_t *txrx_soc,
  14926. HTC_HANDLE htc_handle,
  14927. qdf_device_t qdf_osdev,
  14928. uint8_t pdev_id)
  14929. {
  14930. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14931. int nss_cfg;
  14932. void *sojourn_buf;
  14933. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  14934. struct dp_pdev *pdev = soc->pdev_list[pdev_id];
  14935. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14936. pdev->soc = soc;
  14937. pdev->pdev_id = pdev_id;
  14938. /*
  14939. * Variable to prevent double pdev deinitialization during
  14940. * radio detach execution .i.e. in the absence of any vdev.
  14941. */
  14942. pdev->pdev_deinit = 0;
  14943. if (dp_wdi_event_attach(pdev)) {
  14944. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  14945. "dp_wdi_evet_attach failed");
  14946. goto fail0;
  14947. }
  14948. if (dp_pdev_srng_init(pdev)) {
  14949. dp_init_err("%pK: Failed to initialize pdev srng rings", soc);
  14950. goto fail1;
  14951. }
  14952. /* Initialize descriptors in TCL Rings used by IPA */
  14953. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14954. hal_tx_init_data_ring(soc->hal_soc,
  14955. soc->tcl_data_ring[IPA_TCL_DATA_RING_IDX].hal_srng);
  14956. dp_ipa_hal_tx_init_alt_data_ring(soc);
  14957. }
  14958. /*
  14959. * Initialize command/credit ring descriptor
  14960. * Command/CREDIT ring also used for sending DATA cmds
  14961. */
  14962. dp_tx_init_cmd_credit_ring(soc);
  14963. dp_tx_pdev_init(pdev);
  14964. /*
  14965. * set nss pdev config based on soc config
  14966. */
  14967. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  14968. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  14969. (nss_cfg & (1 << pdev_id)));
  14970. pdev->target_pdev_id =
  14971. dp_calculate_target_pdev_id_from_host_pdev_id(soc, pdev_id);
  14972. if (soc->preferred_hw_mode == WMI_HOST_HW_MODE_2G_PHYB &&
  14973. pdev->lmac_id == PHYB_2G_LMAC_ID) {
  14974. pdev->target_pdev_id = PHYB_2G_TARGET_PDEV_ID;
  14975. }
  14976. /* Reset the cpu ring map if radio is NSS offloaded */
  14977. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  14978. dp_soc_reset_cpu_ring_map(soc);
  14979. dp_soc_reset_intr_mask(soc);
  14980. }
  14981. /* Reset the cpu ring map if radio is NSS offloaded */
  14982. dp_soc_reset_ipa_vlan_intr_mask(soc);
  14983. TAILQ_INIT(&pdev->vdev_list);
  14984. qdf_spinlock_create(&pdev->vdev_list_lock);
  14985. pdev->vdev_count = 0;
  14986. pdev->is_lro_hash_configured = 0;
  14987. qdf_spinlock_create(&pdev->tx_mutex);
  14988. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MON_INVALID_LMAC_ID;
  14989. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MON_INVALID_LMAC_ID;
  14990. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MON_INVALID_LMAC_ID;
  14991. DP_STATS_INIT(pdev);
  14992. dp_local_peer_id_pool_init(pdev);
  14993. dp_dscp_tid_map_setup(pdev);
  14994. dp_pcp_tid_map_setup(pdev);
  14995. /* set the reo destination during initialization */
  14996. dp_pdev_set_default_reo(pdev);
  14997. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  14998. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  14999. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  15000. TRUE);
  15001. if (!pdev->sojourn_buf) {
  15002. dp_init_err("%pK: Failed to allocate sojourn buf", soc);
  15003. goto fail2;
  15004. }
  15005. sojourn_buf = qdf_nbuf_data(pdev->sojourn_buf);
  15006. qdf_mem_zero(sojourn_buf, sizeof(struct cdp_tx_sojourn_stats));
  15007. qdf_event_create(&pdev->fw_peer_stats_event);
  15008. qdf_event_create(&pdev->fw_stats_event);
  15009. qdf_event_create(&pdev->fw_obss_stats_event);
  15010. pdev->num_tx_allowed = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  15011. pdev->num_tx_spl_allowed =
  15012. wlan_cfg_get_num_tx_spl_desc(soc->wlan_cfg_ctx);
  15013. pdev->num_reg_tx_allowed =
  15014. pdev->num_tx_allowed - pdev->num_tx_spl_allowed;
  15015. if (dp_rxdma_ring_setup(soc, pdev)) {
  15016. dp_init_err("%pK: RXDMA ring config failed", soc);
  15017. goto fail3;
  15018. }
  15019. if (dp_init_ipa_rx_refill_buf_ring(soc, pdev))
  15020. goto fail3;
  15021. if (dp_ipa_ring_resource_setup(soc, pdev))
  15022. goto fail4;
  15023. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  15024. dp_init_err("%pK: dp_ipa_uc_attach failed", soc);
  15025. goto fail4;
  15026. }
  15027. if (dp_pdev_bkp_stats_attach(pdev) != QDF_STATUS_SUCCESS) {
  15028. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  15029. FL("dp_pdev_bkp_stats_attach failed"));
  15030. goto fail5;
  15031. }
  15032. if (dp_monitor_pdev_init(pdev)) {
  15033. dp_init_err("%pK: dp_monitor_pdev_init failed\n", soc);
  15034. goto fail6;
  15035. }
  15036. /* initialize sw rx descriptors */
  15037. dp_rx_pdev_desc_pool_init(pdev);
  15038. /* allocate buffers and replenish the RxDMA ring */
  15039. dp_rx_pdev_buffers_alloc(pdev);
  15040. dp_init_tso_stats(pdev);
  15041. pdev->rx_fast_flag = false;
  15042. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  15043. qdf_dma_mem_stats_read(),
  15044. qdf_heap_mem_stats_read(),
  15045. qdf_skb_total_mem_stats_read());
  15046. return QDF_STATUS_SUCCESS;
  15047. fail6:
  15048. dp_pdev_bkp_stats_detach(pdev);
  15049. fail5:
  15050. dp_ipa_uc_detach(soc, pdev);
  15051. fail4:
  15052. dp_deinit_ipa_rx_refill_buf_ring(soc, pdev);
  15053. fail3:
  15054. dp_rxdma_ring_cleanup(soc, pdev);
  15055. qdf_nbuf_free(pdev->sojourn_buf);
  15056. fail2:
  15057. qdf_spinlock_destroy(&pdev->tx_mutex);
  15058. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  15059. dp_pdev_srng_deinit(pdev);
  15060. fail1:
  15061. dp_wdi_event_detach(pdev);
  15062. fail0:
  15063. return QDF_STATUS_E_FAILURE;
  15064. }
  15065. /**
  15066. * dp_pdev_init_wifi3() - Init txrx pdev
  15067. * @txrx_soc:
  15068. * @htc_handle: HTC handle for host-target interface
  15069. * @qdf_osdev: QDF OS device
  15070. * @pdev_id: pdev Id
  15071. *
  15072. * Return: QDF_STATUS
  15073. */
  15074. static QDF_STATUS dp_pdev_init_wifi3(struct cdp_soc_t *txrx_soc,
  15075. HTC_HANDLE htc_handle,
  15076. qdf_device_t qdf_osdev,
  15077. uint8_t pdev_id)
  15078. {
  15079. return dp_pdev_init(txrx_soc, htc_handle, qdf_osdev, pdev_id);
  15080. }
  15081. #ifdef FEATURE_DIRECT_LINK
  15082. struct dp_srng *dp_setup_direct_link_refill_ring(struct cdp_soc_t *soc_hdl,
  15083. uint8_t pdev_id)
  15084. {
  15085. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  15086. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  15087. if (!pdev) {
  15088. dp_err("DP pdev is NULL");
  15089. return NULL;
  15090. }
  15091. if (dp_srng_alloc(soc, &pdev->rx_refill_buf_ring4,
  15092. RXDMA_BUF, DIRECT_LINK_REFILL_RING_ENTRIES, false)) {
  15093. dp_err("SRNG alloc failed for rx_refill_buf_ring4");
  15094. return NULL;
  15095. }
  15096. if (dp_srng_init(soc, &pdev->rx_refill_buf_ring4,
  15097. RXDMA_BUF, DIRECT_LINK_REFILL_RING_IDX, 0)) {
  15098. dp_err("SRNG init failed for rx_refill_buf_ring4");
  15099. dp_srng_free(soc, &pdev->rx_refill_buf_ring4);
  15100. return NULL;
  15101. }
  15102. if (htt_srng_setup(soc->htt_handle, pdev_id,
  15103. pdev->rx_refill_buf_ring4.hal_srng, RXDMA_BUF)) {
  15104. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring4, RXDMA_BUF,
  15105. DIRECT_LINK_REFILL_RING_IDX);
  15106. dp_srng_free(soc, &pdev->rx_refill_buf_ring4);
  15107. return NULL;
  15108. }
  15109. return &pdev->rx_refill_buf_ring4;
  15110. }
  15111. void dp_destroy_direct_link_refill_ring(struct cdp_soc_t *soc_hdl,
  15112. uint8_t pdev_id)
  15113. {
  15114. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  15115. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  15116. if (!pdev) {
  15117. dp_err("DP pdev is NULL");
  15118. return;
  15119. }
  15120. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring4, RXDMA_BUF, 0);
  15121. dp_srng_free(soc, &pdev->rx_refill_buf_ring4);
  15122. }
  15123. #endif