dp_mlo.c 43 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620
  1. /*
  2. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #include <wlan_utility.h>
  17. #include <dp_internal.h>
  18. #include <dp_htt.h>
  19. #include <hal_be_api.h>
  20. #include "dp_mlo.h"
  21. #include <dp_be.h>
  22. #include <dp_be_rx.h>
  23. #include <dp_htt.h>
  24. #include <dp_internal.h>
  25. #include <wlan_cfg.h>
  26. #include <wlan_mlo_mgr_cmn.h>
  27. #include "dp_umac_reset.h"
  28. #ifdef DP_UMAC_HW_RESET_SUPPORT
  29. /**
  30. * dp_umac_reset_update_partner_map() - Update Umac reset partner map
  31. * @mlo_ctx: mlo soc context
  32. * @chip_id: chip id
  33. * @set: flag indicating whether to set or clear the bit
  34. *
  35. * Return: void
  36. */
  37. static void dp_umac_reset_update_partner_map(struct dp_mlo_ctxt *mlo_ctx,
  38. int chip_id, bool set);
  39. #endif
  40. /**
  41. * dp_mlo_ctxt_attach_wifi3() - Attach DP MLO context
  42. * @ctrl_ctxt: CDP control context
  43. *
  44. * Return: DP MLO context handle on success, NULL on failure
  45. */
  46. static struct cdp_mlo_ctxt *
  47. dp_mlo_ctxt_attach_wifi3(struct cdp_ctrl_mlo_mgr *ctrl_ctxt)
  48. {
  49. struct dp_mlo_ctxt *mlo_ctxt =
  50. qdf_mem_malloc(sizeof(struct dp_mlo_ctxt));
  51. if (!mlo_ctxt) {
  52. dp_err("Failed to allocate DP MLO Context");
  53. return NULL;
  54. }
  55. mlo_ctxt->ctrl_ctxt = ctrl_ctxt;
  56. if (dp_mlo_peer_find_hash_attach_be
  57. (mlo_ctxt, DP_MAX_MLO_PEER) != QDF_STATUS_SUCCESS) {
  58. dp_err("Failed to allocate peer hash");
  59. qdf_mem_free(mlo_ctxt);
  60. return NULL;
  61. }
  62. qdf_get_random_bytes(mlo_ctxt->toeplitz_hash_ipv4,
  63. (sizeof(mlo_ctxt->toeplitz_hash_ipv4[0]) *
  64. LRO_IPV4_SEED_ARR_SZ));
  65. qdf_get_random_bytes(mlo_ctxt->toeplitz_hash_ipv6,
  66. (sizeof(mlo_ctxt->toeplitz_hash_ipv6[0]) *
  67. LRO_IPV6_SEED_ARR_SZ));
  68. qdf_spinlock_create(&mlo_ctxt->ml_soc_list_lock);
  69. qdf_spinlock_create(&mlo_ctxt->grp_umac_reset_ctx.grp_ctx_lock);
  70. return dp_mlo_ctx_to_cdp(mlo_ctxt);
  71. }
  72. /**
  73. * dp_mlo_ctxt_detach_wifi3() - Detach DP MLO context
  74. * @cdp_ml_ctxt: pointer to CDP DP MLO context
  75. *
  76. * Return: void
  77. */
  78. static void dp_mlo_ctxt_detach_wifi3(struct cdp_mlo_ctxt *cdp_ml_ctxt)
  79. {
  80. struct dp_mlo_ctxt *mlo_ctxt = cdp_mlo_ctx_to_dp(cdp_ml_ctxt);
  81. if (!cdp_ml_ctxt)
  82. return;
  83. qdf_spinlock_destroy(&mlo_ctxt->grp_umac_reset_ctx.grp_ctx_lock);
  84. qdf_spinlock_destroy(&mlo_ctxt->ml_soc_list_lock);
  85. dp_mlo_peer_find_hash_detach_be(mlo_ctxt);
  86. qdf_mem_free(mlo_ctxt);
  87. }
  88. /**
  89. * dp_mlo_set_soc_by_chip_id() - Add DP soc to ML context soc list
  90. * @ml_ctxt: DP ML context handle
  91. * @soc: DP soc handle
  92. * @chip_id: MLO chip id
  93. *
  94. * Return: void
  95. */
  96. static void dp_mlo_set_soc_by_chip_id(struct dp_mlo_ctxt *ml_ctxt,
  97. struct dp_soc *soc,
  98. uint8_t chip_id)
  99. {
  100. qdf_spin_lock_bh(&ml_ctxt->ml_soc_list_lock);
  101. ml_ctxt->ml_soc_list[chip_id] = soc;
  102. /* The same API is called during soc_attach and soc_detach
  103. * soc parameter is non-null or null accordingly.
  104. */
  105. if (soc)
  106. ml_ctxt->ml_soc_cnt++;
  107. else
  108. ml_ctxt->ml_soc_cnt--;
  109. dp_umac_reset_update_partner_map(ml_ctxt, chip_id, !!soc);
  110. qdf_spin_unlock_bh(&ml_ctxt->ml_soc_list_lock);
  111. }
  112. struct dp_soc*
  113. dp_mlo_get_soc_ref_by_chip_id(struct dp_mlo_ctxt *ml_ctxt,
  114. uint8_t chip_id)
  115. {
  116. struct dp_soc *soc = NULL;
  117. if (!ml_ctxt) {
  118. dp_warn("MLO context not created, MLO not enabled");
  119. return NULL;
  120. }
  121. qdf_spin_lock_bh(&ml_ctxt->ml_soc_list_lock);
  122. soc = ml_ctxt->ml_soc_list[chip_id];
  123. if (!soc) {
  124. qdf_spin_unlock_bh(&ml_ctxt->ml_soc_list_lock);
  125. return NULL;
  126. }
  127. qdf_atomic_inc(&soc->ref_count);
  128. qdf_spin_unlock_bh(&ml_ctxt->ml_soc_list_lock);
  129. return soc;
  130. }
  131. static QDF_STATUS dp_partner_soc_rx_hw_cc_init(struct dp_mlo_ctxt *mlo_ctxt,
  132. struct dp_soc_be *be_soc)
  133. {
  134. uint8_t i;
  135. struct dp_soc *partner_soc;
  136. struct dp_soc_be *be_partner_soc;
  137. uint8_t pool_id;
  138. QDF_STATUS qdf_status = QDF_STATUS_SUCCESS;
  139. for (i = 0; i < WLAN_MAX_MLO_CHIPS; i++) {
  140. partner_soc = dp_mlo_get_soc_ref_by_chip_id(mlo_ctxt, i);
  141. if (!partner_soc) {
  142. dp_err("partner_soc is NULL");
  143. continue;
  144. }
  145. be_partner_soc = dp_get_be_soc_from_dp_soc(partner_soc);
  146. for (pool_id = 0; pool_id < MAX_RXDESC_POOLS; pool_id++) {
  147. qdf_status =
  148. dp_hw_cookie_conversion_init
  149. (be_soc,
  150. &be_partner_soc->rx_cc_ctx[pool_id]);
  151. if (!QDF_IS_STATUS_SUCCESS(qdf_status)) {
  152. dp_alert("MLO partner soc RX CC init failed");
  153. return qdf_status;
  154. }
  155. }
  156. }
  157. return qdf_status;
  158. }
  159. static void dp_mlo_soc_drain_rx_buf(struct dp_soc *soc, void *arg, int chip_id)
  160. {
  161. uint8_t i = 0;
  162. uint8_t cpu = 0;
  163. uint8_t rx_ring_mask[WLAN_CFG_INT_NUM_CONTEXTS] = {0};
  164. uint8_t rx_err_ring_mask[WLAN_CFG_INT_NUM_CONTEXTS] = {0};
  165. uint8_t rx_wbm_rel_ring_mask[WLAN_CFG_INT_NUM_CONTEXTS] = {0};
  166. uint8_t reo_status_ring_mask[WLAN_CFG_INT_NUM_CONTEXTS] = {0};
  167. /* Save the current interrupt mask and disable the interrupts */
  168. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  169. rx_ring_mask[i] = soc->intr_ctx[i].rx_ring_mask;
  170. rx_err_ring_mask[i] = soc->intr_ctx[i].rx_err_ring_mask;
  171. rx_wbm_rel_ring_mask[i] = soc->intr_ctx[i].rx_wbm_rel_ring_mask;
  172. reo_status_ring_mask[i] = soc->intr_ctx[i].reo_status_ring_mask;
  173. soc->intr_ctx[i].rx_ring_mask = 0;
  174. soc->intr_ctx[i].rx_err_ring_mask = 0;
  175. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  176. soc->intr_ctx[i].reo_status_ring_mask = 0;
  177. }
  178. /* make sure dp_service_srngs not running on any of the CPU */
  179. for (cpu = 0; cpu < NR_CPUS; cpu++) {
  180. while (qdf_atomic_test_bit(cpu,
  181. &soc->service_rings_running))
  182. ;
  183. }
  184. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  185. uint8_t ring = 0;
  186. uint32_t num_entries = 0;
  187. hal_ring_handle_t hal_ring_hdl = NULL;
  188. uint8_t rx_mask = wlan_cfg_get_rx_ring_mask(
  189. soc->wlan_cfg_ctx, i);
  190. uint8_t rx_err_mask = wlan_cfg_get_rx_err_ring_mask(
  191. soc->wlan_cfg_ctx, i);
  192. uint8_t rx_wbm_rel_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  193. soc->wlan_cfg_ctx, i);
  194. if (rx_mask) {
  195. /* iterate through each reo ring and process the buf */
  196. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  197. if (!(rx_mask & (1 << ring)))
  198. continue;
  199. hal_ring_hdl =
  200. soc->reo_dest_ring[ring].hal_srng;
  201. num_entries = hal_srng_get_num_entries(
  202. soc->hal_soc,
  203. hal_ring_hdl);
  204. dp_rx_process_be(&soc->intr_ctx[i],
  205. hal_ring_hdl,
  206. ring,
  207. num_entries);
  208. }
  209. }
  210. /* Process REO Exception ring */
  211. if (rx_err_mask) {
  212. hal_ring_hdl = soc->reo_exception_ring.hal_srng;
  213. num_entries = hal_srng_get_num_entries(
  214. soc->hal_soc,
  215. hal_ring_hdl);
  216. dp_rx_err_process(&soc->intr_ctx[i], soc,
  217. hal_ring_hdl, num_entries);
  218. }
  219. /* Process Rx WBM release ring */
  220. if (rx_wbm_rel_mask) {
  221. hal_ring_hdl = soc->rx_rel_ring.hal_srng;
  222. num_entries = hal_srng_get_num_entries(
  223. soc->hal_soc,
  224. hal_ring_hdl);
  225. dp_rx_wbm_err_process(&soc->intr_ctx[i], soc,
  226. hal_ring_hdl, num_entries);
  227. }
  228. }
  229. /* restore the interrupt mask */
  230. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  231. soc->intr_ctx[i].rx_ring_mask = rx_ring_mask[i];
  232. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask[i];
  233. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask[i];
  234. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask[i];
  235. }
  236. }
  237. static void dp_mlo_soc_setup(struct cdp_soc_t *soc_hdl,
  238. struct cdp_mlo_ctxt *cdp_ml_ctxt)
  239. {
  240. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  241. struct dp_mlo_ctxt *mlo_ctxt = cdp_mlo_ctx_to_dp(cdp_ml_ctxt);
  242. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  243. uint8_t pdev_id;
  244. if (!cdp_ml_ctxt)
  245. return;
  246. be_soc->ml_ctxt = mlo_ctxt;
  247. for (pdev_id = 0; pdev_id < MAX_PDEV_CNT; pdev_id++) {
  248. if (soc->pdev_list[pdev_id])
  249. dp_mlo_update_link_to_pdev_map(soc,
  250. soc->pdev_list[pdev_id]);
  251. }
  252. dp_mlo_set_soc_by_chip_id(mlo_ctxt, soc, be_soc->mlo_chip_id);
  253. }
  254. static void dp_mlo_soc_teardown(struct cdp_soc_t *soc_hdl,
  255. struct cdp_mlo_ctxt *cdp_ml_ctxt,
  256. bool is_force_down)
  257. {
  258. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  259. struct dp_mlo_ctxt *mlo_ctxt = cdp_mlo_ctx_to_dp(cdp_ml_ctxt);
  260. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  261. if (!cdp_ml_ctxt)
  262. return;
  263. /* During the teardown drain the Rx buffers if any exist in the ring */
  264. dp_mlo_iter_ptnr_soc(be_soc,
  265. dp_mlo_soc_drain_rx_buf,
  266. NULL);
  267. dp_mlo_set_soc_by_chip_id(mlo_ctxt, NULL, be_soc->mlo_chip_id);
  268. be_soc->ml_ctxt = NULL;
  269. }
  270. static QDF_STATUS dp_mlo_add_ptnr_vdev(struct dp_vdev *vdev1,
  271. struct dp_vdev *vdev2,
  272. struct dp_soc *soc, uint8_t pdev_id)
  273. {
  274. struct dp_soc_be *soc_be = dp_get_be_soc_from_dp_soc(soc);
  275. struct dp_vdev_be *vdev2_be = dp_get_be_vdev_from_dp_vdev(vdev2);
  276. /* return when valid entry exists */
  277. if (vdev2_be->partner_vdev_list[soc_be->mlo_chip_id][pdev_id] !=
  278. CDP_INVALID_VDEV_ID)
  279. return QDF_STATUS_SUCCESS;
  280. vdev2_be->partner_vdev_list[soc_be->mlo_chip_id][pdev_id] =
  281. vdev1->vdev_id;
  282. mlo_debug("Add vdev%d to vdev%d list, mlo_chip_id = %d pdev_id = %d\n",
  283. vdev1->vdev_id, vdev2->vdev_id, soc_be->mlo_chip_id, pdev_id);
  284. return QDF_STATUS_SUCCESS;
  285. }
  286. QDF_STATUS dp_update_mlo_ptnr_list(struct cdp_soc_t *soc_hdl,
  287. int8_t partner_vdev_ids[], uint8_t num_vdevs,
  288. uint8_t self_vdev_id)
  289. {
  290. int i, j;
  291. struct dp_soc *self_soc = cdp_soc_t_to_dp_soc(soc_hdl);
  292. struct dp_vdev *self_vdev;
  293. QDF_STATUS ret = QDF_STATUS_SUCCESS;
  294. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(self_soc);
  295. struct dp_mlo_ctxt *dp_mlo = be_soc->ml_ctxt;
  296. if (!dp_mlo)
  297. return QDF_STATUS_E_FAILURE;
  298. self_vdev = dp_vdev_get_ref_by_id(self_soc, self_vdev_id, DP_MOD_ID_RX);
  299. if (!self_vdev)
  300. return QDF_STATUS_E_FAILURE;
  301. /* go through the input vdev id list and if there are partner vdevs,
  302. * - then add the current vdev's id to partner vdev's list using pdev_id and
  303. * increase the reference
  304. * - add partner vdev to self list and increase the reference
  305. */
  306. for (i = 0; i < num_vdevs; i++) {
  307. if (partner_vdev_ids[i] == CDP_INVALID_VDEV_ID)
  308. continue;
  309. for (j = 0; j < WLAN_MAX_MLO_CHIPS; j++) {
  310. struct dp_soc *soc =
  311. dp_mlo_get_soc_ref_by_chip_id(dp_mlo, j);
  312. if (soc) {
  313. struct dp_vdev *vdev;
  314. vdev = dp_vdev_get_ref_by_id(soc,
  315. partner_vdev_ids[i], DP_MOD_ID_RX);
  316. if (vdev) {
  317. if (vdev == self_vdev) {
  318. dp_vdev_unref_delete(soc,
  319. vdev, DP_MOD_ID_RX);
  320. /*dp_soc_unref_delete(soc); */
  321. continue;
  322. }
  323. if (qdf_is_macaddr_equal(
  324. (struct qdf_mac_addr *)self_vdev->mld_mac_addr.raw,
  325. (struct qdf_mac_addr *)vdev->mld_mac_addr.raw)) {
  326. if (dp_mlo_add_ptnr_vdev(self_vdev,
  327. vdev, self_soc,
  328. self_vdev->pdev->pdev_id) !=
  329. QDF_STATUS_SUCCESS) {
  330. dp_err("Unable to add self to partner vdev's list");
  331. dp_vdev_unref_delete(soc,
  332. vdev, DP_MOD_ID_RX);
  333. /* TODO - release soc ref here */
  334. /* dp_soc_unref_delete(soc);*/
  335. ret = QDF_STATUS_E_FAILURE;
  336. goto exit;
  337. }
  338. /* add to self list */
  339. if (dp_mlo_add_ptnr_vdev(vdev, self_vdev, soc,
  340. vdev->pdev->pdev_id) !=
  341. QDF_STATUS_SUCCESS) {
  342. dp_err("Unable to add vdev to self vdev's list");
  343. dp_vdev_unref_delete(self_soc,
  344. vdev, DP_MOD_ID_RX);
  345. /* TODO - release soc ref here */
  346. /* dp_soc_unref_delete(soc);*/
  347. ret = QDF_STATUS_E_FAILURE;
  348. goto exit;
  349. }
  350. }
  351. dp_vdev_unref_delete(soc, vdev,
  352. DP_MOD_ID_RX);
  353. } /* vdev */
  354. /* TODO - release soc ref here */
  355. /* dp_soc_unref_delete(soc); */
  356. } /* soc */
  357. } /* for */
  358. } /* for */
  359. exit:
  360. dp_vdev_unref_delete(self_soc, self_vdev, DP_MOD_ID_RX);
  361. return ret;
  362. }
  363. void dp_clr_mlo_ptnr_list(struct dp_soc *soc, struct dp_vdev *vdev)
  364. {
  365. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  366. struct dp_vdev_be *vdev_be = dp_get_be_vdev_from_dp_vdev(vdev);
  367. struct dp_mlo_ctxt *dp_mlo = be_soc->ml_ctxt;
  368. uint8_t soc_id = be_soc->mlo_chip_id;
  369. uint8_t pdev_id = vdev->pdev->pdev_id;
  370. int i, j;
  371. for (i = 0; i < WLAN_MAX_MLO_CHIPS; i++) {
  372. for (j = 0; j < WLAN_MAX_MLO_LINKS_PER_SOC; j++) {
  373. struct dp_vdev *pr_vdev;
  374. struct dp_soc *pr_soc;
  375. struct dp_soc_be *pr_soc_be;
  376. struct dp_pdev *pr_pdev;
  377. struct dp_vdev_be *pr_vdev_be;
  378. if (vdev_be->partner_vdev_list[i][j] ==
  379. CDP_INVALID_VDEV_ID)
  380. continue;
  381. pr_soc = dp_mlo_get_soc_ref_by_chip_id(dp_mlo, i);
  382. if (!pr_soc)
  383. continue;
  384. pr_soc_be = dp_get_be_soc_from_dp_soc(pr_soc);
  385. pr_vdev = dp_vdev_get_ref_by_id(pr_soc,
  386. vdev_be->partner_vdev_list[i][j],
  387. DP_MOD_ID_RX);
  388. if (!pr_vdev)
  389. continue;
  390. /* remove self vdev from partner list */
  391. pr_vdev_be = dp_get_be_vdev_from_dp_vdev(pr_vdev);
  392. pr_vdev_be->partner_vdev_list[soc_id][pdev_id] =
  393. CDP_INVALID_VDEV_ID;
  394. /* remove partner vdev from self list */
  395. pr_pdev = pr_vdev->pdev;
  396. vdev_be->partner_vdev_list[pr_soc_be->mlo_chip_id][pr_pdev->pdev_id] =
  397. CDP_INVALID_VDEV_ID;
  398. dp_vdev_unref_delete(pr_soc, pr_vdev, DP_MOD_ID_RX);
  399. }
  400. }
  401. }
  402. static QDF_STATUS
  403. dp_clear_mlo_ptnr_list(struct cdp_soc_t *soc_hdl, uint8_t self_vdev_id)
  404. {
  405. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  406. struct dp_vdev *vdev;
  407. vdev = dp_vdev_get_ref_by_id(soc, self_vdev_id, DP_MOD_ID_RX);
  408. if (!vdev)
  409. return QDF_STATUS_E_FAILURE;
  410. dp_clr_mlo_ptnr_list(soc, vdev);
  411. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_RX);
  412. return QDF_STATUS_SUCCESS;
  413. }
  414. static void dp_mlo_setup_complete(struct cdp_mlo_ctxt *cdp_ml_ctxt)
  415. {
  416. struct dp_mlo_ctxt *mlo_ctxt = cdp_mlo_ctx_to_dp(cdp_ml_ctxt);
  417. int i;
  418. struct dp_soc *soc;
  419. struct dp_soc_be *be_soc;
  420. QDF_STATUS qdf_status;
  421. if (!cdp_ml_ctxt)
  422. return;
  423. for (i = 0; i < WLAN_MAX_MLO_CHIPS; i++) {
  424. soc = dp_mlo_get_soc_ref_by_chip_id(mlo_ctxt, i);
  425. if (!soc)
  426. continue;
  427. be_soc = dp_get_be_soc_from_dp_soc(soc);
  428. qdf_status = dp_partner_soc_rx_hw_cc_init(mlo_ctxt, be_soc);
  429. if (!QDF_IS_STATUS_SUCCESS(qdf_status)) {
  430. dp_alert("MLO partner SOC Rx desc CC init failed");
  431. qdf_assert_always(0);
  432. }
  433. }
  434. }
  435. static void dp_mlo_update_delta_tsf2(struct cdp_soc_t *soc_hdl,
  436. uint8_t pdev_id, uint64_t delta_tsf2)
  437. {
  438. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  439. struct dp_pdev *pdev;
  440. struct dp_pdev_be *be_pdev;
  441. pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  442. pdev_id);
  443. if (!pdev) {
  444. dp_err("pdev is NULL for pdev_id %u", pdev_id);
  445. return;
  446. }
  447. be_pdev = dp_get_be_pdev_from_dp_pdev(pdev);
  448. be_pdev->delta_tsf2 = delta_tsf2;
  449. }
  450. static void dp_mlo_update_delta_tqm(struct cdp_soc_t *soc_hdl,
  451. uint64_t delta_tqm)
  452. {
  453. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  454. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  455. be_soc->delta_tqm = delta_tqm;
  456. }
  457. static void dp_mlo_update_mlo_ts_offset(struct cdp_soc_t *soc_hdl,
  458. uint64_t offset)
  459. {
  460. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  461. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  462. be_soc->mlo_tstamp_offset = offset;
  463. }
  464. #ifdef CONFIG_MLO_SINGLE_DEV
  465. /**
  466. * dp_aggregate_vdev_ingress_stats() - aggregate vdev ingress stats
  467. * @tgt_vdev_stats: target vdev buffer
  468. * @src_vdev_stats: source vdev buffer
  469. *
  470. * return: void
  471. */
  472. static inline
  473. void dp_aggregate_vdev_ingress_stats(
  474. struct cdp_vdev_stats *tgt_vdev_stats,
  475. struct cdp_vdev_stats *src_vdev_stats)
  476. {
  477. /* Aggregate vdev ingress stats */
  478. DP_UPDATE_INGRESS_STATS(tgt_vdev_stats, src_vdev_stats);
  479. }
  480. /**
  481. * dp_aggregate_vdev_stats_for_unmapped_peers() - aggregate unmap peer stats
  482. * @tgt_vdev_stats: target vdev buffer
  483. * @src_vdev_stats: source vdev buffer
  484. *
  485. * return: void
  486. */
  487. static inline
  488. void dp_aggregate_vdev_stats_for_unmapped_peers(
  489. struct cdp_vdev_stats *tgt_vdev_stats,
  490. struct cdp_vdev_stats *src_vdev_stats)
  491. {
  492. /* Aggregate unmapped peers stats */
  493. DP_UPDATE_VDEV_STATS_FOR_UNMAPPED_PEERS(tgt_vdev_stats, src_vdev_stats);
  494. }
  495. /**
  496. * dp_aggregate_all_vdev_stats() - aggregate vdev ingress and unmap peer stats
  497. * @tgt_vdev_stats: target vdev buffer
  498. * @src_vdev_stats: source vdev buffer
  499. *
  500. * return: void
  501. */
  502. static inline
  503. void dp_aggregate_all_vdev_stats(
  504. struct cdp_vdev_stats *tgt_vdev_stats,
  505. struct cdp_vdev_stats *src_vdev_stats)
  506. {
  507. dp_aggregate_vdev_ingress_stats(tgt_vdev_stats, src_vdev_stats);
  508. dp_aggregate_vdev_stats_for_unmapped_peers(tgt_vdev_stats,
  509. src_vdev_stats);
  510. }
  511. /**
  512. * dp_aggregate_interface_stats_based_on_peer_type() - aggregate stats at
  513. * VDEV level based on peer type connected to vdev
  514. * @vdev: DP VDEV handle
  515. * @vdev_stats: target vdev stats pointer
  516. * @peer_type: type of peer - MLO Link or Legacy peer
  517. *
  518. * return: void
  519. */
  520. static
  521. void dp_aggregate_interface_stats_based_on_peer_type(
  522. struct dp_vdev *vdev,
  523. struct cdp_vdev_stats *vdev_stats,
  524. enum dp_peer_type peer_type)
  525. {
  526. struct cdp_vdev_stats *tgt_vdev_stats = NULL;
  527. struct dp_vdev_be *be_vdev = NULL;
  528. if (!vdev || !vdev->pdev)
  529. return;
  530. tgt_vdev_stats = vdev_stats;
  531. be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  532. if (!be_vdev)
  533. return;
  534. if (peer_type == DP_PEER_TYPE_LEGACY) {
  535. dp_aggregate_all_vdev_stats(tgt_vdev_stats,
  536. &vdev->stats);
  537. } else {
  538. dp_aggregate_vdev_ingress_stats(tgt_vdev_stats,
  539. &vdev->stats);
  540. dp_aggregate_vdev_stats_for_unmapped_peers(
  541. tgt_vdev_stats,
  542. &be_vdev->mlo_stats);
  543. }
  544. /* Aggregate associated peer stats */
  545. dp_vdev_iterate_specific_peer_type(vdev,
  546. dp_update_vdev_stats,
  547. vdev_stats,
  548. DP_MOD_ID_GENERIC_STATS,
  549. peer_type);
  550. }
  551. /**
  552. * dp_aggregate_interface_stats() - aggregate stats at VDEV level
  553. * @vdev: DP VDEV handle
  554. * @vdev_stats: target vdev stats pointer
  555. *
  556. * return: void
  557. */
  558. static
  559. void dp_aggregate_interface_stats(struct dp_vdev *vdev,
  560. struct cdp_vdev_stats *vdev_stats)
  561. {
  562. struct dp_vdev_be *be_vdev = NULL;
  563. if (!vdev || !vdev->pdev)
  564. return;
  565. be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  566. if (!be_vdev)
  567. return;
  568. dp_aggregate_all_vdev_stats(vdev_stats, &be_vdev->mlo_stats);
  569. dp_aggregate_all_vdev_stats(vdev_stats, &vdev->stats);
  570. dp_vdev_iterate_peer(vdev, dp_update_vdev_stats, vdev_stats,
  571. DP_MOD_ID_GENERIC_STATS);
  572. dp_update_vdev_rate_stats(vdev_stats, &vdev->stats);
  573. }
  574. /**
  575. * dp_mlo_aggr_ptnr_iface_stats() - aggregate mlo partner vdev stats
  576. * @be_vdev: vdev handle
  577. * @ptnr_vdev: partner vdev handle
  578. * @arg: target buffer for aggregation
  579. *
  580. * return: void
  581. */
  582. static
  583. void dp_mlo_aggr_ptnr_iface_stats(struct dp_vdev_be *be_vdev,
  584. struct dp_vdev *ptnr_vdev,
  585. void *arg)
  586. {
  587. struct cdp_vdev_stats *tgt_vdev_stats = (struct cdp_vdev_stats *)arg;
  588. dp_aggregate_interface_stats(ptnr_vdev, tgt_vdev_stats);
  589. }
  590. /**
  591. * dp_mlo_aggr_ptnr_iface_stats_mlo_links() - aggregate mlo partner vdev stats
  592. * based on peer type
  593. * @be_vdev: vdev handle
  594. * @ptnr_vdev: partner vdev handle
  595. * @arg: target buffer for aggregation
  596. *
  597. * return: void
  598. */
  599. static
  600. void dp_mlo_aggr_ptnr_iface_stats_mlo_links(
  601. struct dp_vdev_be *be_vdev,
  602. struct dp_vdev *ptnr_vdev,
  603. void *arg)
  604. {
  605. struct cdp_vdev_stats *tgt_vdev_stats = (struct cdp_vdev_stats *)arg;
  606. dp_aggregate_interface_stats_based_on_peer_type(ptnr_vdev,
  607. tgt_vdev_stats,
  608. DP_PEER_TYPE_MLO_LINK);
  609. }
  610. static QDF_STATUS dp_mlo_get_mld_vdev_stats(struct cdp_soc_t *soc_hdl,
  611. uint8_t vdev_id, void *buf,
  612. bool link_vdev_only)
  613. {
  614. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  615. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  616. struct cdp_vdev_stats *vdev_stats;
  617. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  618. DP_MOD_ID_GENERIC_STATS);
  619. struct dp_vdev_be *vdev_be = NULL;
  620. if (!vdev)
  621. return QDF_STATUS_E_FAILURE;
  622. vdev_be = dp_get_be_vdev_from_dp_vdev(vdev);
  623. if (!vdev_be) {
  624. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_GENERIC_STATS);
  625. return QDF_STATUS_E_FAILURE;
  626. }
  627. vdev_stats = (struct cdp_vdev_stats *)buf;
  628. if (DP_MLD_MODE_HYBRID_NONBOND == soc->mld_mode_ap &&
  629. vdev->opmode == wlan_op_mode_ap) {
  630. dp_aggregate_interface_stats_based_on_peer_type(
  631. vdev, buf,
  632. DP_PEER_TYPE_MLO_LINK);
  633. if (link_vdev_only)
  634. goto complete;
  635. /* Aggregate stats from partner vdevs */
  636. dp_mlo_iter_ptnr_vdev(be_soc, vdev_be,
  637. dp_mlo_aggr_ptnr_iface_stats_mlo_links,
  638. buf,
  639. DP_MOD_ID_GENERIC_STATS);
  640. } else {
  641. dp_aggregate_interface_stats(vdev, buf);
  642. if (link_vdev_only)
  643. goto complete;
  644. /* Aggregate stats from partner vdevs */
  645. dp_mlo_iter_ptnr_vdev(be_soc, vdev_be,
  646. dp_mlo_aggr_ptnr_iface_stats, buf,
  647. DP_MOD_ID_GENERIC_STATS);
  648. }
  649. complete:
  650. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_GENERIC_STATS);
  651. return QDF_STATUS_SUCCESS;
  652. }
  653. QDF_STATUS
  654. dp_get_interface_stats_be(struct cdp_soc_t *soc_hdl,
  655. uint8_t vdev_id,
  656. void *buf,
  657. bool is_aggregate)
  658. {
  659. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  660. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  661. DP_MOD_ID_GENERIC_STATS);
  662. if (!vdev)
  663. return QDF_STATUS_E_FAILURE;
  664. if (DP_MLD_MODE_HYBRID_NONBOND == soc->mld_mode_ap &&
  665. vdev->opmode == wlan_op_mode_ap) {
  666. dp_aggregate_interface_stats_based_on_peer_type(
  667. vdev, buf,
  668. DP_PEER_TYPE_LEGACY);
  669. } else {
  670. dp_aggregate_interface_stats(vdev, buf);
  671. }
  672. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_GENERIC_STATS);
  673. return QDF_STATUS_SUCCESS;
  674. }
  675. #endif
  676. static struct cdp_mlo_ops dp_mlo_ops = {
  677. .mlo_soc_setup = dp_mlo_soc_setup,
  678. .mlo_soc_teardown = dp_mlo_soc_teardown,
  679. .update_mlo_ptnr_list = dp_update_mlo_ptnr_list,
  680. .clear_mlo_ptnr_list = dp_clear_mlo_ptnr_list,
  681. .mlo_setup_complete = dp_mlo_setup_complete,
  682. .mlo_update_delta_tsf2 = dp_mlo_update_delta_tsf2,
  683. .mlo_update_delta_tqm = dp_mlo_update_delta_tqm,
  684. .mlo_update_mlo_ts_offset = dp_mlo_update_mlo_ts_offset,
  685. .mlo_ctxt_attach = dp_mlo_ctxt_attach_wifi3,
  686. .mlo_ctxt_detach = dp_mlo_ctxt_detach_wifi3,
  687. #ifdef CONFIG_MLO_SINGLE_DEV
  688. .mlo_get_mld_vdev_stats = dp_mlo_get_mld_vdev_stats,
  689. #endif
  690. };
  691. void dp_soc_mlo_fill_params(struct dp_soc *soc,
  692. struct cdp_soc_attach_params *params)
  693. {
  694. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  695. if (!params->mlo_enabled) {
  696. dp_warn("MLO not enabled on SOC");
  697. return;
  698. }
  699. be_soc->mlo_chip_id = params->mlo_chip_id;
  700. be_soc->ml_ctxt = cdp_mlo_ctx_to_dp(params->ml_context);
  701. be_soc->mlo_enabled = 1;
  702. soc->cdp_soc.ops->mlo_ops = &dp_mlo_ops;
  703. }
  704. void dp_mlo_update_link_to_pdev_map(struct dp_soc *soc, struct dp_pdev *pdev)
  705. {
  706. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  707. struct dp_pdev_be *be_pdev = dp_get_be_pdev_from_dp_pdev(pdev);
  708. struct dp_mlo_ctxt *ml_ctxt = be_soc->ml_ctxt;
  709. uint8_t link_id;
  710. if (!be_soc->mlo_enabled)
  711. return;
  712. if (!ml_ctxt)
  713. return;
  714. link_id = be_pdev->mlo_link_id;
  715. if (link_id < WLAN_MAX_MLO_CHIPS * WLAN_MAX_MLO_LINKS_PER_SOC) {
  716. if (!ml_ctxt->link_to_pdev_map[link_id])
  717. ml_ctxt->link_to_pdev_map[link_id] = be_pdev;
  718. else
  719. dp_alert("Attempt to update existing map for link %u",
  720. link_id);
  721. }
  722. }
  723. void dp_mlo_update_link_to_pdev_unmap(struct dp_soc *soc, struct dp_pdev *pdev)
  724. {
  725. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  726. struct dp_pdev_be *be_pdev = dp_get_be_pdev_from_dp_pdev(pdev);
  727. struct dp_mlo_ctxt *ml_ctxt = be_soc->ml_ctxt;
  728. uint8_t link_id;
  729. if (!be_soc->mlo_enabled)
  730. return;
  731. if (!ml_ctxt)
  732. return;
  733. link_id = be_pdev->mlo_link_id;
  734. if (link_id < WLAN_MAX_MLO_CHIPS * WLAN_MAX_MLO_LINKS_PER_SOC)
  735. ml_ctxt->link_to_pdev_map[link_id] = NULL;
  736. }
  737. static struct dp_pdev_be *
  738. dp_mlo_get_be_pdev_from_link_id(struct dp_mlo_ctxt *ml_ctxt, uint8_t link_id)
  739. {
  740. if (link_id < WLAN_MAX_MLO_CHIPS * WLAN_MAX_MLO_LINKS_PER_SOC)
  741. return ml_ctxt->link_to_pdev_map[link_id];
  742. return NULL;
  743. }
  744. void dp_pdev_mlo_fill_params(struct dp_pdev *pdev,
  745. struct cdp_pdev_attach_params *params)
  746. {
  747. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(pdev->soc);
  748. struct dp_pdev_be *be_pdev = dp_get_be_pdev_from_dp_pdev(pdev);
  749. if (!be_soc->mlo_enabled) {
  750. dp_info("MLO not enabled on SOC");
  751. return;
  752. }
  753. be_pdev->mlo_link_id = params->mlo_link_id;
  754. }
  755. void dp_mlo_partner_chips_map(struct dp_soc *soc,
  756. struct dp_peer *peer,
  757. uint16_t peer_id)
  758. {
  759. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  760. struct dp_mlo_ctxt *mlo_ctxt = NULL;
  761. bool is_ml_peer_id =
  762. HTT_RX_PEER_META_DATA_V1_ML_PEER_VALID_GET(peer_id);
  763. uint8_t chip_id;
  764. struct dp_soc *temp_soc;
  765. /* for non ML peer dont map on partner chips*/
  766. if (!is_ml_peer_id)
  767. return;
  768. mlo_ctxt = be_soc->ml_ctxt;
  769. if (!mlo_ctxt)
  770. return;
  771. qdf_spin_lock_bh(&mlo_ctxt->ml_soc_list_lock);
  772. for (chip_id = 0; chip_id < DP_MAX_MLO_CHIPS; chip_id++) {
  773. temp_soc = mlo_ctxt->ml_soc_list[chip_id];
  774. if (!temp_soc)
  775. continue;
  776. /* skip if this is current soc */
  777. if (temp_soc == soc)
  778. continue;
  779. dp_peer_find_id_to_obj_add(temp_soc, peer, peer_id);
  780. }
  781. qdf_spin_unlock_bh(&mlo_ctxt->ml_soc_list_lock);
  782. }
  783. qdf_export_symbol(dp_mlo_partner_chips_map);
  784. void dp_mlo_partner_chips_unmap(struct dp_soc *soc,
  785. uint16_t peer_id)
  786. {
  787. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  788. struct dp_mlo_ctxt *mlo_ctxt = be_soc->ml_ctxt;
  789. bool is_ml_peer_id =
  790. HTT_RX_PEER_META_DATA_V1_ML_PEER_VALID_GET(peer_id);
  791. uint8_t chip_id;
  792. struct dp_soc *temp_soc;
  793. if (!is_ml_peer_id)
  794. return;
  795. if (!mlo_ctxt)
  796. return;
  797. qdf_spin_lock_bh(&mlo_ctxt->ml_soc_list_lock);
  798. for (chip_id = 0; chip_id < DP_MAX_MLO_CHIPS; chip_id++) {
  799. temp_soc = mlo_ctxt->ml_soc_list[chip_id];
  800. if (!temp_soc)
  801. continue;
  802. /* skip if this is current soc */
  803. if (temp_soc == soc)
  804. continue;
  805. dp_peer_find_id_to_obj_remove(temp_soc, peer_id);
  806. }
  807. qdf_spin_unlock_bh(&mlo_ctxt->ml_soc_list_lock);
  808. }
  809. qdf_export_symbol(dp_mlo_partner_chips_unmap);
  810. uint8_t dp_mlo_get_chip_id(struct dp_soc *soc)
  811. {
  812. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  813. return be_soc->mlo_chip_id;
  814. }
  815. qdf_export_symbol(dp_mlo_get_chip_id);
  816. struct dp_peer *
  817. dp_link_peer_hash_find_by_chip_id(struct dp_soc *soc,
  818. uint8_t *peer_mac_addr,
  819. int mac_addr_is_aligned,
  820. uint8_t vdev_id,
  821. uint8_t chip_id,
  822. enum dp_mod_id mod_id)
  823. {
  824. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  825. struct dp_mlo_ctxt *mlo_ctxt = be_soc->ml_ctxt;
  826. struct dp_soc *link_peer_soc = NULL;
  827. struct dp_peer *peer = NULL;
  828. if (!mlo_ctxt)
  829. return NULL;
  830. link_peer_soc = dp_mlo_get_soc_ref_by_chip_id(mlo_ctxt, chip_id);
  831. if (!link_peer_soc)
  832. return NULL;
  833. peer = dp_peer_find_hash_find(link_peer_soc, peer_mac_addr,
  834. mac_addr_is_aligned, vdev_id,
  835. mod_id);
  836. qdf_atomic_dec(&link_peer_soc->ref_count);
  837. return peer;
  838. }
  839. qdf_export_symbol(dp_link_peer_hash_find_by_chip_id);
  840. void dp_mlo_get_rx_hash_key(struct dp_soc *soc,
  841. struct cdp_lro_hash_config *lro_hash)
  842. {
  843. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  844. struct dp_mlo_ctxt *ml_ctxt = be_soc->ml_ctxt;
  845. if (!be_soc->mlo_enabled || !ml_ctxt)
  846. return dp_get_rx_hash_key_bytes(lro_hash);
  847. qdf_mem_copy(lro_hash->toeplitz_hash_ipv4, ml_ctxt->toeplitz_hash_ipv4,
  848. (sizeof(lro_hash->toeplitz_hash_ipv4[0]) *
  849. LRO_IPV4_SEED_ARR_SZ));
  850. qdf_mem_copy(lro_hash->toeplitz_hash_ipv6, ml_ctxt->toeplitz_hash_ipv6,
  851. (sizeof(lro_hash->toeplitz_hash_ipv6[0]) *
  852. LRO_IPV6_SEED_ARR_SZ));
  853. }
  854. struct dp_soc *
  855. dp_rx_replensih_soc_get(struct dp_soc *soc, uint8_t chip_id)
  856. {
  857. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  858. struct dp_mlo_ctxt *mlo_ctxt = be_soc->ml_ctxt;
  859. struct dp_soc *replenish_soc;
  860. if (!be_soc->mlo_enabled || !mlo_ctxt)
  861. return soc;
  862. if (be_soc->mlo_chip_id == chip_id)
  863. return soc;
  864. replenish_soc = dp_mlo_get_soc_ref_by_chip_id(mlo_ctxt, chip_id);
  865. if (qdf_unlikely(!replenish_soc)) {
  866. dp_alert("replenish SOC is NULL");
  867. qdf_assert_always(0);
  868. }
  869. return replenish_soc;
  870. }
  871. uint8_t dp_soc_get_num_soc_be(struct dp_soc *soc)
  872. {
  873. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  874. struct dp_mlo_ctxt *mlo_ctxt = be_soc->ml_ctxt;
  875. if (!be_soc->mlo_enabled || !mlo_ctxt)
  876. return 1;
  877. return mlo_ctxt->ml_soc_cnt;
  878. }
  879. struct dp_soc *
  880. dp_soc_get_by_idle_bm_id(struct dp_soc *soc, uint8_t idle_bm_id)
  881. {
  882. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  883. struct dp_mlo_ctxt *mlo_ctxt = be_soc->ml_ctxt;
  884. struct dp_soc *partner_soc = NULL;
  885. uint8_t chip_id;
  886. if (!be_soc->mlo_enabled || !mlo_ctxt)
  887. return soc;
  888. for (chip_id = 0; chip_id < WLAN_MAX_MLO_CHIPS; chip_id++) {
  889. partner_soc = dp_mlo_get_soc_ref_by_chip_id(mlo_ctxt, chip_id);
  890. if (!partner_soc)
  891. continue;
  892. if (partner_soc->idle_link_bm_id == idle_bm_id)
  893. return partner_soc;
  894. }
  895. return NULL;
  896. }
  897. #ifdef WLAN_MLO_MULTI_CHIP
  898. void dp_mlo_iter_ptnr_vdev(struct dp_soc_be *be_soc,
  899. struct dp_vdev_be *be_vdev,
  900. dp_ptnr_vdev_iter_func func,
  901. void *arg,
  902. enum dp_mod_id mod_id)
  903. {
  904. int i = 0;
  905. int j = 0;
  906. struct dp_mlo_ctxt *dp_mlo = be_soc->ml_ctxt;
  907. for (i = 0; i < WLAN_MAX_MLO_CHIPS ; i++) {
  908. struct dp_soc *ptnr_soc =
  909. dp_mlo_get_soc_ref_by_chip_id(dp_mlo, i);
  910. if (!ptnr_soc)
  911. continue;
  912. for (j = 0 ; j < WLAN_MAX_MLO_LINKS_PER_SOC ; j++) {
  913. struct dp_vdev *ptnr_vdev;
  914. ptnr_vdev = dp_vdev_get_ref_by_id(
  915. ptnr_soc,
  916. be_vdev->partner_vdev_list[i][j],
  917. mod_id);
  918. if (!ptnr_vdev)
  919. continue;
  920. (*func)(be_vdev, ptnr_vdev, arg);
  921. dp_vdev_unref_delete(ptnr_vdev->pdev->soc,
  922. ptnr_vdev,
  923. mod_id);
  924. }
  925. }
  926. }
  927. qdf_export_symbol(dp_mlo_iter_ptnr_vdev);
  928. #endif
  929. #ifdef WLAN_MCAST_MLO
  930. struct dp_vdev *dp_mlo_get_mcast_primary_vdev(struct dp_soc_be *be_soc,
  931. struct dp_vdev_be *be_vdev,
  932. enum dp_mod_id mod_id)
  933. {
  934. int i = 0;
  935. int j = 0;
  936. struct dp_mlo_ctxt *dp_mlo = be_soc->ml_ctxt;
  937. struct dp_vdev *vdev = (struct dp_vdev *)be_vdev;
  938. if (be_vdev->mcast_primary) {
  939. if (dp_vdev_get_ref((struct dp_soc *)be_soc, vdev, mod_id) !=
  940. QDF_STATUS_SUCCESS)
  941. return NULL;
  942. return vdev;
  943. }
  944. for (i = 0; i < WLAN_MAX_MLO_CHIPS ; i++) {
  945. struct dp_soc *ptnr_soc =
  946. dp_mlo_get_soc_ref_by_chip_id(dp_mlo, i);
  947. if (!ptnr_soc)
  948. continue;
  949. for (j = 0 ; j < WLAN_MAX_MLO_LINKS_PER_SOC ; j++) {
  950. struct dp_vdev *ptnr_vdev = NULL;
  951. struct dp_vdev_be *be_ptnr_vdev = NULL;
  952. ptnr_vdev = dp_vdev_get_ref_by_id(
  953. ptnr_soc,
  954. be_vdev->partner_vdev_list[i][j],
  955. mod_id);
  956. if (!ptnr_vdev)
  957. continue;
  958. be_ptnr_vdev = dp_get_be_vdev_from_dp_vdev(ptnr_vdev);
  959. if (be_ptnr_vdev->mcast_primary)
  960. return ptnr_vdev;
  961. dp_vdev_unref_delete(be_ptnr_vdev->vdev.pdev->soc,
  962. &be_ptnr_vdev->vdev,
  963. mod_id);
  964. }
  965. }
  966. return NULL;
  967. }
  968. qdf_export_symbol(dp_mlo_get_mcast_primary_vdev);
  969. #endif
  970. /**
  971. * dp_mlo_iter_ptnr_soc() - iterate through mlo soc list and call the callback
  972. * @be_soc: dp_soc_be pointer
  973. * @func: Function to be called for each soc
  974. * @arg: context to be passed to the callback
  975. *
  976. * Return: true if mlo is enabled, false if mlo is disabled
  977. */
  978. bool dp_mlo_iter_ptnr_soc(struct dp_soc_be *be_soc, dp_ptnr_soc_iter_func func,
  979. void *arg)
  980. {
  981. int i = 0;
  982. struct dp_mlo_ctxt *dp_mlo = be_soc->ml_ctxt;
  983. if (!be_soc->mlo_enabled || !be_soc->ml_ctxt)
  984. return false;
  985. for (i = 0; i < WLAN_MAX_MLO_CHIPS ; i++) {
  986. struct dp_soc *ptnr_soc =
  987. dp_mlo_get_soc_ref_by_chip_id(dp_mlo, i);
  988. if (!ptnr_soc)
  989. continue;
  990. (*func)(ptnr_soc, arg, i);
  991. }
  992. return true;
  993. }
  994. qdf_export_symbol(dp_mlo_iter_ptnr_soc);
  995. static inline uint64_t dp_mlo_get_mlo_ts_offset(struct dp_pdev_be *be_pdev)
  996. {
  997. struct dp_soc *soc;
  998. struct dp_pdev *pdev;
  999. struct dp_soc_be *be_soc;
  1000. uint32_t mlo_offset;
  1001. pdev = &be_pdev->pdev;
  1002. soc = pdev->soc;
  1003. be_soc = dp_get_be_soc_from_dp_soc(soc);
  1004. mlo_offset = be_soc->mlo_tstamp_offset;
  1005. return mlo_offset;
  1006. }
  1007. int32_t dp_mlo_get_delta_tsf2_wrt_mlo_offset(struct dp_soc *soc,
  1008. uint8_t hw_link_id)
  1009. {
  1010. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1011. struct dp_mlo_ctxt *ml_ctxt = be_soc->ml_ctxt;
  1012. struct dp_pdev_be *be_pdev;
  1013. int32_t delta_tsf2_mlo_offset;
  1014. int32_t mlo_offset, delta_tsf2;
  1015. if (!ml_ctxt)
  1016. return 0;
  1017. be_pdev = dp_mlo_get_be_pdev_from_link_id(ml_ctxt, hw_link_id);
  1018. if (!be_pdev)
  1019. return 0;
  1020. mlo_offset = dp_mlo_get_mlo_ts_offset(be_pdev);
  1021. delta_tsf2 = be_pdev->delta_tsf2;
  1022. delta_tsf2_mlo_offset = mlo_offset - delta_tsf2;
  1023. return delta_tsf2_mlo_offset;
  1024. }
  1025. int32_t dp_mlo_get_delta_tqm_wrt_mlo_offset(struct dp_soc *soc)
  1026. {
  1027. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1028. int32_t delta_tqm_mlo_offset;
  1029. int32_t mlo_offset, delta_tqm;
  1030. mlo_offset = be_soc->mlo_tstamp_offset;
  1031. delta_tqm = be_soc->delta_tqm;
  1032. delta_tqm_mlo_offset = mlo_offset - delta_tqm;
  1033. return delta_tqm_mlo_offset;
  1034. }
  1035. #ifdef DP_UMAC_HW_RESET_SUPPORT
  1036. /**
  1037. * dp_umac_reset_update_partner_map() - Update Umac reset partner map
  1038. * @mlo_ctx: DP ML context handle
  1039. * @chip_id: chip id
  1040. * @set: flag indicating whether to set or clear the bit
  1041. *
  1042. * Return: void
  1043. */
  1044. static void dp_umac_reset_update_partner_map(struct dp_mlo_ctxt *mlo_ctx,
  1045. int chip_id, bool set)
  1046. {
  1047. struct dp_soc_mlo_umac_reset_ctx *grp_umac_reset_ctx =
  1048. &mlo_ctx->grp_umac_reset_ctx;
  1049. if (set)
  1050. qdf_atomic_set_bit(chip_id, &grp_umac_reset_ctx->partner_map);
  1051. else
  1052. qdf_atomic_clear_bit(chip_id, &grp_umac_reset_ctx->partner_map);
  1053. }
  1054. QDF_STATUS dp_umac_reset_notify_asserted_soc(struct dp_soc *soc)
  1055. {
  1056. struct dp_mlo_ctxt *mlo_ctx;
  1057. struct dp_soc_be *be_soc;
  1058. be_soc = dp_get_be_soc_from_dp_soc(soc);
  1059. if (!be_soc) {
  1060. dp_umac_reset_err("null be_soc");
  1061. return QDF_STATUS_E_NULL_VALUE;
  1062. }
  1063. mlo_ctx = be_soc->ml_ctxt;
  1064. if (!mlo_ctx) {
  1065. /* This API can be called for non-MLO SOC as well. Hence, return
  1066. * the status as success when mlo_ctx is NULL.
  1067. */
  1068. return QDF_STATUS_SUCCESS;
  1069. }
  1070. dp_umac_reset_update_partner_map(mlo_ctx, be_soc->mlo_chip_id, false);
  1071. return QDF_STATUS_SUCCESS;
  1072. }
  1073. /**
  1074. * dp_umac_reset_complete_umac_recovery() - Complete Umac reset session
  1075. * @soc: dp soc handle
  1076. *
  1077. * Return: void
  1078. */
  1079. void dp_umac_reset_complete_umac_recovery(struct dp_soc *soc)
  1080. {
  1081. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1082. struct dp_mlo_ctxt *mlo_ctx = be_soc->ml_ctxt;
  1083. struct dp_soc_mlo_umac_reset_ctx *grp_umac_reset_ctx;
  1084. if (!mlo_ctx) {
  1085. dp_umac_reset_alert("Umac reset was handled on soc %pK", soc);
  1086. return;
  1087. }
  1088. grp_umac_reset_ctx = &mlo_ctx->grp_umac_reset_ctx;
  1089. qdf_spin_lock_bh(&grp_umac_reset_ctx->grp_ctx_lock);
  1090. grp_umac_reset_ctx->umac_reset_in_progress = false;
  1091. grp_umac_reset_ctx->is_target_recovery = false;
  1092. grp_umac_reset_ctx->response_map = 0;
  1093. grp_umac_reset_ctx->request_map = 0;
  1094. grp_umac_reset_ctx->initiator_chip_id = 0;
  1095. qdf_spin_unlock_bh(&grp_umac_reset_ctx->grp_ctx_lock);
  1096. dp_umac_reset_alert("Umac reset was handled on mlo group ctxt %pK",
  1097. mlo_ctx);
  1098. }
  1099. /**
  1100. * dp_umac_reset_initiate_umac_recovery() - Initiate Umac reset session
  1101. * @soc: dp soc handle
  1102. * @umac_reset_ctx: Umac reset context
  1103. * @rx_event: Rx event received
  1104. * @is_target_recovery: Flag to indicate if it is triggered for target recovery
  1105. *
  1106. * Return: status
  1107. */
  1108. QDF_STATUS dp_umac_reset_initiate_umac_recovery(struct dp_soc *soc,
  1109. struct dp_soc_umac_reset_ctx *umac_reset_ctx,
  1110. enum umac_reset_rx_event rx_event,
  1111. bool is_target_recovery)
  1112. {
  1113. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1114. struct dp_mlo_ctxt *mlo_ctx = be_soc->ml_ctxt;
  1115. struct dp_soc_mlo_umac_reset_ctx *grp_umac_reset_ctx;
  1116. QDF_STATUS status = QDF_STATUS_SUCCESS;
  1117. if (!mlo_ctx)
  1118. return dp_umac_reset_validate_n_update_state_machine_on_rx(
  1119. umac_reset_ctx, rx_event,
  1120. UMAC_RESET_STATE_WAIT_FOR_TRIGGER,
  1121. UMAC_RESET_STATE_DO_TRIGGER_RECEIVED);
  1122. grp_umac_reset_ctx = &mlo_ctx->grp_umac_reset_ctx;
  1123. qdf_spin_lock_bh(&grp_umac_reset_ctx->grp_ctx_lock);
  1124. if (grp_umac_reset_ctx->umac_reset_in_progress) {
  1125. qdf_spin_unlock_bh(&grp_umac_reset_ctx->grp_ctx_lock);
  1126. return QDF_STATUS_E_INVAL;
  1127. }
  1128. status = dp_umac_reset_validate_n_update_state_machine_on_rx(
  1129. umac_reset_ctx, rx_event,
  1130. UMAC_RESET_STATE_WAIT_FOR_TRIGGER,
  1131. UMAC_RESET_STATE_DO_TRIGGER_RECEIVED);
  1132. if (status != QDF_STATUS_SUCCESS) {
  1133. qdf_spin_unlock_bh(&grp_umac_reset_ctx->grp_ctx_lock);
  1134. return status;
  1135. }
  1136. grp_umac_reset_ctx->umac_reset_in_progress = true;
  1137. grp_umac_reset_ctx->is_target_recovery = is_target_recovery;
  1138. /* We don't wait for the 'Umac trigger' message from all socs */
  1139. grp_umac_reset_ctx->request_map = grp_umac_reset_ctx->partner_map;
  1140. grp_umac_reset_ctx->response_map = grp_umac_reset_ctx->partner_map;
  1141. grp_umac_reset_ctx->initiator_chip_id = dp_mlo_get_chip_id(soc);
  1142. grp_umac_reset_ctx->umac_reset_count++;
  1143. qdf_spin_unlock_bh(&grp_umac_reset_ctx->grp_ctx_lock);
  1144. return QDF_STATUS_SUCCESS;
  1145. }
  1146. /**
  1147. * dp_umac_reset_handle_action_cb() - Function to call action callback
  1148. * @soc: dp soc handle
  1149. * @umac_reset_ctx: Umac reset context
  1150. * @action: Action to call the callback for
  1151. *
  1152. * Return: QDF_STATUS status
  1153. */
  1154. QDF_STATUS
  1155. dp_umac_reset_handle_action_cb(struct dp_soc *soc,
  1156. struct dp_soc_umac_reset_ctx *umac_reset_ctx,
  1157. enum umac_reset_action action)
  1158. {
  1159. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1160. struct dp_mlo_ctxt *mlo_ctx = be_soc->ml_ctxt;
  1161. struct dp_soc_mlo_umac_reset_ctx *grp_umac_reset_ctx;
  1162. if (!mlo_ctx) {
  1163. dp_umac_reset_debug("MLO context is Null");
  1164. goto handle;
  1165. }
  1166. grp_umac_reset_ctx = &mlo_ctx->grp_umac_reset_ctx;
  1167. qdf_spin_lock_bh(&grp_umac_reset_ctx->grp_ctx_lock);
  1168. qdf_atomic_set_bit(dp_mlo_get_chip_id(soc),
  1169. &grp_umac_reset_ctx->request_map);
  1170. dp_umac_reset_debug("partner_map %u request_map %u",
  1171. grp_umac_reset_ctx->partner_map,
  1172. grp_umac_reset_ctx->request_map);
  1173. /* This logic is needed for synchronization between mlo socs */
  1174. if ((grp_umac_reset_ctx->partner_map & grp_umac_reset_ctx->request_map)
  1175. != grp_umac_reset_ctx->partner_map) {
  1176. struct hif_softc *hif_sc = HIF_GET_SOFTC(soc->hif_handle);
  1177. struct hif_umac_reset_ctx *hif_umac_reset_ctx;
  1178. if (!hif_sc) {
  1179. hif_err("scn is null");
  1180. qdf_assert_always(0);
  1181. return QDF_STATUS_E_FAILURE;
  1182. }
  1183. hif_umac_reset_ctx = &hif_sc->umac_reset_ctx;
  1184. /* Mark the action as pending */
  1185. umac_reset_ctx->pending_action = action;
  1186. /* Reschedule the tasklet and exit */
  1187. tasklet_hi_schedule(&hif_umac_reset_ctx->intr_tq);
  1188. qdf_spin_unlock_bh(&grp_umac_reset_ctx->grp_ctx_lock);
  1189. return QDF_STATUS_SUCCESS;
  1190. }
  1191. qdf_spin_unlock_bh(&grp_umac_reset_ctx->grp_ctx_lock);
  1192. umac_reset_ctx->pending_action = UMAC_RESET_ACTION_NONE;
  1193. handle:
  1194. if (!umac_reset_ctx->rx_actions.cb[action]) {
  1195. dp_umac_reset_err("rx callback is NULL");
  1196. return QDF_STATUS_E_FAILURE;
  1197. }
  1198. return umac_reset_ctx->rx_actions.cb[action](soc);
  1199. }
  1200. /**
  1201. * dp_umac_reset_post_tx_cmd() - Iterate partner socs and post Tx command
  1202. * @umac_reset_ctx: UMAC reset context
  1203. * @tx_cmd: Tx command to be posted
  1204. *
  1205. * Return: QDF status of operation
  1206. */
  1207. QDF_STATUS
  1208. dp_umac_reset_post_tx_cmd(struct dp_soc_umac_reset_ctx *umac_reset_ctx,
  1209. enum umac_reset_tx_cmd tx_cmd)
  1210. {
  1211. struct dp_soc *soc = container_of(umac_reset_ctx, struct dp_soc,
  1212. umac_reset_ctx);
  1213. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1214. struct dp_mlo_ctxt *mlo_ctx = be_soc->ml_ctxt;
  1215. struct dp_soc_mlo_umac_reset_ctx *grp_umac_reset_ctx;
  1216. if (!mlo_ctx) {
  1217. dp_umac_reset_post_tx_cmd_via_shmem(soc, &tx_cmd, 0);
  1218. return QDF_STATUS_SUCCESS;
  1219. }
  1220. grp_umac_reset_ctx = &mlo_ctx->grp_umac_reset_ctx;
  1221. qdf_spin_lock_bh(&grp_umac_reset_ctx->grp_ctx_lock);
  1222. qdf_atomic_set_bit(dp_mlo_get_chip_id(soc),
  1223. &grp_umac_reset_ctx->response_map);
  1224. /* This logic is needed for synchronization between mlo socs */
  1225. if ((grp_umac_reset_ctx->partner_map & grp_umac_reset_ctx->response_map)
  1226. != grp_umac_reset_ctx->partner_map) {
  1227. dp_umac_reset_debug(
  1228. "Response(s) pending : expected map %u current map %u",
  1229. grp_umac_reset_ctx->partner_map,
  1230. grp_umac_reset_ctx->response_map);
  1231. qdf_spin_unlock_bh(&grp_umac_reset_ctx->grp_ctx_lock);
  1232. return QDF_STATUS_SUCCESS;
  1233. }
  1234. dp_umac_reset_debug(
  1235. "All responses received: expected map %u current map %u",
  1236. grp_umac_reset_ctx->partner_map,
  1237. grp_umac_reset_ctx->response_map);
  1238. grp_umac_reset_ctx->response_map = 0;
  1239. grp_umac_reset_ctx->request_map = 0;
  1240. qdf_spin_unlock_bh(&grp_umac_reset_ctx->grp_ctx_lock);
  1241. dp_mlo_iter_ptnr_soc(be_soc, &dp_umac_reset_post_tx_cmd_via_shmem,
  1242. &tx_cmd);
  1243. if (tx_cmd == UMAC_RESET_TX_CMD_POST_RESET_COMPLETE_DONE)
  1244. dp_umac_reset_complete_umac_recovery(soc);
  1245. return QDF_STATUS_SUCCESS;
  1246. }
  1247. /**
  1248. * dp_umac_reset_initiator_check() - Check if soc is the Umac reset initiator
  1249. * @soc: dp soc handle
  1250. *
  1251. * Return: true if the soc is initiator or false otherwise
  1252. */
  1253. bool dp_umac_reset_initiator_check(struct dp_soc *soc)
  1254. {
  1255. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1256. struct dp_mlo_ctxt *mlo_ctx = be_soc->ml_ctxt;
  1257. if (!mlo_ctx)
  1258. return true;
  1259. return (mlo_ctx->grp_umac_reset_ctx.initiator_chip_id ==
  1260. dp_mlo_get_chip_id(soc));
  1261. }
  1262. /**
  1263. * dp_umac_reset_target_recovery_check() - Check if this is for target recovery
  1264. * @soc: dp soc handle
  1265. *
  1266. * Return: true if the session is for target recovery or false otherwise
  1267. */
  1268. bool dp_umac_reset_target_recovery_check(struct dp_soc *soc)
  1269. {
  1270. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1271. struct dp_mlo_ctxt *mlo_ctx = be_soc->ml_ctxt;
  1272. if (!mlo_ctx)
  1273. return false;
  1274. return mlo_ctx->grp_umac_reset_ctx.is_target_recovery;
  1275. }
  1276. /**
  1277. * dp_umac_reset_is_soc_ignored() - Check if this soc is to be ignored
  1278. * @soc: dp soc handle
  1279. *
  1280. * Return: true if the soc is ignored or false otherwise
  1281. */
  1282. bool dp_umac_reset_is_soc_ignored(struct dp_soc *soc)
  1283. {
  1284. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1285. struct dp_mlo_ctxt *mlo_ctx = be_soc->ml_ctxt;
  1286. if (!mlo_ctx)
  1287. return false;
  1288. return !qdf_atomic_test_bit(dp_mlo_get_chip_id(soc),
  1289. &mlo_ctx->grp_umac_reset_ctx.partner_map);
  1290. }
  1291. QDF_STATUS dp_mlo_umac_reset_stats_print(struct dp_soc *soc)
  1292. {
  1293. struct dp_mlo_ctxt *mlo_ctx;
  1294. struct dp_soc_be *be_soc;
  1295. struct dp_soc_mlo_umac_reset_ctx *grp_umac_reset_ctx;
  1296. be_soc = dp_get_be_soc_from_dp_soc(soc);
  1297. if (!be_soc) {
  1298. dp_umac_reset_err("null be_soc");
  1299. return QDF_STATUS_E_NULL_VALUE;
  1300. }
  1301. mlo_ctx = be_soc->ml_ctxt;
  1302. if (!mlo_ctx) {
  1303. /* This API can be called for non-MLO SOC as well. Hence, return
  1304. * the status as success when mlo_ctx is NULL.
  1305. */
  1306. return QDF_STATUS_SUCCESS;
  1307. }
  1308. grp_umac_reset_ctx = &mlo_ctx->grp_umac_reset_ctx;
  1309. DP_UMAC_RESET_PRINT_STATS("MLO UMAC RESET stats\n"
  1310. "\t\tPartner map :%x\n"
  1311. "\t\tRequest map :%x\n"
  1312. "\t\tResponse map :%x\n"
  1313. "\t\tIs target recovery :%d\n"
  1314. "\t\tIs Umac reset inprogress :%d\n"
  1315. "\t\tNumber of UMAC reset triggered:%d\n"
  1316. "\t\tInitiator chip ID :%d\n",
  1317. grp_umac_reset_ctx->partner_map,
  1318. grp_umac_reset_ctx->request_map,
  1319. grp_umac_reset_ctx->response_map,
  1320. grp_umac_reset_ctx->is_target_recovery,
  1321. grp_umac_reset_ctx->umac_reset_in_progress,
  1322. grp_umac_reset_ctx->umac_reset_count,
  1323. grp_umac_reset_ctx->initiator_chip_id);
  1324. return QDF_STATUS_SUCCESS;
  1325. }
  1326. bool dp_umac_reset_is_inprogress(struct cdp_soc_t *psoc)
  1327. {
  1328. struct dp_soc_umac_reset_ctx *umac_reset_ctx;
  1329. struct dp_soc *soc = (struct dp_soc *)psoc;
  1330. struct dp_soc_mlo_umac_reset_ctx *grp_umac_reset_ctx;
  1331. struct dp_soc_be *be_soc = NULL;
  1332. struct dp_mlo_ctxt *mlo_ctx = NULL;
  1333. if (!soc) {
  1334. dp_umac_reset_err("DP SOC is null");
  1335. return false;
  1336. }
  1337. umac_reset_ctx = &soc->umac_reset_ctx;
  1338. be_soc = dp_get_be_soc_from_dp_soc(soc);
  1339. if (be_soc)
  1340. mlo_ctx = be_soc->ml_ctxt;
  1341. if (mlo_ctx) {
  1342. grp_umac_reset_ctx = &mlo_ctx->grp_umac_reset_ctx;
  1343. return grp_umac_reset_ctx->umac_reset_in_progress;
  1344. } else {
  1345. return (umac_reset_ctx->current_state !=
  1346. UMAC_RESET_STATE_WAIT_FOR_TRIGGER);
  1347. }
  1348. }
  1349. #endif