dp_tx.c 94 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "htt.h"
  19. #include "dp_tx.h"
  20. #include "dp_tx_desc.h"
  21. #include "dp_peer.h"
  22. #include "dp_types.h"
  23. #include "hal_tx.h"
  24. #include "qdf_mem.h"
  25. #include "qdf_nbuf.h"
  26. #include <wlan_cfg.h>
  27. #ifdef MESH_MODE_SUPPORT
  28. #include "if_meta_hdr.h"
  29. #endif
  30. #ifdef TX_PER_PDEV_DESC_POOL
  31. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  32. #define DP_TX_GET_DESC_POOL_ID(vdev) (vdev->vdev_id)
  33. #else /* QCA_LL_TX_FLOW_CONTROL_V2 */
  34. #define DP_TX_GET_DESC_POOL_ID(vdev) (vdev->pdev->pdev_id)
  35. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  36. #define DP_TX_GET_RING_ID(vdev) (vdev->pdev->pdev_id)
  37. #else
  38. #ifdef TX_PER_VDEV_DESC_POOL
  39. #define DP_TX_GET_DESC_POOL_ID(vdev) (vdev->vdev_id)
  40. #define DP_TX_GET_RING_ID(vdev) (vdev->pdev->pdev_id)
  41. #else
  42. #define DP_TX_GET_DESC_POOL_ID(vdev) qdf_get_cpu()
  43. #define DP_TX_GET_RING_ID(vdev) vdev->pdev->soc->tx_ring_map[qdf_get_cpu()]
  44. #endif /* TX_PER_VDEV_DESC_POOL */
  45. #endif /* TX_PER_PDEV_DESC_POOL */
  46. /* TODO Add support in TSO */
  47. #define DP_DESC_NUM_FRAG(x) 0
  48. /* disable TQM_BYPASS */
  49. #define TQM_BYPASS_WAR 0
  50. /* invalid peer id for reinject*/
  51. #define DP_INVALID_PEER 0XFFFE
  52. /*mapping between hal encrypt type and cdp_sec_type*/
  53. #define MAX_CDP_SEC_TYPE 12
  54. static const uint8_t sec_type_map[MAX_CDP_SEC_TYPE] = {
  55. HAL_TX_ENCRYPT_TYPE_NO_CIPHER,
  56. HAL_TX_ENCRYPT_TYPE_WEP_128,
  57. HAL_TX_ENCRYPT_TYPE_WEP_104,
  58. HAL_TX_ENCRYPT_TYPE_WEP_40,
  59. HAL_TX_ENCRYPT_TYPE_TKIP_WITH_MIC,
  60. HAL_TX_ENCRYPT_TYPE_TKIP_NO_MIC,
  61. HAL_TX_ENCRYPT_TYPE_AES_CCMP_128,
  62. HAL_TX_ENCRYPT_TYPE_WAPI,
  63. HAL_TX_ENCRYPT_TYPE_AES_CCMP_256,
  64. HAL_TX_ENCRYPT_TYPE_AES_GCMP_128,
  65. HAL_TX_ENCRYPT_TYPE_AES_GCMP_256,
  66. HAL_TX_ENCRYPT_TYPE_WAPI_GCM_SM4};
  67. /**
  68. * dp_tx_get_queue() - Returns Tx queue IDs to be used for this Tx frame
  69. * @vdev: DP Virtual device handle
  70. * @nbuf: Buffer pointer
  71. * @queue: queue ids container for nbuf
  72. *
  73. * TX packet queue has 2 instances, software descriptors id and dma ring id
  74. * Based on tx feature and hardware configuration queue id combination could be
  75. * different.
  76. * For example -
  77. * With XPS enabled,all TX descriptor pools and dma ring are assigned per cpu id
  78. * With no XPS,lock based resource protection, Descriptor pool ids are different
  79. * for each vdev, dma ring id will be same as single pdev id
  80. *
  81. * Return: None
  82. */
  83. static inline void dp_tx_get_queue(struct dp_vdev *vdev,
  84. qdf_nbuf_t nbuf, struct dp_tx_queue *queue)
  85. {
  86. /* get flow id */
  87. queue->desc_pool_id = DP_TX_GET_DESC_POOL_ID(vdev);
  88. queue->ring_id = DP_TX_GET_RING_ID(vdev);
  89. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  90. "%s, pool_id:%d ring_id: %d",
  91. __func__, queue->desc_pool_id, queue->ring_id);
  92. return;
  93. }
  94. #if defined(FEATURE_TSO)
  95. /**
  96. * dp_tx_tso_desc_release() - Release the tso segment
  97. * after unmapping all the fragments
  98. *
  99. * @pdev - physical device handle
  100. * @tx_desc - Tx software descriptor
  101. */
  102. static void dp_tx_tso_desc_release(struct dp_soc *soc,
  103. struct dp_tx_desc_s *tx_desc)
  104. {
  105. TSO_DEBUG("%s: Free the tso descriptor", __func__);
  106. if (qdf_unlikely(tx_desc->tso_desc == NULL)) {
  107. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  108. "%s %d TSO desc is NULL!",
  109. __func__, __LINE__);
  110. qdf_assert(0);
  111. } else if (qdf_unlikely(tx_desc->tso_num_desc == NULL)) {
  112. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  113. "%s %d TSO common info is NULL!",
  114. __func__, __LINE__);
  115. qdf_assert(0);
  116. } else {
  117. struct qdf_tso_num_seg_elem_t *tso_num_desc =
  118. (struct qdf_tso_num_seg_elem_t *) tx_desc->tso_num_desc;
  119. if (tso_num_desc->num_seg.tso_cmn_num_seg > 1) {
  120. tso_num_desc->num_seg.tso_cmn_num_seg--;
  121. qdf_nbuf_unmap_tso_segment(soc->osdev,
  122. tx_desc->tso_desc, false);
  123. } else {
  124. tso_num_desc->num_seg.tso_cmn_num_seg--;
  125. qdf_assert(tso_num_desc->num_seg.tso_cmn_num_seg == 0);
  126. qdf_nbuf_unmap_tso_segment(soc->osdev,
  127. tx_desc->tso_desc, true);
  128. dp_tso_num_seg_free(soc, tx_desc->pool_id,
  129. tx_desc->tso_num_desc);
  130. tx_desc->tso_num_desc = NULL;
  131. }
  132. dp_tx_tso_desc_free(soc,
  133. tx_desc->pool_id, tx_desc->tso_desc);
  134. tx_desc->tso_desc = NULL;
  135. }
  136. }
  137. #else
  138. static void dp_tx_tso_desc_release(struct dp_soc *soc,
  139. struct dp_tx_desc_s *tx_desc)
  140. {
  141. return;
  142. }
  143. #endif
  144. /**
  145. * dp_tx_desc_release() - Release Tx Descriptor
  146. * @tx_desc : Tx Descriptor
  147. * @desc_pool_id: Descriptor Pool ID
  148. *
  149. * Deallocate all resources attached to Tx descriptor and free the Tx
  150. * descriptor.
  151. *
  152. * Return:
  153. */
  154. static void
  155. dp_tx_desc_release(struct dp_tx_desc_s *tx_desc, uint8_t desc_pool_id)
  156. {
  157. struct dp_pdev *pdev = tx_desc->pdev;
  158. struct dp_soc *soc;
  159. uint8_t comp_status = 0;
  160. qdf_assert(pdev);
  161. soc = pdev->soc;
  162. if (tx_desc->frm_type == dp_tx_frm_tso)
  163. dp_tx_tso_desc_release(soc, tx_desc);
  164. if (tx_desc->flags & DP_TX_DESC_FLAG_FRAG)
  165. dp_tx_ext_desc_free(soc, tx_desc->msdu_ext_desc, desc_pool_id);
  166. if (tx_desc->flags & DP_TX_DESC_FLAG_ME)
  167. dp_tx_me_free_buf(tx_desc->pdev, tx_desc->me_buffer);
  168. qdf_atomic_dec(&pdev->num_tx_outstanding);
  169. if (tx_desc->flags & DP_TX_DESC_FLAG_TO_FW)
  170. qdf_atomic_dec(&pdev->num_tx_exception);
  171. if (HAL_TX_COMP_RELEASE_SOURCE_TQM ==
  172. hal_tx_comp_get_buffer_source(&tx_desc->comp))
  173. comp_status = hal_tx_comp_get_release_reason(&tx_desc->comp);
  174. else
  175. comp_status = HAL_TX_COMP_RELEASE_REASON_FW;
  176. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  177. "Tx Completion Release desc %d status %d outstanding %d",
  178. tx_desc->id, comp_status,
  179. qdf_atomic_read(&pdev->num_tx_outstanding));
  180. dp_tx_desc_free(soc, tx_desc, desc_pool_id);
  181. return;
  182. }
  183. /**
  184. * dp_tx_htt_metadata_prepare() - Prepare HTT metadata for special frames
  185. * @vdev: DP vdev Handle
  186. * @nbuf: skb
  187. *
  188. * Prepares and fills HTT metadata in the frame pre-header for special frames
  189. * that should be transmitted using varying transmit parameters.
  190. * There are 2 VDEV modes that currently needs this special metadata -
  191. * 1) Mesh Mode
  192. * 2) DSRC Mode
  193. *
  194. * Return: HTT metadata size
  195. *
  196. */
  197. static uint8_t dp_tx_prepare_htt_metadata(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  198. uint32_t *meta_data)
  199. {
  200. struct htt_tx_msdu_desc_ext2_t *desc_ext =
  201. (struct htt_tx_msdu_desc_ext2_t *) meta_data;
  202. uint8_t htt_desc_size;
  203. /* Size rounded of multiple of 8 bytes */
  204. uint8_t htt_desc_size_aligned;
  205. uint8_t *hdr = NULL;
  206. HTT_TX_TCL_METADATA_VALID_HTT_SET(vdev->htt_tcl_metadata, 1);
  207. /*
  208. * Metadata - HTT MSDU Extension header
  209. */
  210. htt_desc_size = sizeof(struct htt_tx_msdu_desc_ext2_t);
  211. htt_desc_size_aligned = (htt_desc_size + 7) & ~0x7;
  212. if (vdev->mesh_vdev) {
  213. /* Fill and add HTT metaheader */
  214. hdr = qdf_nbuf_push_head(nbuf, htt_desc_size_aligned);
  215. if (hdr == NULL) {
  216. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  217. "Error in filling HTT metadata\n");
  218. return 0;
  219. }
  220. qdf_mem_copy(hdr, desc_ext, htt_desc_size);
  221. } else if (vdev->opmode == wlan_op_mode_ocb) {
  222. /* Todo - Add support for DSRC */
  223. }
  224. return htt_desc_size_aligned;
  225. }
  226. /**
  227. * dp_tx_prepare_tso_ext_desc() - Prepare MSDU extension descriptor for TSO
  228. * @tso_seg: TSO segment to process
  229. * @ext_desc: Pointer to MSDU extension descriptor
  230. *
  231. * Return: void
  232. */
  233. #if defined(FEATURE_TSO)
  234. static void dp_tx_prepare_tso_ext_desc(struct qdf_tso_seg_t *tso_seg,
  235. void *ext_desc)
  236. {
  237. uint8_t num_frag;
  238. uint32_t tso_flags;
  239. /*
  240. * Set tso_en, tcp_flags(NS, CWR, ECE, URG, ACK, PSH, RST, SYN, FIN),
  241. * tcp_flag_mask
  242. *
  243. * Checksum enable flags are set in TCL descriptor and not in Extension
  244. * Descriptor (H/W ignores checksum_en flags in MSDU ext descriptor)
  245. */
  246. tso_flags = *(uint32_t *) &tso_seg->tso_flags;
  247. hal_tx_ext_desc_set_tso_flags(ext_desc, tso_flags);
  248. hal_tx_ext_desc_set_msdu_length(ext_desc, tso_seg->tso_flags.l2_len,
  249. tso_seg->tso_flags.ip_len);
  250. hal_tx_ext_desc_set_tcp_seq(ext_desc, tso_seg->tso_flags.tcp_seq_num);
  251. hal_tx_ext_desc_set_ip_id(ext_desc, tso_seg->tso_flags.ip_id);
  252. for (num_frag = 0; num_frag < tso_seg->num_frags; num_frag++) {
  253. uint32_t lo = 0;
  254. uint32_t hi = 0;
  255. qdf_dmaaddr_to_32s(
  256. tso_seg->tso_frags[num_frag].paddr, &lo, &hi);
  257. hal_tx_ext_desc_set_buffer(ext_desc, num_frag, lo, hi,
  258. tso_seg->tso_frags[num_frag].length);
  259. }
  260. return;
  261. }
  262. #else
  263. static void dp_tx_prepare_tso_ext_desc(struct qdf_tso_seg_t *tso_seg,
  264. void *ext_desc)
  265. {
  266. return;
  267. }
  268. #endif
  269. #if defined(FEATURE_TSO)
  270. /**
  271. * dp_tx_free_tso_seg() - Loop through the tso segments
  272. * allocated and free them
  273. *
  274. * @soc: soc handle
  275. * @free_seg: list of tso segments
  276. * @msdu_info: msdu descriptor
  277. *
  278. * Return - void
  279. */
  280. static void dp_tx_free_tso_seg(struct dp_soc *soc,
  281. struct qdf_tso_seg_elem_t *free_seg,
  282. struct dp_tx_msdu_info_s *msdu_info)
  283. {
  284. struct qdf_tso_seg_elem_t *next_seg;
  285. while (free_seg) {
  286. next_seg = free_seg->next;
  287. dp_tx_tso_desc_free(soc,
  288. msdu_info->tx_queue.desc_pool_id,
  289. free_seg);
  290. free_seg = next_seg;
  291. }
  292. }
  293. /**
  294. * dp_tx_free_tso_num_seg() - Loop through the tso num segments
  295. * allocated and free them
  296. *
  297. * @soc: soc handle
  298. * @free_seg: list of tso segments
  299. * @msdu_info: msdu descriptor
  300. * Return - void
  301. */
  302. static void dp_tx_free_tso_num_seg(struct dp_soc *soc,
  303. struct qdf_tso_num_seg_elem_t *free_seg,
  304. struct dp_tx_msdu_info_s *msdu_info)
  305. {
  306. struct qdf_tso_num_seg_elem_t *next_seg;
  307. while (free_seg) {
  308. next_seg = free_seg->next;
  309. dp_tso_num_seg_free(soc,
  310. msdu_info->tx_queue.desc_pool_id,
  311. free_seg);
  312. free_seg = next_seg;
  313. }
  314. }
  315. /**
  316. * dp_tx_prepare_tso() - Given a jumbo msdu, prepare the TSO info
  317. * @vdev: virtual device handle
  318. * @msdu: network buffer
  319. * @msdu_info: meta data associated with the msdu
  320. *
  321. * Return: QDF_STATUS_SUCCESS success
  322. */
  323. static QDF_STATUS dp_tx_prepare_tso(struct dp_vdev *vdev,
  324. qdf_nbuf_t msdu, struct dp_tx_msdu_info_s *msdu_info)
  325. {
  326. struct qdf_tso_seg_elem_t *tso_seg;
  327. int num_seg = qdf_nbuf_get_tso_num_seg(msdu);
  328. struct dp_soc *soc = vdev->pdev->soc;
  329. struct qdf_tso_info_t *tso_info;
  330. struct qdf_tso_num_seg_elem_t *tso_num_seg;
  331. tso_info = &msdu_info->u.tso_info;
  332. tso_info->curr_seg = NULL;
  333. tso_info->tso_seg_list = NULL;
  334. tso_info->num_segs = num_seg;
  335. msdu_info->frm_type = dp_tx_frm_tso;
  336. tso_info->tso_num_seg_list = NULL;
  337. TSO_DEBUG(" %s: num_seg: %d", __func__, num_seg);
  338. while (num_seg) {
  339. tso_seg = dp_tx_tso_desc_alloc(
  340. soc, msdu_info->tx_queue.desc_pool_id);
  341. if (tso_seg) {
  342. tso_seg->next = tso_info->tso_seg_list;
  343. tso_info->tso_seg_list = tso_seg;
  344. num_seg--;
  345. } else {
  346. struct qdf_tso_seg_elem_t *free_seg =
  347. tso_info->tso_seg_list;
  348. dp_tx_free_tso_seg(soc, free_seg, msdu_info);
  349. return QDF_STATUS_E_NOMEM;
  350. }
  351. }
  352. TSO_DEBUG(" %s: num_seg: %d", __func__, num_seg);
  353. tso_num_seg = dp_tso_num_seg_alloc(soc,
  354. msdu_info->tx_queue.desc_pool_id);
  355. if (tso_num_seg) {
  356. tso_num_seg->next = tso_info->tso_num_seg_list;
  357. tso_info->tso_num_seg_list = tso_num_seg;
  358. } else {
  359. /* Bug: free tso_num_seg and tso_seg */
  360. /* Free the already allocated num of segments */
  361. struct qdf_tso_seg_elem_t *free_seg =
  362. tso_info->tso_seg_list;
  363. TSO_DEBUG(" %s: Failed alloc - Number of segs for a TSO packet",
  364. __func__);
  365. dp_tx_free_tso_seg(soc, free_seg, msdu_info);
  366. return QDF_STATUS_E_NOMEM;
  367. }
  368. msdu_info->num_seg =
  369. qdf_nbuf_get_tso_info(soc->osdev, msdu, tso_info);
  370. TSO_DEBUG(" %s: msdu_info->num_seg: %d", __func__,
  371. msdu_info->num_seg);
  372. if (!(msdu_info->num_seg)) {
  373. dp_tx_free_tso_seg(soc, tso_info->tso_seg_list, msdu_info);
  374. dp_tx_free_tso_num_seg(soc, tso_info->tso_num_seg_list,
  375. msdu_info);
  376. return QDF_STATUS_E_INVAL;
  377. }
  378. tso_info->curr_seg = tso_info->tso_seg_list;
  379. return QDF_STATUS_SUCCESS;
  380. }
  381. #else
  382. static QDF_STATUS dp_tx_prepare_tso(struct dp_vdev *vdev,
  383. qdf_nbuf_t msdu, struct dp_tx_msdu_info_s *msdu_info)
  384. {
  385. return QDF_STATUS_E_NOMEM;
  386. }
  387. #endif
  388. /**
  389. * dp_tx_prepare_ext_desc() - Allocate and prepare MSDU extension descriptor
  390. * @vdev: DP Vdev handle
  391. * @msdu_info: MSDU info to be setup in MSDU extension descriptor
  392. * @desc_pool_id: Descriptor Pool ID
  393. *
  394. * Return:
  395. */
  396. static
  397. struct dp_tx_ext_desc_elem_s *dp_tx_prepare_ext_desc(struct dp_vdev *vdev,
  398. struct dp_tx_msdu_info_s *msdu_info, uint8_t desc_pool_id)
  399. {
  400. uint8_t i;
  401. uint8_t cached_ext_desc[HAL_TX_EXT_DESC_WITH_META_DATA];
  402. struct dp_tx_seg_info_s *seg_info;
  403. struct dp_tx_ext_desc_elem_s *msdu_ext_desc;
  404. struct dp_soc *soc = vdev->pdev->soc;
  405. /* Allocate an extension descriptor */
  406. msdu_ext_desc = dp_tx_ext_desc_alloc(soc, desc_pool_id);
  407. qdf_mem_zero(&cached_ext_desc[0], HAL_TX_EXT_DESC_WITH_META_DATA);
  408. if (!msdu_ext_desc) {
  409. DP_STATS_INC(vdev, tx_i.dropped.desc_na, 1);
  410. return NULL;
  411. }
  412. if (msdu_info->exception_fw &&
  413. qdf_unlikely(vdev->mesh_vdev)) {
  414. qdf_mem_copy(&cached_ext_desc[HAL_TX_EXTENSION_DESC_LEN_BYTES],
  415. &msdu_info->meta_data[0],
  416. sizeof(struct htt_tx_msdu_desc_ext2_t));
  417. qdf_atomic_inc(&vdev->pdev->num_tx_exception);
  418. HTT_TX_TCL_METADATA_VALID_HTT_SET(vdev->htt_tcl_metadata, 1);
  419. }
  420. switch (msdu_info->frm_type) {
  421. case dp_tx_frm_sg:
  422. case dp_tx_frm_me:
  423. case dp_tx_frm_raw:
  424. seg_info = msdu_info->u.sg_info.curr_seg;
  425. /* Update the buffer pointers in MSDU Extension Descriptor */
  426. for (i = 0; i < seg_info->frag_cnt; i++) {
  427. hal_tx_ext_desc_set_buffer(&cached_ext_desc[0], i,
  428. seg_info->frags[i].paddr_lo,
  429. seg_info->frags[i].paddr_hi,
  430. seg_info->frags[i].len);
  431. }
  432. break;
  433. case dp_tx_frm_tso:
  434. dp_tx_prepare_tso_ext_desc(&msdu_info->u.tso_info.curr_seg->seg,
  435. &cached_ext_desc[0]);
  436. break;
  437. default:
  438. break;
  439. }
  440. QDF_TRACE_HEX_DUMP(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  441. cached_ext_desc, HAL_TX_EXT_DESC_WITH_META_DATA);
  442. hal_tx_ext_desc_sync(&cached_ext_desc[0],
  443. msdu_ext_desc->vaddr);
  444. return msdu_ext_desc;
  445. }
  446. /**
  447. * dp_tx_desc_prepare_single - Allocate and prepare Tx descriptor
  448. * @vdev: DP vdev handle
  449. * @nbuf: skb
  450. * @desc_pool_id: Descriptor pool ID
  451. * @meta_data: Metadata to the fw
  452. * @tx_exc_metadata: Handle that holds exception path metadata
  453. * Allocate and prepare Tx descriptor with msdu information.
  454. *
  455. * Return: Pointer to Tx Descriptor on success,
  456. * NULL on failure
  457. */
  458. static
  459. struct dp_tx_desc_s *dp_tx_prepare_desc_single(struct dp_vdev *vdev,
  460. qdf_nbuf_t nbuf, uint8_t desc_pool_id,
  461. struct dp_tx_msdu_info_s *msdu_info,
  462. struct cdp_tx_exception_metadata *tx_exc_metadata)
  463. {
  464. uint8_t align_pad;
  465. uint8_t is_exception = 0;
  466. uint8_t htt_hdr_size;
  467. struct ether_header *eh;
  468. struct dp_tx_desc_s *tx_desc;
  469. struct dp_pdev *pdev = vdev->pdev;
  470. struct dp_soc *soc = pdev->soc;
  471. /* Allocate software Tx descriptor */
  472. tx_desc = dp_tx_desc_alloc(soc, desc_pool_id);
  473. if (qdf_unlikely(!tx_desc)) {
  474. DP_STATS_INC(vdev, tx_i.dropped.desc_na, 1);
  475. return NULL;
  476. }
  477. /* Flow control/Congestion Control counters */
  478. qdf_atomic_inc(&pdev->num_tx_outstanding);
  479. /* Initialize the SW tx descriptor */
  480. tx_desc->nbuf = nbuf;
  481. tx_desc->frm_type = dp_tx_frm_std;
  482. tx_desc->tx_encap_type = (tx_exc_metadata ?
  483. tx_exc_metadata->tx_encap_type : vdev->tx_encap_type);
  484. tx_desc->vdev = vdev;
  485. tx_desc->pdev = pdev;
  486. tx_desc->msdu_ext_desc = NULL;
  487. tx_desc->pkt_offset = 0;
  488. /*
  489. * For special modes (vdev_type == ocb or mesh), data frames should be
  490. * transmitted using varying transmit parameters (tx spec) which include
  491. * transmit rate, power, priority, channel, channel bandwidth , nss etc.
  492. * These are filled in HTT MSDU descriptor and sent in frame pre-header.
  493. * These frames are sent as exception packets to firmware.
  494. *
  495. * HW requirement is that metadata should always point to a
  496. * 8-byte aligned address. So we add alignment pad to start of buffer.
  497. * HTT Metadata should be ensured to be multiple of 8-bytes,
  498. * to get 8-byte aligned start address along with align_pad added
  499. *
  500. * |-----------------------------|
  501. * | |
  502. * |-----------------------------| <-----Buffer Pointer Address given
  503. * | | ^ in HW descriptor (aligned)
  504. * | HTT Metadata | |
  505. * | | |
  506. * | | | Packet Offset given in descriptor
  507. * | | |
  508. * |-----------------------------| |
  509. * | Alignment Pad | v
  510. * |-----------------------------| <----- Actual buffer start address
  511. * | SKB Data | (Unaligned)
  512. * | |
  513. * | |
  514. * | |
  515. * | |
  516. * | |
  517. * |-----------------------------|
  518. */
  519. if (qdf_unlikely((msdu_info->exception_fw)) ||
  520. (vdev->opmode == wlan_op_mode_ocb)) {
  521. align_pad = ((unsigned long) qdf_nbuf_data(nbuf)) & 0x7;
  522. if (qdf_nbuf_push_head(nbuf, align_pad) == NULL) {
  523. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  524. "qdf_nbuf_push_head failed\n");
  525. goto failure;
  526. }
  527. htt_hdr_size = dp_tx_prepare_htt_metadata(vdev, nbuf,
  528. msdu_info->meta_data);
  529. if (htt_hdr_size == 0)
  530. goto failure;
  531. tx_desc->pkt_offset = align_pad + htt_hdr_size;
  532. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  533. is_exception = 1;
  534. }
  535. if (qdf_unlikely(QDF_STATUS_SUCCESS !=
  536. qdf_nbuf_map(soc->osdev, nbuf,
  537. QDF_DMA_TO_DEVICE))) {
  538. /* Handle failure */
  539. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  540. "qdf_nbuf_map failed\n");
  541. DP_STATS_INC(vdev, tx_i.dropped.dma_error, 1);
  542. goto failure;
  543. }
  544. if (qdf_unlikely(vdev->nawds_enabled)) {
  545. eh = (struct ether_header *) qdf_nbuf_data(nbuf);
  546. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost)) {
  547. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  548. is_exception = 1;
  549. }
  550. }
  551. #if !TQM_BYPASS_WAR
  552. if (is_exception || tx_exc_metadata)
  553. #endif
  554. {
  555. /* Temporary WAR due to TQM VP issues */
  556. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  557. qdf_atomic_inc(&pdev->num_tx_exception);
  558. }
  559. return tx_desc;
  560. failure:
  561. dp_tx_desc_release(tx_desc, desc_pool_id);
  562. return NULL;
  563. }
  564. /**
  565. * dp_tx_prepare_desc() - Allocate and prepare Tx descriptor for multisegment frame
  566. * @vdev: DP vdev handle
  567. * @nbuf: skb
  568. * @msdu_info: Info to be setup in MSDU descriptor and MSDU extension descriptor
  569. * @desc_pool_id : Descriptor Pool ID
  570. *
  571. * Allocate and prepare Tx descriptor with msdu and fragment descritor
  572. * information. For frames wth fragments, allocate and prepare
  573. * an MSDU extension descriptor
  574. *
  575. * Return: Pointer to Tx Descriptor on success,
  576. * NULL on failure
  577. */
  578. static struct dp_tx_desc_s *dp_tx_prepare_desc(struct dp_vdev *vdev,
  579. qdf_nbuf_t nbuf, struct dp_tx_msdu_info_s *msdu_info,
  580. uint8_t desc_pool_id)
  581. {
  582. struct dp_tx_desc_s *tx_desc;
  583. struct dp_tx_ext_desc_elem_s *msdu_ext_desc;
  584. struct dp_pdev *pdev = vdev->pdev;
  585. struct dp_soc *soc = pdev->soc;
  586. /* Allocate software Tx descriptor */
  587. tx_desc = dp_tx_desc_alloc(soc, desc_pool_id);
  588. if (!tx_desc) {
  589. DP_STATS_INC(vdev, tx_i.dropped.desc_na, 1);
  590. return NULL;
  591. }
  592. /* Flow control/Congestion Control counters */
  593. qdf_atomic_inc(&pdev->num_tx_outstanding);
  594. /* Initialize the SW tx descriptor */
  595. tx_desc->nbuf = nbuf;
  596. tx_desc->frm_type = msdu_info->frm_type;
  597. tx_desc->tx_encap_type = vdev->tx_encap_type;
  598. tx_desc->vdev = vdev;
  599. tx_desc->pdev = pdev;
  600. tx_desc->pkt_offset = 0;
  601. tx_desc->tso_desc = msdu_info->u.tso_info.curr_seg;
  602. tx_desc->tso_num_desc = msdu_info->u.tso_info.tso_num_seg_list;
  603. /* Handle scattered frames - TSO/SG/ME */
  604. /* Allocate and prepare an extension descriptor for scattered frames */
  605. msdu_ext_desc = dp_tx_prepare_ext_desc(vdev, msdu_info, desc_pool_id);
  606. if (!msdu_ext_desc) {
  607. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  608. "%s Tx Extension Descriptor Alloc Fail\n",
  609. __func__);
  610. goto failure;
  611. }
  612. #if TQM_BYPASS_WAR
  613. /* Temporary WAR due to TQM VP issues */
  614. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  615. qdf_atomic_inc(&pdev->num_tx_exception);
  616. #endif
  617. if (qdf_unlikely(msdu_info->exception_fw))
  618. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  619. tx_desc->msdu_ext_desc = msdu_ext_desc;
  620. tx_desc->flags |= DP_TX_DESC_FLAG_FRAG;
  621. return tx_desc;
  622. failure:
  623. dp_tx_desc_release(tx_desc, desc_pool_id);
  624. return NULL;
  625. }
  626. /**
  627. * dp_tx_prepare_raw() - Prepare RAW packet TX
  628. * @vdev: DP vdev handle
  629. * @nbuf: buffer pointer
  630. * @seg_info: Pointer to Segment info Descriptor to be prepared
  631. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension
  632. * descriptor
  633. *
  634. * Return:
  635. */
  636. static qdf_nbuf_t dp_tx_prepare_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  637. struct dp_tx_seg_info_s *seg_info, struct dp_tx_msdu_info_s *msdu_info)
  638. {
  639. qdf_nbuf_t curr_nbuf = NULL;
  640. uint16_t total_len = 0;
  641. qdf_dma_addr_t paddr;
  642. int32_t i;
  643. int32_t mapped_buf_num = 0;
  644. struct dp_tx_sg_info_s *sg_info = &msdu_info->u.sg_info;
  645. qdf_dot3_qosframe_t *qos_wh = (qdf_dot3_qosframe_t *) nbuf->data;
  646. DP_STATS_INC_PKT(vdev, tx_i.raw.raw_pkt, 1, qdf_nbuf_len(nbuf));
  647. /* SWAR for HW: Enable WEP bit in the AMSDU frames for RAW mode */
  648. if (qos_wh->i_fc[0] & IEEE80211_FC0_SUBTYPE_QOS)
  649. qos_wh->i_fc[1] |= IEEE80211_FC1_WEP;
  650. for (curr_nbuf = nbuf, i = 0; curr_nbuf;
  651. curr_nbuf = qdf_nbuf_next(curr_nbuf), i++) {
  652. if (QDF_STATUS_SUCCESS != qdf_nbuf_map(vdev->osdev, curr_nbuf,
  653. QDF_DMA_TO_DEVICE)) {
  654. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  655. "%s dma map error \n", __func__);
  656. DP_STATS_INC(vdev, tx_i.raw.dma_map_error, 1);
  657. mapped_buf_num = i;
  658. goto error;
  659. }
  660. paddr = qdf_nbuf_get_frag_paddr(curr_nbuf, 0);
  661. seg_info->frags[i].paddr_lo = paddr;
  662. seg_info->frags[i].paddr_hi = ((uint64_t)paddr >> 32);
  663. seg_info->frags[i].len = qdf_nbuf_len(curr_nbuf);
  664. seg_info->frags[i].vaddr = (void *) curr_nbuf;
  665. total_len += qdf_nbuf_len(curr_nbuf);
  666. }
  667. seg_info->frag_cnt = i;
  668. seg_info->total_len = total_len;
  669. seg_info->next = NULL;
  670. sg_info->curr_seg = seg_info;
  671. msdu_info->frm_type = dp_tx_frm_raw;
  672. msdu_info->num_seg = 1;
  673. return nbuf;
  674. error:
  675. i = 0;
  676. while (nbuf) {
  677. curr_nbuf = nbuf;
  678. if (i < mapped_buf_num) {
  679. qdf_nbuf_unmap(vdev->osdev, curr_nbuf, QDF_DMA_TO_DEVICE);
  680. i++;
  681. }
  682. nbuf = qdf_nbuf_next(nbuf);
  683. qdf_nbuf_free(curr_nbuf);
  684. }
  685. return NULL;
  686. }
  687. /**
  688. * dp_tx_hw_enqueue() - Enqueue to TCL HW for transmit
  689. * @soc: DP Soc Handle
  690. * @vdev: DP vdev handle
  691. * @tx_desc: Tx Descriptor Handle
  692. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  693. * @fw_metadata: Metadata to send to Target Firmware along with frame
  694. * @ring_id: Ring ID of H/W ring to which we enqueue the packet
  695. * @tx_exc_metadata: Handle that holds exception path meta data
  696. *
  697. * Gets the next free TCL HW DMA descriptor and sets up required parameters
  698. * from software Tx descriptor
  699. *
  700. * Return:
  701. */
  702. static QDF_STATUS dp_tx_hw_enqueue(struct dp_soc *soc, struct dp_vdev *vdev,
  703. struct dp_tx_desc_s *tx_desc, uint8_t tid,
  704. uint16_t fw_metadata, uint8_t ring_id,
  705. struct cdp_tx_exception_metadata
  706. *tx_exc_metadata)
  707. {
  708. uint8_t type;
  709. uint16_t length;
  710. void *hal_tx_desc, *hal_tx_desc_cached;
  711. qdf_dma_addr_t dma_addr;
  712. uint8_t cached_desc[HAL_TX_DESC_LEN_BYTES];
  713. enum cdp_sec_type sec_type = (tx_exc_metadata ?
  714. tx_exc_metadata->sec_type : vdev->sec_type);
  715. /* Return Buffer Manager ID */
  716. uint8_t bm_id = ring_id;
  717. void *hal_srng = soc->tcl_data_ring[ring_id].hal_srng;
  718. hal_tx_desc_cached = (void *) cached_desc;
  719. qdf_mem_zero_outline(hal_tx_desc_cached, HAL_TX_DESC_LEN_BYTES);
  720. if (tx_desc->flags & DP_TX_DESC_FLAG_FRAG) {
  721. length = HAL_TX_EXT_DESC_WITH_META_DATA;
  722. type = HAL_TX_BUF_TYPE_EXT_DESC;
  723. dma_addr = tx_desc->msdu_ext_desc->paddr;
  724. } else {
  725. length = qdf_nbuf_len(tx_desc->nbuf) - tx_desc->pkt_offset;
  726. type = HAL_TX_BUF_TYPE_BUFFER;
  727. dma_addr = qdf_nbuf_mapped_paddr_get(tx_desc->nbuf);
  728. }
  729. hal_tx_desc_set_fw_metadata(hal_tx_desc_cached, fw_metadata);
  730. hal_tx_desc_set_buf_addr(hal_tx_desc_cached,
  731. dma_addr , bm_id, tx_desc->id, type);
  732. hal_tx_desc_set_buf_length(hal_tx_desc_cached, length);
  733. hal_tx_desc_set_buf_offset(hal_tx_desc_cached, tx_desc->pkt_offset);
  734. hal_tx_desc_set_encap_type(hal_tx_desc_cached, tx_desc->tx_encap_type);
  735. hal_tx_desc_set_dscp_tid_table_id(hal_tx_desc_cached,
  736. vdev->dscp_tid_map_id);
  737. hal_tx_desc_set_encrypt_type(hal_tx_desc_cached,
  738. sec_type_map[sec_type]);
  739. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  740. "%s length:%d , type = %d, dma_addr %llx, offset %d desc id %u",
  741. __func__, length, type, (uint64_t)dma_addr,
  742. tx_desc->pkt_offset, tx_desc->id);
  743. if (tx_desc->flags & DP_TX_DESC_FLAG_TO_FW)
  744. hal_tx_desc_set_to_fw(hal_tx_desc_cached, 1);
  745. hal_tx_desc_set_addr_search_flags(hal_tx_desc_cached,
  746. vdev->hal_desc_addr_search_flags);
  747. /* verify checksum offload configuration*/
  748. if ((wlan_cfg_get_checksum_offload(soc->wlan_cfg_ctx)) &&
  749. ((qdf_nbuf_get_tx_cksum(tx_desc->nbuf) == QDF_NBUF_TX_CKSUM_TCP_UDP)
  750. || qdf_nbuf_is_tso(tx_desc->nbuf))) {
  751. hal_tx_desc_set_l3_checksum_en(hal_tx_desc_cached, 1);
  752. hal_tx_desc_set_l4_checksum_en(hal_tx_desc_cached, 1);
  753. }
  754. if (tid != HTT_TX_EXT_TID_INVALID)
  755. hal_tx_desc_set_hlos_tid(hal_tx_desc_cached, tid);
  756. if (tx_desc->flags & DP_TX_DESC_FLAG_MESH)
  757. hal_tx_desc_set_mesh_en(hal_tx_desc_cached, 1);
  758. /* Sync cached descriptor with HW */
  759. hal_tx_desc = hal_srng_src_get_next(soc->hal_soc, hal_srng);
  760. if (!hal_tx_desc) {
  761. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  762. "%s TCL ring full ring_id:%d\n", __func__, ring_id);
  763. DP_STATS_INC(soc, tx.tcl_ring_full[ring_id], 1);
  764. DP_STATS_INC(vdev, tx_i.dropped.enqueue_fail, 1);
  765. return QDF_STATUS_E_RESOURCES;
  766. }
  767. tx_desc->flags |= DP_TX_DESC_FLAG_QUEUED_TX;
  768. hal_tx_desc_sync(hal_tx_desc_cached, hal_tx_desc);
  769. DP_STATS_INC_PKT(vdev, tx_i.processed, 1, length);
  770. /*
  771. * If one packet is enqueued in HW, PM usage count needs to be
  772. * incremented by one to prevent future runtime suspend. This
  773. * should be tied with the success of enqueuing. It will be
  774. * decremented after the packet has been sent.
  775. */
  776. hif_pm_runtime_get_noresume(soc->hif_handle);
  777. return QDF_STATUS_SUCCESS;
  778. }
  779. /**
  780. * dp_cce_classify() - Classify the frame based on CCE rules
  781. * @vdev: DP vdev handle
  782. * @nbuf: skb
  783. *
  784. * Classify frames based on CCE rules
  785. * Return: bool( true if classified,
  786. * else false)
  787. */
  788. static bool dp_cce_classify(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  789. {
  790. struct ether_header *eh = NULL;
  791. uint16_t ether_type;
  792. qdf_llc_t *llcHdr;
  793. qdf_nbuf_t nbuf_clone = NULL;
  794. qdf_dot3_qosframe_t *qos_wh = NULL;
  795. /* for mesh packets don't do any classification */
  796. if (qdf_unlikely(vdev->mesh_vdev))
  797. return false;
  798. if (qdf_likely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  799. eh = (struct ether_header *) qdf_nbuf_data(nbuf);
  800. ether_type = eh->ether_type;
  801. llcHdr = (qdf_llc_t *)(nbuf->data +
  802. sizeof(struct ether_header));
  803. } else {
  804. qos_wh = (qdf_dot3_qosframe_t *) nbuf->data;
  805. if (qdf_unlikely(qos_wh->i_fc[0] & QDF_IEEE80211_FC0_SUBTYPE_QOS)) {
  806. if (qdf_unlikely(
  807. qos_wh->i_fc[1] & QDF_IEEE80211_FC1_TODS &&
  808. qos_wh->i_fc[1] & QDF_IEEE80211_FC1_FROMDS)) {
  809. ether_type = *(uint16_t *)(nbuf->data
  810. + QDF_IEEE80211_4ADDR_HDR_LEN
  811. + sizeof(qdf_llc_t)
  812. - sizeof(ether_type));
  813. llcHdr = (qdf_llc_t *)(nbuf->data +
  814. QDF_IEEE80211_4ADDR_HDR_LEN);
  815. } else {
  816. ether_type = *(uint16_t *)(nbuf->data
  817. + QDF_IEEE80211_3ADDR_HDR_LEN
  818. + sizeof(qdf_llc_t)
  819. - sizeof(ether_type));
  820. llcHdr = (qdf_llc_t *)(nbuf->data +
  821. QDF_IEEE80211_3ADDR_HDR_LEN);
  822. }
  823. if (qdf_unlikely(DP_FRAME_IS_SNAP(llcHdr)
  824. && (ether_type ==
  825. qdf_htons(QDF_NBUF_TRAC_EAPOL_ETH_TYPE)))) {
  826. DP_STATS_INC(vdev, tx_i.cce_classified_raw, 1);
  827. return true;
  828. }
  829. }
  830. return false;
  831. }
  832. if (qdf_unlikely(DP_FRAME_IS_SNAP(llcHdr))) {
  833. ether_type = *(uint16_t *)(nbuf->data + 2*ETHER_ADDR_LEN +
  834. sizeof(*llcHdr));
  835. nbuf_clone = qdf_nbuf_clone(nbuf);
  836. qdf_nbuf_pull_head(nbuf_clone, sizeof(*llcHdr));
  837. if (ether_type == htons(ETHERTYPE_8021Q)) {
  838. qdf_nbuf_pull_head(nbuf_clone,
  839. sizeof(qdf_net_vlanhdr_t));
  840. }
  841. } else {
  842. if (ether_type == htons(ETHERTYPE_8021Q)) {
  843. nbuf_clone = qdf_nbuf_clone(nbuf);
  844. qdf_nbuf_pull_head(nbuf_clone,
  845. sizeof(qdf_net_vlanhdr_t));
  846. }
  847. }
  848. if (qdf_unlikely(nbuf_clone))
  849. nbuf = nbuf_clone;
  850. if (qdf_unlikely(qdf_nbuf_is_ipv4_eapol_pkt(nbuf)
  851. || qdf_nbuf_is_ipv4_arp_pkt(nbuf)
  852. || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)
  853. || qdf_nbuf_is_ipv4_tdls_pkt(nbuf)
  854. || (qdf_nbuf_is_ipv4_pkt(nbuf)
  855. && qdf_nbuf_is_ipv4_dhcp_pkt(nbuf))
  856. || (qdf_nbuf_is_ipv6_pkt(nbuf) &&
  857. qdf_nbuf_is_ipv6_dhcp_pkt(nbuf)))) {
  858. if (qdf_unlikely(nbuf_clone != NULL))
  859. qdf_nbuf_free(nbuf_clone);
  860. return true;
  861. }
  862. if (qdf_unlikely(nbuf_clone != NULL))
  863. qdf_nbuf_free(nbuf_clone);
  864. return false;
  865. }
  866. /**
  867. * dp_tx_classify_tid() - Obtain TID to be used for this frame
  868. * @vdev: DP vdev handle
  869. * @nbuf: skb
  870. *
  871. * Extract the DSCP or PCP information from frame and map into TID value.
  872. * Software based TID classification is required when more than 2 DSCP-TID
  873. * mapping tables are needed.
  874. * Hardware supports 2 DSCP-TID mapping tables
  875. *
  876. * Return: void
  877. */
  878. static void dp_tx_classify_tid(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  879. struct dp_tx_msdu_info_s *msdu_info)
  880. {
  881. uint8_t tos = 0, dscp_tid_override = 0;
  882. uint8_t *hdr_ptr, *L3datap;
  883. uint8_t is_mcast = 0;
  884. struct ether_header *eh = NULL;
  885. qdf_ethervlan_header_t *evh = NULL;
  886. uint16_t ether_type;
  887. qdf_llc_t *llcHdr;
  888. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  889. /* for mesh packets don't do any classification */
  890. if (qdf_unlikely(vdev->mesh_vdev))
  891. return;
  892. if (qdf_likely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  893. eh = (struct ether_header *) nbuf->data;
  894. hdr_ptr = eh->ether_dhost;
  895. L3datap = hdr_ptr + sizeof(struct ether_header);
  896. } else {
  897. qdf_dot3_qosframe_t *qos_wh =
  898. (qdf_dot3_qosframe_t *) nbuf->data;
  899. msdu_info->tid = qos_wh->i_fc[0] & DP_FC0_SUBTYPE_QOS ?
  900. qos_wh->i_qos[0] & DP_QOS_TID : 0;
  901. return;
  902. }
  903. is_mcast = DP_FRAME_IS_MULTICAST(hdr_ptr);
  904. ether_type = eh->ether_type;
  905. /*
  906. * Check if packet is dot3 or eth2 type.
  907. */
  908. if (IS_LLC_PRESENT(ether_type)) {
  909. ether_type = (uint16_t)*(nbuf->data + 2*ETHER_ADDR_LEN +
  910. sizeof(*llcHdr));
  911. if (ether_type == htons(ETHERTYPE_8021Q)) {
  912. L3datap = hdr_ptr + sizeof(qdf_ethervlan_header_t) +
  913. sizeof(*llcHdr);
  914. ether_type = (uint16_t)*(nbuf->data + 2*ETHER_ADDR_LEN
  915. + sizeof(*llcHdr) +
  916. sizeof(qdf_net_vlanhdr_t));
  917. } else {
  918. L3datap = hdr_ptr + sizeof(struct ether_header) +
  919. sizeof(*llcHdr);
  920. }
  921. } else {
  922. if (ether_type == htons(ETHERTYPE_8021Q)) {
  923. evh = (qdf_ethervlan_header_t *) eh;
  924. ether_type = evh->ether_type;
  925. L3datap = hdr_ptr + sizeof(qdf_ethervlan_header_t);
  926. }
  927. }
  928. /*
  929. * Find priority from IP TOS DSCP field
  930. */
  931. if (qdf_nbuf_is_ipv4_pkt(nbuf)) {
  932. qdf_net_iphdr_t *ip = (qdf_net_iphdr_t *) L3datap;
  933. if (qdf_nbuf_is_ipv4_dhcp_pkt(nbuf)) {
  934. /* Only for unicast frames */
  935. if (!is_mcast) {
  936. /* send it on VO queue */
  937. msdu_info->tid = DP_VO_TID;
  938. }
  939. } else {
  940. /*
  941. * IP frame: exclude ECN bits 0-1 and map DSCP bits 2-7
  942. * from TOS byte.
  943. */
  944. tos = ip->ip_tos;
  945. dscp_tid_override = 1;
  946. }
  947. } else if (qdf_nbuf_is_ipv6_pkt(nbuf)) {
  948. /* TODO
  949. * use flowlabel
  950. *igmpmld cases to be handled in phase 2
  951. */
  952. unsigned long ver_pri_flowlabel;
  953. unsigned long pri;
  954. ver_pri_flowlabel = *(unsigned long *) L3datap;
  955. pri = (ntohl(ver_pri_flowlabel) & IPV6_FLOWINFO_PRIORITY) >>
  956. DP_IPV6_PRIORITY_SHIFT;
  957. tos = pri;
  958. dscp_tid_override = 1;
  959. } else if (qdf_nbuf_is_ipv4_eapol_pkt(nbuf))
  960. msdu_info->tid = DP_VO_TID;
  961. else if (qdf_nbuf_is_ipv4_arp_pkt(nbuf)) {
  962. /* Only for unicast frames */
  963. if (!is_mcast) {
  964. /* send ucast arp on VO queue */
  965. msdu_info->tid = DP_VO_TID;
  966. }
  967. }
  968. /*
  969. * Assign all MCAST packets to BE
  970. */
  971. if (qdf_unlikely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  972. if (is_mcast) {
  973. tos = 0;
  974. dscp_tid_override = 1;
  975. }
  976. }
  977. if (dscp_tid_override == 1) {
  978. tos = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  979. msdu_info->tid = pdev->dscp_tid_map[vdev->dscp_tid_map_id][tos];
  980. }
  981. return;
  982. }
  983. #ifdef CONVERGED_TDLS_ENABLE
  984. /**
  985. * dp_tx_update_tdls_flags() - Update descriptor flags for TDLS frame
  986. * @tx_desc: TX descriptor
  987. *
  988. * Return: None
  989. */
  990. static void dp_tx_update_tdls_flags(struct dp_tx_desc_s *tx_desc)
  991. {
  992. if (tx_desc->vdev) {
  993. if (tx_desc->vdev->is_tdls_frame)
  994. tx_desc->flags |= DP_TX_DESC_FLAG_TDLS_FRAME;
  995. tx_desc->vdev->is_tdls_frame = false;
  996. }
  997. }
  998. /**
  999. * dp_non_std_tx_comp_free_buff() - Free the non std tx packet buffer
  1000. * @tx_desc: TX descriptor
  1001. * @vdev: datapath vdev handle
  1002. *
  1003. * Return: None
  1004. */
  1005. static void dp_non_std_tx_comp_free_buff(struct dp_tx_desc_s *tx_desc,
  1006. struct dp_vdev *vdev)
  1007. {
  1008. struct hal_tx_completion_status ts = {0};
  1009. qdf_nbuf_t nbuf = tx_desc->nbuf;
  1010. hal_tx_comp_get_status(&tx_desc->comp, &ts);
  1011. if (vdev->tx_non_std_data_callback.func) {
  1012. qdf_nbuf_set_next(tx_desc->nbuf, NULL);
  1013. vdev->tx_non_std_data_callback.func(
  1014. vdev->tx_non_std_data_callback.ctxt,
  1015. nbuf, ts.status);
  1016. return;
  1017. }
  1018. }
  1019. #endif
  1020. /**
  1021. * dp_tx_send_msdu_single() - Setup descriptor and enqueue single MSDU to TCL
  1022. * @vdev: DP vdev handle
  1023. * @nbuf: skb
  1024. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  1025. * @meta_data: Metadata to the fw
  1026. * @tx_q: Tx queue to be used for this Tx frame
  1027. * @peer_id: peer_id of the peer in case of NAWDS frames
  1028. * @tx_exc_metadata: Handle that holds exception path metadata
  1029. *
  1030. * Return: NULL on success,
  1031. * nbuf when it fails to send
  1032. */
  1033. static qdf_nbuf_t dp_tx_send_msdu_single(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1034. struct dp_tx_msdu_info_s *msdu_info, uint16_t peer_id,
  1035. struct cdp_tx_exception_metadata *tx_exc_metadata)
  1036. {
  1037. struct dp_pdev *pdev = vdev->pdev;
  1038. struct dp_soc *soc = pdev->soc;
  1039. struct dp_tx_desc_s *tx_desc;
  1040. QDF_STATUS status;
  1041. struct dp_tx_queue *tx_q = &(msdu_info->tx_queue);
  1042. void *hal_srng = soc->tcl_data_ring[tx_q->ring_id].hal_srng;
  1043. uint16_t htt_tcl_metadata = 0;
  1044. uint8_t tid = msdu_info->tid;
  1045. HTT_TX_TCL_METADATA_VALID_HTT_SET(htt_tcl_metadata, 0);
  1046. /* Setup Tx descriptor for an MSDU, and MSDU extension descriptor */
  1047. tx_desc = dp_tx_prepare_desc_single(vdev, nbuf, tx_q->desc_pool_id,
  1048. msdu_info, tx_exc_metadata);
  1049. if (!tx_desc) {
  1050. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1051. "%s Tx_desc prepare Fail vdev %pK queue %d\n",
  1052. __func__, vdev, tx_q->desc_pool_id);
  1053. return nbuf;
  1054. }
  1055. if (qdf_unlikely(soc->cce_disable)) {
  1056. if (dp_cce_classify(vdev, nbuf) == true) {
  1057. DP_STATS_INC(vdev, tx_i.cce_classified, 1);
  1058. tid = DP_VO_TID;
  1059. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1060. }
  1061. }
  1062. dp_tx_update_tdls_flags(tx_desc);
  1063. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  1064. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1065. "%s %d : HAL RING Access Failed -- %pK\n",
  1066. __func__, __LINE__, hal_srng);
  1067. DP_STATS_INC(vdev, tx_i.dropped.ring_full, 1);
  1068. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1069. goto fail_return;
  1070. }
  1071. if (qdf_unlikely(peer_id == DP_INVALID_PEER)) {
  1072. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1073. HTT_TX_TCL_METADATA_HOST_INSPECTED_SET(htt_tcl_metadata, 1);
  1074. } else if (qdf_unlikely(peer_id != HTT_INVALID_PEER)) {
  1075. HTT_TX_TCL_METADATA_TYPE_SET(htt_tcl_metadata,
  1076. HTT_TCL_METADATA_TYPE_PEER_BASED);
  1077. HTT_TX_TCL_METADATA_PEER_ID_SET(htt_tcl_metadata,
  1078. peer_id);
  1079. } else
  1080. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1081. /* Enqueue the Tx MSDU descriptor to HW for transmit */
  1082. status = dp_tx_hw_enqueue(soc, vdev, tx_desc, tid,
  1083. htt_tcl_metadata, tx_q->ring_id, tx_exc_metadata);
  1084. if (status != QDF_STATUS_SUCCESS) {
  1085. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1086. "%s Tx_hw_enqueue Fail tx_desc %pK queue %d\n",
  1087. __func__, tx_desc, tx_q->ring_id);
  1088. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1089. goto fail_return;
  1090. }
  1091. nbuf = NULL;
  1092. fail_return:
  1093. if (hif_pm_runtime_get(soc->hif_handle) == 0) {
  1094. hal_srng_access_end(soc->hal_soc, hal_srng);
  1095. hif_pm_runtime_put(soc->hif_handle);
  1096. } else {
  1097. hal_srng_access_end_reap(soc->hal_soc, hal_srng);
  1098. }
  1099. return nbuf;
  1100. }
  1101. /**
  1102. * dp_tx_send_msdu_multiple() - Enqueue multiple MSDUs
  1103. * @vdev: DP vdev handle
  1104. * @nbuf: skb
  1105. * @msdu_info: MSDU info to be setup in MSDU extension descriptor
  1106. *
  1107. * Prepare descriptors for multiple MSDUs (TSO segments) and enqueue to TCL
  1108. *
  1109. * Return: NULL on success,
  1110. * nbuf when it fails to send
  1111. */
  1112. #if QDF_LOCK_STATS
  1113. static noinline
  1114. #else
  1115. static
  1116. #endif
  1117. qdf_nbuf_t dp_tx_send_msdu_multiple(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1118. struct dp_tx_msdu_info_s *msdu_info)
  1119. {
  1120. uint8_t i;
  1121. struct dp_pdev *pdev = vdev->pdev;
  1122. struct dp_soc *soc = pdev->soc;
  1123. struct dp_tx_desc_s *tx_desc;
  1124. bool is_cce_classified = false;
  1125. QDF_STATUS status;
  1126. struct dp_tx_queue *tx_q = &msdu_info->tx_queue;
  1127. void *hal_srng = soc->tcl_data_ring[tx_q->ring_id].hal_srng;
  1128. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  1129. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1130. "%s %d : HAL RING Access Failed -- %pK\n",
  1131. __func__, __LINE__, hal_srng);
  1132. DP_STATS_INC(vdev, tx_i.dropped.ring_full, 1);
  1133. return nbuf;
  1134. }
  1135. if (qdf_unlikely(soc->cce_disable)) {
  1136. is_cce_classified = dp_cce_classify(vdev, nbuf);
  1137. if (is_cce_classified) {
  1138. DP_STATS_INC(vdev, tx_i.cce_classified, 1);
  1139. msdu_info->tid = DP_VO_TID;
  1140. }
  1141. }
  1142. if (msdu_info->frm_type == dp_tx_frm_me)
  1143. nbuf = msdu_info->u.sg_info.curr_seg->nbuf;
  1144. i = 0;
  1145. /* Print statement to track i and num_seg */
  1146. /*
  1147. * For each segment (maps to 1 MSDU) , prepare software and hardware
  1148. * descriptors using information in msdu_info
  1149. */
  1150. while (i < msdu_info->num_seg) {
  1151. /*
  1152. * Setup Tx descriptor for an MSDU, and MSDU extension
  1153. * descriptor
  1154. */
  1155. tx_desc = dp_tx_prepare_desc(vdev, nbuf, msdu_info,
  1156. tx_q->desc_pool_id);
  1157. if (!tx_desc) {
  1158. if (msdu_info->frm_type == dp_tx_frm_me) {
  1159. dp_tx_me_free_buf(pdev,
  1160. (void *)(msdu_info->u.sg_info
  1161. .curr_seg->frags[0].vaddr));
  1162. }
  1163. goto done;
  1164. }
  1165. if (msdu_info->frm_type == dp_tx_frm_me) {
  1166. tx_desc->me_buffer =
  1167. msdu_info->u.sg_info.curr_seg->frags[0].vaddr;
  1168. tx_desc->flags |= DP_TX_DESC_FLAG_ME;
  1169. }
  1170. if (is_cce_classified)
  1171. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1172. /*
  1173. * Enqueue the Tx MSDU descriptor to HW for transmit
  1174. */
  1175. status = dp_tx_hw_enqueue(soc, vdev, tx_desc, msdu_info->tid,
  1176. vdev->htt_tcl_metadata, tx_q->ring_id, NULL);
  1177. if (status != QDF_STATUS_SUCCESS) {
  1178. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1179. "%s Tx_hw_enqueue Fail tx_desc %pK queue %d\n",
  1180. __func__, tx_desc, tx_q->ring_id);
  1181. if (tx_desc->flags & DP_TX_DESC_FLAG_ME)
  1182. dp_tx_me_free_buf(pdev, tx_desc->me_buffer);
  1183. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1184. goto done;
  1185. }
  1186. /*
  1187. * TODO
  1188. * if tso_info structure can be modified to have curr_seg
  1189. * as first element, following 2 blocks of code (for TSO and SG)
  1190. * can be combined into 1
  1191. */
  1192. /*
  1193. * For frames with multiple segments (TSO, ME), jump to next
  1194. * segment.
  1195. */
  1196. if (msdu_info->frm_type == dp_tx_frm_tso) {
  1197. if (msdu_info->u.tso_info.curr_seg->next) {
  1198. msdu_info->u.tso_info.curr_seg =
  1199. msdu_info->u.tso_info.curr_seg->next;
  1200. /*
  1201. * If this is a jumbo nbuf, then increment the number of
  1202. * nbuf users for each additional segment of the msdu.
  1203. * This will ensure that the skb is freed only after
  1204. * receiving tx completion for all segments of an nbuf
  1205. */
  1206. qdf_nbuf_inc_users(nbuf);
  1207. /* Check with MCL if this is needed */
  1208. /* nbuf = msdu_info->u.tso_info.curr_seg->nbuf; */
  1209. }
  1210. }
  1211. /*
  1212. * For Multicast-Unicast converted packets,
  1213. * each converted frame (for a client) is represented as
  1214. * 1 segment
  1215. */
  1216. if ((msdu_info->frm_type == dp_tx_frm_sg) ||
  1217. (msdu_info->frm_type == dp_tx_frm_me)) {
  1218. if (msdu_info->u.sg_info.curr_seg->next) {
  1219. msdu_info->u.sg_info.curr_seg =
  1220. msdu_info->u.sg_info.curr_seg->next;
  1221. nbuf = msdu_info->u.sg_info.curr_seg->nbuf;
  1222. }
  1223. }
  1224. i++;
  1225. }
  1226. nbuf = NULL;
  1227. done:
  1228. if (hif_pm_runtime_get(soc->hif_handle) == 0) {
  1229. hal_srng_access_end(soc->hal_soc, hal_srng);
  1230. hif_pm_runtime_put(soc->hif_handle);
  1231. } else {
  1232. hal_srng_access_end_reap(soc->hal_soc, hal_srng);
  1233. }
  1234. return nbuf;
  1235. }
  1236. /**
  1237. * dp_tx_prepare_sg()- Extract SG info from NBUF and prepare msdu_info
  1238. * for SG frames
  1239. * @vdev: DP vdev handle
  1240. * @nbuf: skb
  1241. * @seg_info: Pointer to Segment info Descriptor to be prepared
  1242. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  1243. *
  1244. * Return: NULL on success,
  1245. * nbuf when it fails to send
  1246. */
  1247. static qdf_nbuf_t dp_tx_prepare_sg(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1248. struct dp_tx_seg_info_s *seg_info, struct dp_tx_msdu_info_s *msdu_info)
  1249. {
  1250. uint32_t cur_frag, nr_frags;
  1251. qdf_dma_addr_t paddr;
  1252. struct dp_tx_sg_info_s *sg_info;
  1253. sg_info = &msdu_info->u.sg_info;
  1254. nr_frags = qdf_nbuf_get_nr_frags(nbuf);
  1255. if (QDF_STATUS_SUCCESS != qdf_nbuf_map(vdev->osdev, nbuf,
  1256. QDF_DMA_TO_DEVICE)) {
  1257. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1258. "dma map error\n");
  1259. DP_STATS_INC(vdev, tx_i.sg.dma_map_error, 1);
  1260. qdf_nbuf_free(nbuf);
  1261. return NULL;
  1262. }
  1263. paddr = qdf_nbuf_get_frag_paddr(nbuf, 0);
  1264. seg_info->frags[0].paddr_lo = paddr;
  1265. seg_info->frags[0].paddr_hi = ((uint64_t) paddr) >> 32;
  1266. seg_info->frags[0].len = qdf_nbuf_headlen(nbuf);
  1267. seg_info->frags[0].vaddr = (void *) nbuf;
  1268. for (cur_frag = 0; cur_frag < nr_frags; cur_frag++) {
  1269. if (QDF_STATUS_E_FAILURE == qdf_nbuf_frag_map(vdev->osdev,
  1270. nbuf, 0, QDF_DMA_TO_DEVICE, cur_frag)) {
  1271. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1272. "frag dma map error\n");
  1273. DP_STATS_INC(vdev, tx_i.sg.dma_map_error, 1);
  1274. qdf_nbuf_free(nbuf);
  1275. return NULL;
  1276. }
  1277. paddr = qdf_nbuf_get_frag_paddr(nbuf, 0);
  1278. seg_info->frags[cur_frag + 1].paddr_lo = paddr;
  1279. seg_info->frags[cur_frag + 1].paddr_hi =
  1280. ((uint64_t) paddr) >> 32;
  1281. seg_info->frags[cur_frag + 1].len =
  1282. qdf_nbuf_get_frag_size(nbuf, cur_frag);
  1283. }
  1284. seg_info->frag_cnt = (cur_frag + 1);
  1285. seg_info->total_len = qdf_nbuf_len(nbuf);
  1286. seg_info->next = NULL;
  1287. sg_info->curr_seg = seg_info;
  1288. msdu_info->frm_type = dp_tx_frm_sg;
  1289. msdu_info->num_seg = 1;
  1290. return nbuf;
  1291. }
  1292. #ifdef MESH_MODE_SUPPORT
  1293. /**
  1294. * dp_tx_extract_mesh_meta_data()- Extract mesh meta hdr info from nbuf
  1295. and prepare msdu_info for mesh frames.
  1296. * @vdev: DP vdev handle
  1297. * @nbuf: skb
  1298. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  1299. *
  1300. * Return: NULL on failure,
  1301. * nbuf when extracted successfully
  1302. */
  1303. static
  1304. qdf_nbuf_t dp_tx_extract_mesh_meta_data(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1305. struct dp_tx_msdu_info_s *msdu_info)
  1306. {
  1307. struct meta_hdr_s *mhdr;
  1308. struct htt_tx_msdu_desc_ext2_t *meta_data =
  1309. (struct htt_tx_msdu_desc_ext2_t *)&msdu_info->meta_data[0];
  1310. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(nbuf);
  1311. if (CB_FTYPE_MESH_TX_INFO != qdf_nbuf_get_tx_ftype(nbuf)) {
  1312. msdu_info->exception_fw = 0;
  1313. goto remove_meta_hdr;
  1314. }
  1315. msdu_info->exception_fw = 1;
  1316. qdf_mem_set(meta_data, sizeof(struct htt_tx_msdu_desc_ext2_t), 0);
  1317. meta_data->host_tx_desc_pool = 1;
  1318. meta_data->update_peer_cache = 1;
  1319. meta_data->learning_frame = 1;
  1320. if (!(mhdr->flags & METAHDR_FLAG_AUTO_RATE)) {
  1321. meta_data->power = mhdr->power;
  1322. meta_data->mcs_mask = 1 << mhdr->rate_info[0].mcs;
  1323. meta_data->nss_mask = 1 << mhdr->rate_info[0].nss;
  1324. meta_data->pream_type = mhdr->rate_info[0].preamble_type;
  1325. meta_data->retry_limit = mhdr->rate_info[0].max_tries;
  1326. meta_data->dyn_bw = 1;
  1327. meta_data->valid_pwr = 1;
  1328. meta_data->valid_mcs_mask = 1;
  1329. meta_data->valid_nss_mask = 1;
  1330. meta_data->valid_preamble_type = 1;
  1331. meta_data->valid_retries = 1;
  1332. meta_data->valid_bw_info = 1;
  1333. }
  1334. if (mhdr->flags & METAHDR_FLAG_NOENCRYPT) {
  1335. meta_data->encrypt_type = 0;
  1336. meta_data->valid_encrypt_type = 1;
  1337. meta_data->learning_frame = 0;
  1338. }
  1339. meta_data->valid_key_flags = 1;
  1340. meta_data->key_flags = (mhdr->keyix & 0x3);
  1341. remove_meta_hdr:
  1342. if (qdf_nbuf_pull_head(nbuf, sizeof(struct meta_hdr_s)) == NULL) {
  1343. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1344. "qdf_nbuf_pull_head failed\n");
  1345. qdf_nbuf_free(nbuf);
  1346. return NULL;
  1347. }
  1348. if (mhdr->flags & METAHDR_FLAG_NOQOS)
  1349. msdu_info->tid = HTT_TX_EXT_TID_NON_QOS_MCAST_BCAST;
  1350. else
  1351. msdu_info->tid = qdf_nbuf_get_priority(nbuf);
  1352. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1353. "%s , Meta hdr %0x %0x %0x %0x %0x %0x"
  1354. " tid %d to_fw %d\n",
  1355. __func__, msdu_info->meta_data[0],
  1356. msdu_info->meta_data[1],
  1357. msdu_info->meta_data[2],
  1358. msdu_info->meta_data[3],
  1359. msdu_info->meta_data[4],
  1360. msdu_info->meta_data[5],
  1361. msdu_info->tid, msdu_info->exception_fw);
  1362. return nbuf;
  1363. }
  1364. #else
  1365. static
  1366. qdf_nbuf_t dp_tx_extract_mesh_meta_data(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1367. struct dp_tx_msdu_info_s *msdu_info)
  1368. {
  1369. return nbuf;
  1370. }
  1371. #endif
  1372. #ifdef DP_FEATURE_NAWDS_TX
  1373. /**
  1374. * dp_tx_prepare_nawds(): Tramit NAWDS frames
  1375. * @vdev: dp_vdev handle
  1376. * @nbuf: skb
  1377. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  1378. * @tx_q: Tx queue to be used for this Tx frame
  1379. * @meta_data: Meta date for mesh
  1380. * @peer_id: peer_id of the peer in case of NAWDS frames
  1381. *
  1382. * return: NULL on success nbuf on failure
  1383. */
  1384. static qdf_nbuf_t dp_tx_prepare_nawds(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1385. struct dp_tx_msdu_info_s *msdu_info)
  1386. {
  1387. struct dp_peer *peer = NULL;
  1388. struct dp_soc *soc = vdev->pdev->soc;
  1389. struct dp_ast_entry *ast_entry = NULL;
  1390. struct ether_header *eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1391. uint16_t peer_id = HTT_INVALID_PEER;
  1392. struct dp_peer *sa_peer = NULL;
  1393. qdf_nbuf_t nbuf_copy;
  1394. qdf_spin_lock_bh(&(soc->ast_lock));
  1395. ast_entry = dp_peer_ast_hash_find(soc, (uint8_t *)(eh->ether_shost));
  1396. if (ast_entry)
  1397. sa_peer = ast_entry->peer;
  1398. qdf_spin_unlock_bh(&(soc->ast_lock));
  1399. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1400. if ((peer->peer_ids[0] != HTT_INVALID_PEER) &&
  1401. (peer->nawds_enabled)) {
  1402. if (sa_peer == peer) {
  1403. QDF_TRACE(QDF_MODULE_ID_DP,
  1404. QDF_TRACE_LEVEL_DEBUG,
  1405. " %s: broadcast multicast packet",
  1406. __func__);
  1407. DP_STATS_INC(peer, tx.nawds_mcast_drop, 1);
  1408. continue;
  1409. }
  1410. nbuf_copy = qdf_nbuf_copy(nbuf);
  1411. if (!nbuf_copy) {
  1412. QDF_TRACE(QDF_MODULE_ID_DP,
  1413. QDF_TRACE_LEVEL_ERROR,
  1414. "nbuf copy failed");
  1415. }
  1416. peer_id = peer->peer_ids[0];
  1417. nbuf_copy = dp_tx_send_msdu_single(vdev, nbuf_copy,
  1418. msdu_info, peer_id, NULL);
  1419. if (nbuf_copy != NULL) {
  1420. qdf_nbuf_free(nbuf_copy);
  1421. continue;
  1422. }
  1423. DP_STATS_INC_PKT(peer, tx.nawds_mcast,
  1424. 1, qdf_nbuf_len(nbuf));
  1425. }
  1426. }
  1427. if (peer_id == HTT_INVALID_PEER)
  1428. return nbuf;
  1429. return NULL;
  1430. }
  1431. #endif
  1432. /**
  1433. * dp_check_exc_metadata() - Checks if parameters are valid
  1434. * @tx_exc - holds all exception path parameters
  1435. *
  1436. * Returns true when all the parameters are valid else false
  1437. *
  1438. */
  1439. static bool dp_check_exc_metadata(struct cdp_tx_exception_metadata *tx_exc)
  1440. {
  1441. if ((tx_exc->tid > DP_MAX_TIDS && tx_exc->tid != HTT_INVALID_TID) ||
  1442. tx_exc->tx_encap_type > htt_cmn_pkt_num_types ||
  1443. tx_exc->sec_type > cdp_num_sec_types) {
  1444. return false;
  1445. }
  1446. return true;
  1447. }
  1448. /**
  1449. * dp_tx_send_exception() - Transmit a frame on a given VAP in exception path
  1450. * @vap_dev: DP vdev handle
  1451. * @nbuf: skb
  1452. * @tx_exc_metadata: Handle that holds exception path meta data
  1453. *
  1454. * Entry point for Core Tx layer (DP_TX) invoked from
  1455. * hard_start_xmit in OSIF/HDD to transmit frames through fw
  1456. *
  1457. * Return: NULL on success,
  1458. * nbuf when it fails to send
  1459. */
  1460. qdf_nbuf_t dp_tx_send_exception(void *vap_dev, qdf_nbuf_t nbuf,
  1461. struct cdp_tx_exception_metadata *tx_exc_metadata)
  1462. {
  1463. struct ether_header *eh = NULL;
  1464. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1465. struct dp_tx_msdu_info_s msdu_info;
  1466. qdf_mem_set(&msdu_info, sizeof(msdu_info), 0x0);
  1467. msdu_info.tid = tx_exc_metadata->tid;
  1468. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1469. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1470. "%s , skb %pM",
  1471. __func__, nbuf->data);
  1472. DP_STATS_INC_PKT(vdev, tx_i.rcvd, 1, qdf_nbuf_len(nbuf));
  1473. if (qdf_unlikely(!dp_check_exc_metadata(tx_exc_metadata))) {
  1474. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1475. "Invalid parameters in exception path");
  1476. goto fail;
  1477. }
  1478. /* Basic sanity checks for unsupported packets */
  1479. /* MESH mode */
  1480. if (qdf_unlikely(vdev->mesh_vdev)) {
  1481. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1482. "Mesh mode is not supported in exception path");
  1483. goto fail;
  1484. }
  1485. /* TSO or SG */
  1486. if (qdf_unlikely(qdf_nbuf_is_tso(nbuf)) ||
  1487. qdf_unlikely(qdf_nbuf_is_nonlinear(nbuf))) {
  1488. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1489. "TSO and SG are not supported in exception path");
  1490. goto fail;
  1491. }
  1492. /* RAW */
  1493. if (qdf_unlikely(tx_exc_metadata->tx_encap_type == htt_cmn_pkt_type_raw)) {
  1494. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1495. "Raw frame is not supported in exception path");
  1496. goto fail;
  1497. }
  1498. /* Mcast enhancement*/
  1499. if (qdf_unlikely(vdev->mcast_enhancement_en > 0)) {
  1500. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost)) {
  1501. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1502. "Ignoring mcast_enhancement_en which is set and sending the mcast packet to the FW\n");
  1503. }
  1504. }
  1505. /*
  1506. * Get HW Queue to use for this frame.
  1507. * TCL supports upto 4 DMA rings, out of which 3 rings are
  1508. * dedicated for data and 1 for command.
  1509. * "queue_id" maps to one hardware ring.
  1510. * With each ring, we also associate a unique Tx descriptor pool
  1511. * to minimize lock contention for these resources.
  1512. */
  1513. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1514. /* Reset the control block */
  1515. qdf_nbuf_reset_ctxt(nbuf);
  1516. /* Single linear frame */
  1517. /*
  1518. * If nbuf is a simple linear frame, use send_single function to
  1519. * prepare direct-buffer type TCL descriptor and enqueue to TCL
  1520. * SRNG. There is no need to setup a MSDU extension descriptor.
  1521. */
  1522. nbuf = dp_tx_send_msdu_single(vdev, nbuf, &msdu_info,
  1523. tx_exc_metadata->peer_id, tx_exc_metadata);
  1524. return nbuf;
  1525. fail:
  1526. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1527. "pkt send failed");
  1528. return nbuf;
  1529. }
  1530. /**
  1531. * dp_tx_send_mesh() - Transmit mesh frame on a given VAP
  1532. * @vap_dev: DP vdev handle
  1533. * @nbuf: skb
  1534. *
  1535. * Entry point for Core Tx layer (DP_TX) invoked from
  1536. * hard_start_xmit in OSIF/HDD
  1537. *
  1538. * Return: NULL on success,
  1539. * nbuf when it fails to send
  1540. */
  1541. #ifdef MESH_MODE_SUPPORT
  1542. qdf_nbuf_t dp_tx_send_mesh(void *vap_dev, qdf_nbuf_t nbuf)
  1543. {
  1544. struct meta_hdr_s *mhdr;
  1545. qdf_nbuf_t nbuf_mesh = NULL;
  1546. qdf_nbuf_t nbuf_clone = NULL;
  1547. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1548. uint8_t no_enc_frame = 0;
  1549. nbuf_mesh = qdf_nbuf_unshare(nbuf);
  1550. if (nbuf_mesh == NULL) {
  1551. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1552. "qdf_nbuf_unshare failed\n");
  1553. return nbuf;
  1554. }
  1555. nbuf = nbuf_mesh;
  1556. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(nbuf);
  1557. if ((vdev->sec_type != cdp_sec_type_none) &&
  1558. (mhdr->flags & METAHDR_FLAG_NOENCRYPT))
  1559. no_enc_frame = 1;
  1560. if ((mhdr->flags & METAHDR_FLAG_INFO_UPDATED) &&
  1561. !no_enc_frame) {
  1562. nbuf_clone = qdf_nbuf_clone(nbuf);
  1563. if (nbuf_clone == NULL) {
  1564. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1565. "qdf_nbuf_clone failed\n");
  1566. return nbuf;
  1567. }
  1568. qdf_nbuf_set_tx_ftype(nbuf_clone, CB_FTYPE_MESH_TX_INFO);
  1569. }
  1570. if (nbuf_clone) {
  1571. if (!dp_tx_send(vap_dev, nbuf_clone)) {
  1572. DP_STATS_INC(vdev, tx_i.mesh.exception_fw, 1);
  1573. } else
  1574. qdf_nbuf_free(nbuf_clone);
  1575. }
  1576. if (no_enc_frame)
  1577. qdf_nbuf_set_tx_ftype(nbuf, CB_FTYPE_MESH_TX_INFO);
  1578. else
  1579. qdf_nbuf_set_tx_ftype(nbuf, CB_FTYPE_INVALID);
  1580. nbuf = dp_tx_send(vap_dev, nbuf);
  1581. if ((nbuf == NULL) && no_enc_frame) {
  1582. DP_STATS_INC(vdev, tx_i.mesh.exception_fw, 1);
  1583. }
  1584. return nbuf;
  1585. }
  1586. #else
  1587. qdf_nbuf_t dp_tx_send_mesh(void *vap_dev, qdf_nbuf_t nbuf)
  1588. {
  1589. return dp_tx_send(vap_dev, nbuf);
  1590. }
  1591. #endif
  1592. /**
  1593. * dp_tx_send() - Transmit a frame on a given VAP
  1594. * @vap_dev: DP vdev handle
  1595. * @nbuf: skb
  1596. *
  1597. * Entry point for Core Tx layer (DP_TX) invoked from
  1598. * hard_start_xmit in OSIF/HDD or from dp_rx_process for intravap forwarding
  1599. * cases
  1600. *
  1601. * Return: NULL on success,
  1602. * nbuf when it fails to send
  1603. */
  1604. qdf_nbuf_t dp_tx_send(void *vap_dev, qdf_nbuf_t nbuf)
  1605. {
  1606. struct ether_header *eh = NULL;
  1607. struct dp_tx_msdu_info_s msdu_info;
  1608. struct dp_tx_seg_info_s seg_info;
  1609. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1610. uint16_t peer_id = HTT_INVALID_PEER;
  1611. qdf_nbuf_t nbuf_mesh = NULL;
  1612. qdf_mem_set(&msdu_info, sizeof(msdu_info), 0x0);
  1613. qdf_mem_set(&seg_info, sizeof(seg_info), 0x0);
  1614. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1615. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1616. "%s , skb %pM",
  1617. __func__, nbuf->data);
  1618. /*
  1619. * Set Default Host TID value to invalid TID
  1620. * (TID override disabled)
  1621. */
  1622. msdu_info.tid = HTT_TX_EXT_TID_INVALID;
  1623. DP_STATS_INC_PKT(vdev, tx_i.rcvd, 1, qdf_nbuf_len(nbuf));
  1624. if (qdf_unlikely(vdev->mesh_vdev)) {
  1625. nbuf_mesh = dp_tx_extract_mesh_meta_data(vdev, nbuf,
  1626. &msdu_info);
  1627. if (nbuf_mesh == NULL) {
  1628. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1629. "Extracting mesh metadata failed\n");
  1630. return nbuf;
  1631. }
  1632. nbuf = nbuf_mesh;
  1633. }
  1634. /*
  1635. * Get HW Queue to use for this frame.
  1636. * TCL supports upto 4 DMA rings, out of which 3 rings are
  1637. * dedicated for data and 1 for command.
  1638. * "queue_id" maps to one hardware ring.
  1639. * With each ring, we also associate a unique Tx descriptor pool
  1640. * to minimize lock contention for these resources.
  1641. */
  1642. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1643. /*
  1644. * TCL H/W supports 2 DSCP-TID mapping tables.
  1645. * Table 1 - Default DSCP-TID mapping table
  1646. * Table 2 - 1 DSCP-TID override table
  1647. *
  1648. * If we need a different DSCP-TID mapping for this vap,
  1649. * call tid_classify to extract DSCP/ToS from frame and
  1650. * map to a TID and store in msdu_info. This is later used
  1651. * to fill in TCL Input descriptor (per-packet TID override).
  1652. */
  1653. if (vdev->dscp_tid_map_id > 1)
  1654. dp_tx_classify_tid(vdev, nbuf, &msdu_info);
  1655. /* Reset the control block */
  1656. qdf_nbuf_reset_ctxt(nbuf);
  1657. /*
  1658. * Classify the frame and call corresponding
  1659. * "prepare" function which extracts the segment (TSO)
  1660. * and fragmentation information (for TSO , SG, ME, or Raw)
  1661. * into MSDU_INFO structure which is later used to fill
  1662. * SW and HW descriptors.
  1663. */
  1664. if (qdf_nbuf_is_tso(nbuf)) {
  1665. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1666. "%s TSO frame %pK\n", __func__, vdev);
  1667. DP_STATS_INC_PKT(vdev, tx_i.tso.tso_pkt, 1,
  1668. qdf_nbuf_len(nbuf));
  1669. if (dp_tx_prepare_tso(vdev, nbuf, &msdu_info)) {
  1670. DP_STATS_INC(vdev, tx_i.tso.dropped_host, 1);
  1671. return nbuf;
  1672. }
  1673. goto send_multiple;
  1674. }
  1675. /* SG */
  1676. if (qdf_unlikely(qdf_nbuf_is_nonlinear(nbuf))) {
  1677. nbuf = dp_tx_prepare_sg(vdev, nbuf, &seg_info, &msdu_info);
  1678. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1679. "%s non-TSO SG frame %pK\n", __func__, vdev);
  1680. DP_STATS_INC_PKT(vdev, tx_i.sg.sg_pkt, 1,
  1681. qdf_nbuf_len(nbuf));
  1682. goto send_multiple;
  1683. }
  1684. #ifdef ATH_SUPPORT_IQUE
  1685. /* Mcast to Ucast Conversion*/
  1686. if (qdf_unlikely(vdev->mcast_enhancement_en > 0)) {
  1687. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1688. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost)) {
  1689. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1690. "%s Mcast frm for ME %pK\n", __func__, vdev);
  1691. DP_STATS_INC_PKT(vdev,
  1692. tx_i.mcast_en.mcast_pkt, 1,
  1693. qdf_nbuf_len(nbuf));
  1694. if (dp_tx_prepare_send_me(vdev, nbuf) ==
  1695. QDF_STATUS_SUCCESS) {
  1696. return NULL;
  1697. }
  1698. }
  1699. }
  1700. #endif
  1701. /* RAW */
  1702. if (qdf_unlikely(vdev->tx_encap_type == htt_cmn_pkt_type_raw)) {
  1703. nbuf = dp_tx_prepare_raw(vdev, nbuf, &seg_info, &msdu_info);
  1704. if (nbuf == NULL)
  1705. return NULL;
  1706. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1707. "%s Raw frame %pK\n", __func__, vdev);
  1708. goto send_multiple;
  1709. }
  1710. /* Single linear frame */
  1711. /*
  1712. * If nbuf is a simple linear frame, use send_single function to
  1713. * prepare direct-buffer type TCL descriptor and enqueue to TCL
  1714. * SRNG. There is no need to setup a MSDU extension descriptor.
  1715. */
  1716. nbuf = dp_tx_send_msdu_single(vdev, nbuf, &msdu_info, peer_id, NULL);
  1717. return nbuf;
  1718. send_multiple:
  1719. nbuf = dp_tx_send_msdu_multiple(vdev, nbuf, &msdu_info);
  1720. return nbuf;
  1721. }
  1722. /**
  1723. * dp_tx_reinject_handler() - Tx Reinject Handler
  1724. * @tx_desc: software descriptor head pointer
  1725. * @status : Tx completion status from HTT descriptor
  1726. *
  1727. * This function reinjects frames back to Target.
  1728. * Todo - Host queue needs to be added
  1729. *
  1730. * Return: none
  1731. */
  1732. static
  1733. void dp_tx_reinject_handler(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  1734. {
  1735. struct dp_vdev *vdev;
  1736. struct dp_peer *peer = NULL;
  1737. uint32_t peer_id = HTT_INVALID_PEER;
  1738. qdf_nbuf_t nbuf = tx_desc->nbuf;
  1739. qdf_nbuf_t nbuf_copy = NULL;
  1740. struct dp_tx_msdu_info_s msdu_info;
  1741. struct dp_peer *sa_peer = NULL;
  1742. struct dp_ast_entry *ast_entry = NULL;
  1743. struct dp_soc *soc = NULL;
  1744. struct ether_header *eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1745. #ifdef WDS_VENDOR_EXTENSION
  1746. int is_mcast = 0, is_ucast = 0;
  1747. int num_peers_3addr = 0;
  1748. struct ether_header *eth_hdr = (struct ether_header *)(qdf_nbuf_data(nbuf));
  1749. struct ieee80211_frame_addr4 *wh = (struct ieee80211_frame_addr4 *)(qdf_nbuf_data(nbuf));
  1750. #endif
  1751. vdev = tx_desc->vdev;
  1752. soc = vdev->pdev->soc;
  1753. qdf_assert(vdev);
  1754. qdf_mem_set(&msdu_info, sizeof(msdu_info), 0x0);
  1755. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1756. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1757. "%s Tx reinject path\n", __func__);
  1758. DP_STATS_INC_PKT(vdev, tx_i.reinject_pkts, 1,
  1759. qdf_nbuf_len(tx_desc->nbuf));
  1760. qdf_spin_lock_bh(&(soc->ast_lock));
  1761. ast_entry = dp_peer_ast_hash_find(soc, (uint8_t *)(eh->ether_shost));
  1762. if (ast_entry)
  1763. sa_peer = ast_entry->peer;
  1764. qdf_spin_unlock_bh(&(soc->ast_lock));
  1765. #ifdef WDS_VENDOR_EXTENSION
  1766. if (qdf_unlikely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1767. is_mcast = (IS_MULTICAST(wh->i_addr1)) ? 1 : 0;
  1768. } else {
  1769. is_mcast = (IS_MULTICAST(eth_hdr->ether_dhost)) ? 1 : 0;
  1770. }
  1771. is_ucast = !is_mcast;
  1772. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1773. if (peer->bss_peer)
  1774. continue;
  1775. /* Detect wds peers that use 3-addr framing for mcast.
  1776. * if there are any, the bss_peer is used to send the
  1777. * the mcast frame using 3-addr format. all wds enabled
  1778. * peers that use 4-addr framing for mcast frames will
  1779. * be duplicated and sent as 4-addr frames below.
  1780. */
  1781. if (!peer->wds_enabled || !peer->wds_ecm.wds_tx_mcast_4addr) {
  1782. num_peers_3addr = 1;
  1783. break;
  1784. }
  1785. }
  1786. #endif
  1787. if (qdf_unlikely(vdev->mesh_vdev)) {
  1788. DP_TX_FREE_SINGLE_BUF(vdev->pdev->soc, tx_desc->nbuf);
  1789. } else {
  1790. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1791. if ((peer->peer_ids[0] != HTT_INVALID_PEER) &&
  1792. #ifdef WDS_VENDOR_EXTENSION
  1793. /*
  1794. * . if 3-addr STA, then send on BSS Peer
  1795. * . if Peer WDS enabled and accept 4-addr mcast,
  1796. * send mcast on that peer only
  1797. * . if Peer WDS enabled and accept 4-addr ucast,
  1798. * send ucast on that peer only
  1799. */
  1800. ((peer->bss_peer && num_peers_3addr && is_mcast) ||
  1801. (peer->wds_enabled &&
  1802. ((is_mcast && peer->wds_ecm.wds_tx_mcast_4addr) ||
  1803. (is_ucast && peer->wds_ecm.wds_tx_ucast_4addr))))) {
  1804. #else
  1805. ((peer->bss_peer &&
  1806. !(vdev->osif_proxy_arp(vdev->osif_vdev, nbuf))) ||
  1807. peer->nawds_enabled)) {
  1808. #endif
  1809. peer_id = DP_INVALID_PEER;
  1810. if (peer->nawds_enabled) {
  1811. peer_id = peer->peer_ids[0];
  1812. if (sa_peer == peer) {
  1813. QDF_TRACE(
  1814. QDF_MODULE_ID_DP,
  1815. QDF_TRACE_LEVEL_DEBUG,
  1816. " %s: multicast packet",
  1817. __func__);
  1818. DP_STATS_INC(peer,
  1819. tx.nawds_mcast_drop, 1);
  1820. continue;
  1821. }
  1822. }
  1823. nbuf_copy = qdf_nbuf_copy(nbuf);
  1824. if (!nbuf_copy) {
  1825. QDF_TRACE(QDF_MODULE_ID_DP,
  1826. QDF_TRACE_LEVEL_DEBUG,
  1827. FL("nbuf copy failed"));
  1828. break;
  1829. }
  1830. nbuf_copy = dp_tx_send_msdu_single(vdev,
  1831. nbuf_copy,
  1832. &msdu_info,
  1833. peer_id,
  1834. NULL);
  1835. if (nbuf_copy) {
  1836. QDF_TRACE(QDF_MODULE_ID_DP,
  1837. QDF_TRACE_LEVEL_DEBUG,
  1838. FL("pkt send failed"));
  1839. qdf_nbuf_free(nbuf_copy);
  1840. } else {
  1841. if (peer_id != DP_INVALID_PEER)
  1842. DP_STATS_INC_PKT(peer,
  1843. tx.nawds_mcast,
  1844. 1, qdf_nbuf_len(nbuf));
  1845. }
  1846. }
  1847. }
  1848. }
  1849. if (vdev->nawds_enabled) {
  1850. peer_id = DP_INVALID_PEER;
  1851. DP_STATS_INC_PKT(vdev, tx_i.nawds_mcast,
  1852. 1, qdf_nbuf_len(nbuf));
  1853. nbuf = dp_tx_send_msdu_single(vdev,
  1854. nbuf,
  1855. &msdu_info,
  1856. peer_id, NULL);
  1857. if (nbuf) {
  1858. QDF_TRACE(QDF_MODULE_ID_DP,
  1859. QDF_TRACE_LEVEL_DEBUG,
  1860. FL("pkt send failed"));
  1861. qdf_nbuf_free(nbuf);
  1862. }
  1863. } else
  1864. qdf_nbuf_free(nbuf);
  1865. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  1866. }
  1867. /**
  1868. * dp_tx_inspect_handler() - Tx Inspect Handler
  1869. * @tx_desc: software descriptor head pointer
  1870. * @status : Tx completion status from HTT descriptor
  1871. *
  1872. * Handles Tx frames sent back to Host for inspection
  1873. * (ProxyARP)
  1874. *
  1875. * Return: none
  1876. */
  1877. static void dp_tx_inspect_handler(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  1878. {
  1879. struct dp_soc *soc;
  1880. struct dp_pdev *pdev = tx_desc->pdev;
  1881. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1882. "%s Tx inspect path\n",
  1883. __func__);
  1884. qdf_assert(pdev);
  1885. soc = pdev->soc;
  1886. DP_STATS_INC_PKT(tx_desc->vdev, tx_i.inspect_pkts, 1,
  1887. qdf_nbuf_len(tx_desc->nbuf));
  1888. DP_TX_FREE_SINGLE_BUF(soc, tx_desc->nbuf);
  1889. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  1890. }
  1891. #ifdef FEATURE_PERPKT_INFO
  1892. /**
  1893. * dp_get_completion_indication_for_stack() - send completion to stack
  1894. * @soc : dp_soc handle
  1895. * @pdev: dp_pdev handle
  1896. * @peer_id: peer_id of the peer for which completion came
  1897. * @ppdu_id: ppdu_id
  1898. * @first_msdu: first msdu
  1899. * @last_msdu: last msdu
  1900. * @netbuf: Buffer pointer for free
  1901. *
  1902. * This function is used for indication whether buffer needs to be
  1903. * send to stack for free or not
  1904. */
  1905. QDF_STATUS
  1906. dp_get_completion_indication_for_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  1907. uint16_t peer_id, uint32_t ppdu_id, uint8_t first_msdu,
  1908. uint8_t last_msdu, qdf_nbuf_t netbuf)
  1909. {
  1910. struct tx_capture_hdr *ppdu_hdr;
  1911. struct dp_peer *peer = NULL;
  1912. if (qdf_unlikely(!pdev->tx_sniffer_enable && !pdev->mcopy_mode))
  1913. return QDF_STATUS_E_NOSUPPORT;
  1914. peer = (peer_id == HTT_INVALID_PEER) ? NULL :
  1915. dp_peer_find_by_id(soc, peer_id);
  1916. if (!peer) {
  1917. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1918. FL("Peer Invalid"));
  1919. return QDF_STATUS_E_INVAL;
  1920. }
  1921. if (pdev->mcopy_mode) {
  1922. if ((pdev->am_copy_id.tx_ppdu_id == ppdu_id) &&
  1923. (pdev->am_copy_id.tx_peer_id == peer_id)) {
  1924. return QDF_STATUS_E_INVAL;
  1925. }
  1926. pdev->am_copy_id.tx_ppdu_id = ppdu_id;
  1927. pdev->am_copy_id.tx_peer_id = peer_id;
  1928. }
  1929. if (!qdf_nbuf_push_head(netbuf, sizeof(struct tx_capture_hdr))) {
  1930. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1931. FL("No headroom"));
  1932. return QDF_STATUS_E_NOMEM;
  1933. }
  1934. ppdu_hdr = (struct tx_capture_hdr *)qdf_nbuf_data(netbuf);
  1935. qdf_mem_copy(ppdu_hdr->ta, peer->vdev->mac_addr.raw,
  1936. IEEE80211_ADDR_LEN);
  1937. ppdu_hdr->ppdu_id = ppdu_id;
  1938. qdf_mem_copy(ppdu_hdr->ra, peer->mac_addr.raw,
  1939. IEEE80211_ADDR_LEN);
  1940. ppdu_hdr->peer_id = peer_id;
  1941. ppdu_hdr->first_msdu = first_msdu;
  1942. ppdu_hdr->last_msdu = last_msdu;
  1943. return QDF_STATUS_SUCCESS;
  1944. }
  1945. /**
  1946. * dp_send_completion_to_stack() - send completion to stack
  1947. * @soc : dp_soc handle
  1948. * @pdev: dp_pdev handle
  1949. * @peer_id: peer_id of the peer for which completion came
  1950. * @ppdu_id: ppdu_id
  1951. * @netbuf: Buffer pointer for free
  1952. *
  1953. * This function is used to send completion to stack
  1954. * to free buffer
  1955. */
  1956. void dp_send_completion_to_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  1957. uint16_t peer_id, uint32_t ppdu_id,
  1958. qdf_nbuf_t netbuf)
  1959. {
  1960. dp_wdi_event_handler(WDI_EVENT_TX_DATA, soc,
  1961. netbuf, peer_id,
  1962. WDI_NO_VAL, pdev->pdev_id);
  1963. }
  1964. #else
  1965. static QDF_STATUS
  1966. dp_get_completion_indication_for_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  1967. uint16_t peer_id, uint32_t ppdu_id, uint8_t first_msdu,
  1968. uint8_t last_msdu, qdf_nbuf_t netbuf)
  1969. {
  1970. return QDF_STATUS_E_NOSUPPORT;
  1971. }
  1972. static void
  1973. dp_send_completion_to_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  1974. uint16_t peer_id, uint32_t ppdu_id, qdf_nbuf_t netbuf)
  1975. {
  1976. }
  1977. #endif
  1978. /**
  1979. * dp_tx_comp_free_buf() - Free nbuf associated with the Tx Descriptor
  1980. * @soc: Soc handle
  1981. * @desc: software Tx descriptor to be processed
  1982. *
  1983. * Return: none
  1984. */
  1985. static inline void dp_tx_comp_free_buf(struct dp_soc *soc,
  1986. struct dp_tx_desc_s *desc)
  1987. {
  1988. struct dp_vdev *vdev = desc->vdev;
  1989. qdf_nbuf_t nbuf = desc->nbuf;
  1990. /* If it is TDLS mgmt, don't unmap or free the frame */
  1991. if (desc->flags & DP_TX_DESC_FLAG_TDLS_FRAME)
  1992. return dp_non_std_tx_comp_free_buff(desc, vdev);
  1993. /* 0 : MSDU buffer, 1 : MLE */
  1994. if (desc->msdu_ext_desc) {
  1995. /* TSO free */
  1996. if (hal_tx_ext_desc_get_tso_enable(
  1997. desc->msdu_ext_desc->vaddr)) {
  1998. /* If remaining number of segment is 0
  1999. * actual TSO may unmap and free */
  2000. if (qdf_nbuf_get_users(nbuf) == 1)
  2001. __qdf_nbuf_unmap_single(soc->osdev,
  2002. nbuf,
  2003. QDF_DMA_TO_DEVICE);
  2004. qdf_nbuf_free(nbuf);
  2005. return;
  2006. }
  2007. }
  2008. qdf_nbuf_unmap(soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  2009. if (qdf_likely(!vdev->mesh_vdev))
  2010. qdf_nbuf_free(nbuf);
  2011. else {
  2012. if (desc->flags & DP_TX_DESC_FLAG_TO_FW) {
  2013. qdf_nbuf_free(nbuf);
  2014. DP_STATS_INC(vdev, tx_i.mesh.completion_fw, 1);
  2015. } else
  2016. vdev->osif_tx_free_ext((nbuf));
  2017. }
  2018. }
  2019. /**
  2020. * dp_tx_mec_handler() - Tx MEC Notify Handler
  2021. * @vdev: pointer to dp dev handler
  2022. * @status : Tx completion status from HTT descriptor
  2023. *
  2024. * Handles MEC notify event sent from fw to Host
  2025. *
  2026. * Return: none
  2027. */
  2028. #ifdef FEATURE_WDS
  2029. void dp_tx_mec_handler(struct dp_vdev *vdev, uint8_t *status)
  2030. {
  2031. struct dp_soc *soc;
  2032. uint32_t flags = IEEE80211_NODE_F_WDS_HM;
  2033. struct dp_peer *peer;
  2034. uint8_t mac_addr[DP_MAC_ADDR_LEN], i;
  2035. if (!vdev->wds_enabled)
  2036. return;
  2037. soc = vdev->pdev->soc;
  2038. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2039. peer = TAILQ_FIRST(&vdev->peer_list);
  2040. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2041. if (!peer) {
  2042. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2043. FL("peer is NULL"));
  2044. return;
  2045. }
  2046. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2047. "%s Tx MEC Handler\n",
  2048. __func__);
  2049. for (i = 0; i < DP_MAC_ADDR_LEN; i++)
  2050. mac_addr[(DP_MAC_ADDR_LEN - 1) - i] =
  2051. status[(DP_MAC_ADDR_LEN - 2) + i];
  2052. if (qdf_mem_cmp(mac_addr, vdev->mac_addr.raw, DP_MAC_ADDR_LEN))
  2053. dp_peer_add_ast(soc,
  2054. peer,
  2055. mac_addr,
  2056. CDP_TXRX_AST_TYPE_MEC,
  2057. flags);
  2058. }
  2059. #else
  2060. static void dp_tx_mec_handler(struct dp_vdev *vdev, uint8_t *status)
  2061. {
  2062. }
  2063. #endif
  2064. /**
  2065. * dp_tx_process_htt_completion() - Tx HTT Completion Indication Handler
  2066. * @tx_desc: software descriptor head pointer
  2067. * @status : Tx completion status from HTT descriptor
  2068. *
  2069. * This function will process HTT Tx indication messages from Target
  2070. *
  2071. * Return: none
  2072. */
  2073. static
  2074. void dp_tx_process_htt_completion(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  2075. {
  2076. uint8_t tx_status;
  2077. struct dp_pdev *pdev;
  2078. struct dp_vdev *vdev;
  2079. struct dp_soc *soc;
  2080. uint32_t *htt_status_word = (uint32_t *) status;
  2081. qdf_assert(tx_desc->pdev);
  2082. pdev = tx_desc->pdev;
  2083. vdev = tx_desc->vdev;
  2084. soc = pdev->soc;
  2085. tx_status = HTT_TX_WBM_COMPLETION_V2_TX_STATUS_GET(htt_status_word[0]);
  2086. switch (tx_status) {
  2087. case HTT_TX_FW2WBM_TX_STATUS_OK:
  2088. case HTT_TX_FW2WBM_TX_STATUS_DROP:
  2089. case HTT_TX_FW2WBM_TX_STATUS_TTL:
  2090. {
  2091. dp_tx_comp_free_buf(soc, tx_desc);
  2092. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  2093. break;
  2094. }
  2095. case HTT_TX_FW2WBM_TX_STATUS_REINJECT:
  2096. {
  2097. dp_tx_reinject_handler(tx_desc, status);
  2098. break;
  2099. }
  2100. case HTT_TX_FW2WBM_TX_STATUS_INSPECT:
  2101. {
  2102. dp_tx_inspect_handler(tx_desc, status);
  2103. break;
  2104. }
  2105. case HTT_TX_FW2WBM_TX_STATUS_MEC_NOTIFY:
  2106. {
  2107. dp_tx_mec_handler(vdev, status);
  2108. break;
  2109. }
  2110. default:
  2111. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2112. "%s Invalid HTT tx_status %d\n",
  2113. __func__, tx_status);
  2114. break;
  2115. }
  2116. }
  2117. #ifdef MESH_MODE_SUPPORT
  2118. /**
  2119. * dp_tx_comp_fill_tx_completion_stats() - Fill per packet Tx completion stats
  2120. * in mesh meta header
  2121. * @tx_desc: software descriptor head pointer
  2122. * @ts: pointer to tx completion stats
  2123. * Return: none
  2124. */
  2125. static
  2126. void dp_tx_comp_fill_tx_completion_stats(struct dp_tx_desc_s *tx_desc,
  2127. struct hal_tx_completion_status *ts)
  2128. {
  2129. struct meta_hdr_s *mhdr;
  2130. qdf_nbuf_t netbuf = tx_desc->nbuf;
  2131. if (!tx_desc->msdu_ext_desc) {
  2132. if (qdf_nbuf_pull_head(netbuf, tx_desc->pkt_offset) == NULL) {
  2133. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2134. "netbuf %pK offset %d\n",
  2135. netbuf, tx_desc->pkt_offset);
  2136. return;
  2137. }
  2138. }
  2139. if (qdf_nbuf_push_head(netbuf, sizeof(struct meta_hdr_s)) == NULL) {
  2140. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2141. "netbuf %pK offset %d\n", netbuf,
  2142. sizeof(struct meta_hdr_s));
  2143. return;
  2144. }
  2145. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(netbuf);
  2146. mhdr->rssi = ts->ack_frame_rssi;
  2147. mhdr->channel = tx_desc->pdev->operating_channel;
  2148. }
  2149. #else
  2150. static
  2151. void dp_tx_comp_fill_tx_completion_stats(struct dp_tx_desc_s *tx_desc,
  2152. struct hal_tx_completion_status *ts)
  2153. {
  2154. }
  2155. #endif
  2156. /**
  2157. * dp_tx_update_peer_stats() - Update peer stats from Tx completion indications
  2158. * @peer: Handle to DP peer
  2159. * @ts: pointer to HAL Tx completion stats
  2160. * @length: MSDU length
  2161. *
  2162. * Return: None
  2163. */
  2164. static void dp_tx_update_peer_stats(struct dp_peer *peer,
  2165. struct hal_tx_completion_status *ts, uint32_t length)
  2166. {
  2167. struct dp_pdev *pdev = peer->vdev->pdev;
  2168. struct dp_soc *soc = pdev->soc;
  2169. uint8_t mcs, pkt_type;
  2170. mcs = ts->mcs;
  2171. pkt_type = ts->pkt_type;
  2172. if (!ts->release_src == HAL_TX_COMP_RELEASE_SOURCE_TQM)
  2173. return;
  2174. DP_STATS_INC_PKT(peer, tx.comp_pkt, 1, length);
  2175. DP_STATS_INCC(peer, tx.dropped.age_out, 1,
  2176. (ts->status == HAL_TX_TQM_RR_REM_CMD_AGED));
  2177. DP_STATS_INCC(peer, tx.dropped.fw_rem, 1,
  2178. (ts->status == HAL_TX_TQM_RR_REM_CMD_REM));
  2179. DP_STATS_INCC(peer, tx.dropped.fw_rem_notx, 1,
  2180. (ts->status == HAL_TX_TQM_RR_REM_CMD_NOTX));
  2181. DP_STATS_INCC(peer, tx.dropped.fw_rem_tx, 1,
  2182. (ts->status == HAL_TX_TQM_RR_REM_CMD_TX));
  2183. DP_STATS_INCC(peer, tx.dropped.fw_reason1, 1,
  2184. (ts->status == HAL_TX_TQM_RR_FW_REASON1));
  2185. DP_STATS_INCC(peer, tx.dropped.fw_reason2, 1,
  2186. (ts->status == HAL_TX_TQM_RR_FW_REASON2));
  2187. DP_STATS_INCC(peer, tx.dropped.fw_reason3, 1,
  2188. (ts->status == HAL_TX_TQM_RR_FW_REASON3));
  2189. if (!ts->status == HAL_TX_TQM_RR_FRAME_ACKED)
  2190. return;
  2191. DP_STATS_INCC(peer, tx.ofdma, 1, ts->ofdma);
  2192. DP_STATS_INCC(peer, tx.amsdu_cnt, 1, ts->msdu_part_of_amsdu);
  2193. if (!(soc->process_tx_status))
  2194. return;
  2195. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2196. ((mcs >= MAX_MCS_11A) && (pkt_type == DOT11_A)));
  2197. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2198. ((mcs < (MAX_MCS_11A)) && (pkt_type == DOT11_A)));
  2199. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2200. ((mcs >= MAX_MCS_11B) && (pkt_type == DOT11_B)));
  2201. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2202. ((mcs < MAX_MCS_11B) && (pkt_type == DOT11_B)));
  2203. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2204. ((mcs >= MAX_MCS_11A) && (pkt_type == DOT11_N)));
  2205. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2206. ((mcs < MAX_MCS_11A) && (pkt_type == DOT11_N)));
  2207. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2208. ((mcs >= MAX_MCS_11AC) && (pkt_type == DOT11_AC)));
  2209. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2210. ((mcs < MAX_MCS_11AC) && (pkt_type == DOT11_AC)));
  2211. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2212. ((mcs >= (MAX_MCS - 1)) && (pkt_type == DOT11_AX)));
  2213. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2214. ((mcs < (MAX_MCS - 1)) && (pkt_type == DOT11_AX)));
  2215. DP_STATS_INC(peer, tx.sgi_count[ts->sgi], 1);
  2216. DP_STATS_INC(peer, tx.bw[ts->bw], 1);
  2217. DP_STATS_UPD(peer, tx.last_ack_rssi, ts->ack_frame_rssi);
  2218. DP_STATS_INC(peer, tx.wme_ac_type[TID_TO_WME_AC(ts->tid)], 1);
  2219. DP_STATS_INCC(peer, tx.stbc, 1, ts->stbc);
  2220. DP_STATS_INCC(peer, tx.ldpc, 1, ts->ldpc);
  2221. DP_STATS_INC_PKT(peer, tx.tx_success, 1, length);
  2222. DP_STATS_INCC(peer, tx.retries, 1, ts->transmit_cnt > 1);
  2223. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  2224. soc->cdp_soc.ol_ops->update_dp_stats(pdev->osif_pdev,
  2225. &peer->stats, ts->peer_id,
  2226. UPDATE_PEER_STATS);
  2227. }
  2228. }
  2229. /**
  2230. * dp_tx_comp_process_tx_status() - Parse and Dump Tx completion status info
  2231. * @tx_desc: software descriptor head pointer
  2232. * @length: packet length
  2233. *
  2234. * Return: none
  2235. */
  2236. static inline void dp_tx_comp_process_tx_status(struct dp_tx_desc_s *tx_desc,
  2237. uint32_t length)
  2238. {
  2239. struct hal_tx_completion_status ts;
  2240. struct dp_soc *soc = NULL;
  2241. struct dp_vdev *vdev = tx_desc->vdev;
  2242. struct dp_peer *peer = NULL;
  2243. struct ether_header *eh =
  2244. (struct ether_header *)qdf_nbuf_data(tx_desc->nbuf);
  2245. bool isBroadcast;
  2246. hal_tx_comp_get_status(&tx_desc->comp, &ts);
  2247. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2248. "-------------------- \n"
  2249. "Tx Completion Stats: \n"
  2250. "-------------------- \n"
  2251. "ack_frame_rssi = %d \n"
  2252. "first_msdu = %d \n"
  2253. "last_msdu = %d \n"
  2254. "msdu_part_of_amsdu = %d \n"
  2255. "rate_stats valid = %d \n"
  2256. "bw = %d \n"
  2257. "pkt_type = %d \n"
  2258. "stbc = %d \n"
  2259. "ldpc = %d \n"
  2260. "sgi = %d \n"
  2261. "mcs = %d \n"
  2262. "ofdma = %d \n"
  2263. "tones_in_ru = %d \n"
  2264. "tsf = %d \n"
  2265. "ppdu_id = %d \n"
  2266. "transmit_cnt = %d \n"
  2267. "tid = %d \n"
  2268. "peer_id = %d \n",
  2269. ts.ack_frame_rssi, ts.first_msdu, ts.last_msdu,
  2270. ts.msdu_part_of_amsdu, ts.valid, ts.bw,
  2271. ts.pkt_type, ts.stbc, ts.ldpc, ts.sgi,
  2272. ts.mcs, ts.ofdma, ts.tones_in_ru, ts.tsf,
  2273. ts.ppdu_id, ts.transmit_cnt, ts.tid,
  2274. ts.peer_id);
  2275. if (!vdev) {
  2276. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2277. "invalid vdev");
  2278. goto out;
  2279. }
  2280. soc = vdev->pdev->soc;
  2281. /* Update SoC level stats */
  2282. DP_STATS_INCC(soc, tx.dropped_fw_removed, 1,
  2283. (ts.status == HAL_TX_TQM_RR_REM_CMD_REM));
  2284. /* Update per-packet stats */
  2285. if (qdf_unlikely(vdev->mesh_vdev) &&
  2286. !(tx_desc->flags & DP_TX_DESC_FLAG_TO_FW))
  2287. dp_tx_comp_fill_tx_completion_stats(tx_desc, &ts);
  2288. /* Update peer level stats */
  2289. peer = dp_peer_find_by_id(soc, ts.peer_id);
  2290. if (!peer) {
  2291. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2292. "invalid peer");
  2293. DP_STATS_INC_PKT(soc, tx.tx_invalid_peer, 1, length);
  2294. goto out;
  2295. }
  2296. if (qdf_likely(vdev->tx_encap_type == htt_cmn_pkt_type_ethernet)) {
  2297. isBroadcast = (IEEE80211_IS_BROADCAST(eh->ether_dhost)) ? 1 : 0 ;
  2298. if (isBroadcast) {
  2299. DP_STATS_INC_PKT(peer, tx.bcast, 1,
  2300. qdf_nbuf_len(tx_desc->nbuf));
  2301. }
  2302. }
  2303. dp_tx_update_peer_stats(peer, &ts, length);
  2304. out:
  2305. return;
  2306. }
  2307. /**
  2308. * dp_tx_comp_process_desc() - Tx complete software descriptor handler
  2309. * @soc: core txrx main context
  2310. * @comp_head: software descriptor head pointer
  2311. *
  2312. * This function will process batch of descriptors reaped by dp_tx_comp_handler
  2313. * and release the software descriptors after processing is complete
  2314. *
  2315. * Return: none
  2316. */
  2317. static void dp_tx_comp_process_desc(struct dp_soc *soc,
  2318. struct dp_tx_desc_s *comp_head)
  2319. {
  2320. struct dp_tx_desc_s *desc;
  2321. struct dp_tx_desc_s *next;
  2322. struct hal_tx_completion_status ts = {0};
  2323. uint32_t length;
  2324. struct dp_peer *peer;
  2325. DP_HIST_INIT();
  2326. desc = comp_head;
  2327. while (desc) {
  2328. hal_tx_comp_get_status(&desc->comp, &ts);
  2329. peer = dp_peer_find_by_id(soc, ts.peer_id);
  2330. length = qdf_nbuf_len(desc->nbuf);
  2331. dp_tx_comp_process_tx_status(desc, length);
  2332. /*currently m_copy/tx_capture is not supported for scatter gather packets*/
  2333. if (!(desc->msdu_ext_desc) && (dp_get_completion_indication_for_stack(soc,
  2334. desc->pdev, ts.peer_id, ts.ppdu_id,
  2335. ts.first_msdu, ts.last_msdu,
  2336. desc->nbuf) == QDF_STATUS_SUCCESS)) {
  2337. qdf_nbuf_unmap(soc->osdev, desc->nbuf,
  2338. QDF_DMA_TO_DEVICE);
  2339. dp_send_completion_to_stack(soc, desc->pdev, ts.peer_id,
  2340. ts.ppdu_id, desc->nbuf);
  2341. } else {
  2342. dp_tx_comp_free_buf(soc, desc);
  2343. }
  2344. DP_HIST_PACKET_COUNT_INC(desc->pdev->pdev_id);
  2345. next = desc->next;
  2346. dp_tx_desc_release(desc, desc->pool_id);
  2347. desc = next;
  2348. }
  2349. DP_TX_HIST_STATS_PER_PDEV();
  2350. }
  2351. /**
  2352. * dp_tx_comp_handler() - Tx completion handler
  2353. * @soc: core txrx main context
  2354. * @ring_id: completion ring id
  2355. * @quota: No. of packets/descriptors that can be serviced in one loop
  2356. *
  2357. * This function will collect hardware release ring element contents and
  2358. * handle descriptor contents. Based on contents, free packet or handle error
  2359. * conditions
  2360. *
  2361. * Return: none
  2362. */
  2363. uint32_t dp_tx_comp_handler(struct dp_soc *soc, void *hal_srng, uint32_t quota)
  2364. {
  2365. void *tx_comp_hal_desc;
  2366. uint8_t buffer_src;
  2367. uint8_t pool_id;
  2368. uint32_t tx_desc_id;
  2369. struct dp_tx_desc_s *tx_desc = NULL;
  2370. struct dp_tx_desc_s *head_desc = NULL;
  2371. struct dp_tx_desc_s *tail_desc = NULL;
  2372. uint32_t num_processed;
  2373. uint32_t count;
  2374. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  2375. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2376. "%s %d : HAL RING Access Failed -- %pK\n",
  2377. __func__, __LINE__, hal_srng);
  2378. return 0;
  2379. }
  2380. num_processed = 0;
  2381. count = 0;
  2382. /* Find head descriptor from completion ring */
  2383. while (qdf_likely(tx_comp_hal_desc =
  2384. hal_srng_dst_get_next(soc->hal_soc, hal_srng))) {
  2385. buffer_src = hal_tx_comp_get_buffer_source(tx_comp_hal_desc);
  2386. /* If this buffer was not released by TQM or FW, then it is not
  2387. * Tx completion indication, assert */
  2388. if ((buffer_src != HAL_TX_COMP_RELEASE_SOURCE_TQM) &&
  2389. (buffer_src != HAL_TX_COMP_RELEASE_SOURCE_FW)) {
  2390. QDF_TRACE(QDF_MODULE_ID_DP,
  2391. QDF_TRACE_LEVEL_FATAL,
  2392. "Tx comp release_src != TQM | FW");
  2393. qdf_assert_always(0);
  2394. }
  2395. /* Get descriptor id */
  2396. tx_desc_id = hal_tx_comp_get_desc_id(tx_comp_hal_desc);
  2397. pool_id = (tx_desc_id & DP_TX_DESC_ID_POOL_MASK) >>
  2398. DP_TX_DESC_ID_POOL_OS;
  2399. /* Pool ID is out of limit. Error */
  2400. if (pool_id > wlan_cfg_get_num_tx_desc_pool(
  2401. soc->wlan_cfg_ctx)) {
  2402. QDF_TRACE(QDF_MODULE_ID_DP,
  2403. QDF_TRACE_LEVEL_FATAL,
  2404. "Tx Comp pool id %d not valid",
  2405. pool_id);
  2406. qdf_assert_always(0);
  2407. }
  2408. /* Find Tx descriptor */
  2409. tx_desc = dp_tx_desc_find(soc, pool_id,
  2410. (tx_desc_id & DP_TX_DESC_ID_PAGE_MASK) >>
  2411. DP_TX_DESC_ID_PAGE_OS,
  2412. (tx_desc_id & DP_TX_DESC_ID_OFFSET_MASK) >>
  2413. DP_TX_DESC_ID_OFFSET_OS);
  2414. /*
  2415. * If the release source is FW, process the HTT status
  2416. */
  2417. if (qdf_unlikely(buffer_src ==
  2418. HAL_TX_COMP_RELEASE_SOURCE_FW)) {
  2419. uint8_t htt_tx_status[HAL_TX_COMP_HTT_STATUS_LEN];
  2420. hal_tx_comp_get_htt_desc(tx_comp_hal_desc,
  2421. htt_tx_status);
  2422. dp_tx_process_htt_completion(tx_desc,
  2423. htt_tx_status);
  2424. } else {
  2425. /* Pool id is not matching. Error */
  2426. if (tx_desc->pool_id != pool_id) {
  2427. QDF_TRACE(QDF_MODULE_ID_DP,
  2428. QDF_TRACE_LEVEL_FATAL,
  2429. "Tx Comp pool id %d not matched %d",
  2430. pool_id, tx_desc->pool_id);
  2431. qdf_assert_always(0);
  2432. }
  2433. if (!(tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED) ||
  2434. !(tx_desc->flags & DP_TX_DESC_FLAG_QUEUED_TX)) {
  2435. QDF_TRACE(QDF_MODULE_ID_DP,
  2436. QDF_TRACE_LEVEL_FATAL,
  2437. "Txdesc invalid, flgs = %x,id = %d",
  2438. tx_desc->flags, tx_desc_id);
  2439. qdf_assert_always(0);
  2440. }
  2441. /* First ring descriptor on the cycle */
  2442. if (!head_desc) {
  2443. head_desc = tx_desc;
  2444. tail_desc = tx_desc;
  2445. }
  2446. tail_desc->next = tx_desc;
  2447. tx_desc->next = NULL;
  2448. tail_desc = tx_desc;
  2449. /* Collect hw completion contents */
  2450. hal_tx_comp_desc_sync(tx_comp_hal_desc,
  2451. &tx_desc->comp, 1);
  2452. }
  2453. num_processed += !(count & DP_TX_NAPI_BUDGET_DIV_MASK);
  2454. /* Decrement PM usage count if the packet has been sent.*/
  2455. hif_pm_runtime_put(soc->hif_handle);
  2456. /*
  2457. * Processed packet count is more than given quota
  2458. * stop to processing
  2459. */
  2460. if ((num_processed >= quota))
  2461. break;
  2462. count++;
  2463. }
  2464. hal_srng_access_end(soc->hal_soc, hal_srng);
  2465. /* Process the reaped descriptors */
  2466. if (head_desc)
  2467. dp_tx_comp_process_desc(soc, head_desc);
  2468. return num_processed;
  2469. }
  2470. #ifdef CONVERGED_TDLS_ENABLE
  2471. /**
  2472. * dp_tx_non_std() - Allow the control-path SW to send data frames
  2473. *
  2474. * @data_vdev - which vdev should transmit the tx data frames
  2475. * @tx_spec - what non-standard handling to apply to the tx data frames
  2476. * @msdu_list - NULL-terminated list of tx MSDUs
  2477. *
  2478. * Return: NULL on success,
  2479. * nbuf when it fails to send
  2480. */
  2481. qdf_nbuf_t dp_tx_non_std(struct cdp_vdev *vdev_handle,
  2482. enum ol_tx_spec tx_spec, qdf_nbuf_t msdu_list)
  2483. {
  2484. struct dp_vdev *vdev = (struct dp_vdev *) vdev_handle;
  2485. if (tx_spec & OL_TX_SPEC_NO_FREE)
  2486. vdev->is_tdls_frame = true;
  2487. return dp_tx_send(vdev_handle, msdu_list);
  2488. }
  2489. #endif
  2490. /**
  2491. * dp_tx_vdev_attach() - attach vdev to dp tx
  2492. * @vdev: virtual device instance
  2493. *
  2494. * Return: QDF_STATUS_SUCCESS: success
  2495. * QDF_STATUS_E_RESOURCES: Error return
  2496. */
  2497. QDF_STATUS dp_tx_vdev_attach(struct dp_vdev *vdev)
  2498. {
  2499. /*
  2500. * Fill HTT TCL Metadata with Vdev ID and MAC ID
  2501. */
  2502. HTT_TX_TCL_METADATA_TYPE_SET(vdev->htt_tcl_metadata,
  2503. HTT_TCL_METADATA_TYPE_VDEV_BASED);
  2504. HTT_TX_TCL_METADATA_VDEV_ID_SET(vdev->htt_tcl_metadata,
  2505. vdev->vdev_id);
  2506. HTT_TX_TCL_METADATA_PDEV_ID_SET(vdev->htt_tcl_metadata,
  2507. DP_SW2HW_MACID(vdev->pdev->pdev_id));
  2508. /*
  2509. * Set HTT Extension Valid bit to 0 by default
  2510. */
  2511. HTT_TX_TCL_METADATA_VALID_HTT_SET(vdev->htt_tcl_metadata, 0);
  2512. dp_tx_vdev_update_search_flags(vdev);
  2513. return QDF_STATUS_SUCCESS;
  2514. }
  2515. /**
  2516. * dp_tx_vdev_update_search_flags() - Update vdev flags as per opmode
  2517. * @vdev: virtual device instance
  2518. *
  2519. * Return: void
  2520. *
  2521. */
  2522. void dp_tx_vdev_update_search_flags(struct dp_vdev *vdev)
  2523. {
  2524. /*
  2525. * Enable both AddrY (SA based search) and AddrX (Da based search)
  2526. * for TDLS link
  2527. *
  2528. * Enable AddrY (SA based search) only for non-WDS STA and
  2529. * ProxySTA VAP modes.
  2530. *
  2531. * In all other VAP modes, only DA based search should be
  2532. * enabled
  2533. */
  2534. if (vdev->opmode == wlan_op_mode_sta &&
  2535. vdev->tdls_link_connected)
  2536. vdev->hal_desc_addr_search_flags =
  2537. (HAL_TX_DESC_ADDRX_EN | HAL_TX_DESC_ADDRY_EN);
  2538. else if ((vdev->opmode == wlan_op_mode_sta &&
  2539. (!vdev->wds_enabled || vdev->proxysta_vdev)))
  2540. vdev->hal_desc_addr_search_flags = HAL_TX_DESC_ADDRY_EN;
  2541. else
  2542. vdev->hal_desc_addr_search_flags = HAL_TX_DESC_ADDRX_EN;
  2543. }
  2544. /**
  2545. * dp_tx_vdev_detach() - detach vdev from dp tx
  2546. * @vdev: virtual device instance
  2547. *
  2548. * Return: QDF_STATUS_SUCCESS: success
  2549. * QDF_STATUS_E_RESOURCES: Error return
  2550. */
  2551. QDF_STATUS dp_tx_vdev_detach(struct dp_vdev *vdev)
  2552. {
  2553. return QDF_STATUS_SUCCESS;
  2554. }
  2555. /**
  2556. * dp_tx_pdev_attach() - attach pdev to dp tx
  2557. * @pdev: physical device instance
  2558. *
  2559. * Return: QDF_STATUS_SUCCESS: success
  2560. * QDF_STATUS_E_RESOURCES: Error return
  2561. */
  2562. QDF_STATUS dp_tx_pdev_attach(struct dp_pdev *pdev)
  2563. {
  2564. struct dp_soc *soc = pdev->soc;
  2565. /* Initialize Flow control counters */
  2566. qdf_atomic_init(&pdev->num_tx_exception);
  2567. qdf_atomic_init(&pdev->num_tx_outstanding);
  2568. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2569. /* Initialize descriptors in TCL Ring */
  2570. hal_tx_init_data_ring(soc->hal_soc,
  2571. soc->tcl_data_ring[pdev->pdev_id].hal_srng);
  2572. }
  2573. return QDF_STATUS_SUCCESS;
  2574. }
  2575. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  2576. /* Pools will be allocated dynamically */
  2577. static int dp_tx_alloc_static_pools(struct dp_soc *soc, int num_pool,
  2578. int num_desc)
  2579. {
  2580. uint8_t i;
  2581. for (i = 0; i < num_pool; i++) {
  2582. qdf_spinlock_create(&soc->tx_desc[i].flow_pool_lock);
  2583. soc->tx_desc[i].status = FLOW_POOL_INACTIVE;
  2584. }
  2585. return 0;
  2586. }
  2587. static void dp_tx_delete_static_pools(struct dp_soc *soc, int num_pool)
  2588. {
  2589. uint8_t i;
  2590. for (i = 0; i < num_pool; i++)
  2591. qdf_spinlock_destroy(&soc->tx_desc[i].flow_pool_lock);
  2592. }
  2593. static void dp_tx_desc_flush(struct dp_pdev *pdev)
  2594. {
  2595. }
  2596. #else /* QCA_LL_TX_FLOW_CONTROL_V2! */
  2597. static int dp_tx_alloc_static_pools(struct dp_soc *soc, int num_pool,
  2598. int num_desc)
  2599. {
  2600. uint8_t i;
  2601. /* Allocate software Tx descriptor pools */
  2602. for (i = 0; i < num_pool; i++) {
  2603. if (dp_tx_desc_pool_alloc(soc, i, num_desc)) {
  2604. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2605. "%s Tx Desc Pool alloc %d failed %pK\n",
  2606. __func__, i, soc);
  2607. return ENOMEM;
  2608. }
  2609. }
  2610. return 0;
  2611. }
  2612. static void dp_tx_delete_static_pools(struct dp_soc *soc, int num_pool)
  2613. {
  2614. uint8_t i;
  2615. for (i = 0; i < num_pool; i++) {
  2616. if (dp_tx_desc_pool_free(soc, i)) {
  2617. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2618. "%s Tx Desc Pool Free failed\n", __func__);
  2619. }
  2620. }
  2621. }
  2622. /* dp_tx_desc_flush() - release resources associated
  2623. * to tx_desc
  2624. * @pdev: physical device instance
  2625. *
  2626. * This function will free all outstanding Tx buffers,
  2627. * including ME buffer for which either free during
  2628. * completion didn't happened or completion is not
  2629. * received.
  2630. */
  2631. static void dp_tx_desc_flush(struct dp_pdev *pdev)
  2632. {
  2633. uint8_t i, num_pool;
  2634. uint32_t j;
  2635. uint32_t num_desc;
  2636. struct dp_soc *soc = pdev->soc;
  2637. struct dp_tx_desc_s *tx_desc = NULL;
  2638. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  2639. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  2640. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  2641. for (i = 0; i < num_pool; i++) {
  2642. for (j = 0; j < num_desc; j++) {
  2643. tx_desc_pool = &((soc)->tx_desc[(i)]);
  2644. if (tx_desc_pool &&
  2645. tx_desc_pool->desc_pages.cacheable_pages) {
  2646. tx_desc = dp_tx_desc_find(soc, i,
  2647. (j & DP_TX_DESC_ID_PAGE_MASK) >>
  2648. DP_TX_DESC_ID_PAGE_OS,
  2649. (j & DP_TX_DESC_ID_OFFSET_MASK) >>
  2650. DP_TX_DESC_ID_OFFSET_OS);
  2651. if (tx_desc && (tx_desc->pdev == pdev) &&
  2652. (tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED)) {
  2653. dp_tx_comp_free_buf(soc, tx_desc);
  2654. dp_tx_desc_release(tx_desc, i);
  2655. }
  2656. }
  2657. }
  2658. }
  2659. }
  2660. #endif /* !QCA_LL_TX_FLOW_CONTROL_V2 */
  2661. /**
  2662. * dp_tx_pdev_detach() - detach pdev from dp tx
  2663. * @pdev: physical device instance
  2664. *
  2665. * Return: QDF_STATUS_SUCCESS: success
  2666. * QDF_STATUS_E_RESOURCES: Error return
  2667. */
  2668. QDF_STATUS dp_tx_pdev_detach(struct dp_pdev *pdev)
  2669. {
  2670. dp_tx_desc_flush(pdev);
  2671. dp_tx_me_exit(pdev);
  2672. return QDF_STATUS_SUCCESS;
  2673. }
  2674. /**
  2675. * dp_tx_soc_detach() - detach soc from dp tx
  2676. * @soc: core txrx main context
  2677. *
  2678. * This function will detach dp tx into main device context
  2679. * will free dp tx resource and initialize resources
  2680. *
  2681. * Return: QDF_STATUS_SUCCESS: success
  2682. * QDF_STATUS_E_RESOURCES: Error return
  2683. */
  2684. QDF_STATUS dp_tx_soc_detach(struct dp_soc *soc)
  2685. {
  2686. uint8_t num_pool;
  2687. uint16_t num_desc;
  2688. uint16_t num_ext_desc;
  2689. uint8_t i;
  2690. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  2691. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  2692. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  2693. dp_tx_flow_control_deinit(soc);
  2694. dp_tx_delete_static_pools(soc, num_pool);
  2695. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2696. "%s Tx Desc Pool Free num_pool = %d, descs = %d\n",
  2697. __func__, num_pool, num_desc);
  2698. for (i = 0; i < num_pool; i++) {
  2699. if (dp_tx_ext_desc_pool_free(soc, i)) {
  2700. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2701. "%s Tx Ext Desc Pool Free failed\n",
  2702. __func__);
  2703. return QDF_STATUS_E_RESOURCES;
  2704. }
  2705. }
  2706. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2707. "%s MSDU Ext Desc Pool %d Free descs = %d\n",
  2708. __func__, num_pool, num_ext_desc);
  2709. for (i = 0; i < num_pool; i++) {
  2710. dp_tx_tso_desc_pool_free(soc, i);
  2711. }
  2712. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2713. "%s TSO Desc Pool %d Free descs = %d\n",
  2714. __func__, num_pool, num_desc);
  2715. for (i = 0; i < num_pool; i++)
  2716. dp_tx_tso_num_seg_pool_free(soc, i);
  2717. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2718. "%s TSO Num of seg Desc Pool %d Free descs = %d\n",
  2719. __func__, num_pool, num_desc);
  2720. return QDF_STATUS_SUCCESS;
  2721. }
  2722. /**
  2723. * dp_tx_soc_attach() - attach soc to dp tx
  2724. * @soc: core txrx main context
  2725. *
  2726. * This function will attach dp tx into main device context
  2727. * will allocate dp tx resource and initialize resources
  2728. *
  2729. * Return: QDF_STATUS_SUCCESS: success
  2730. * QDF_STATUS_E_RESOURCES: Error return
  2731. */
  2732. QDF_STATUS dp_tx_soc_attach(struct dp_soc *soc)
  2733. {
  2734. uint8_t i;
  2735. uint8_t num_pool;
  2736. uint32_t num_desc;
  2737. uint32_t num_ext_desc;
  2738. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  2739. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  2740. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  2741. if (dp_tx_alloc_static_pools(soc, num_pool, num_desc))
  2742. goto fail;
  2743. dp_tx_flow_control_init(soc);
  2744. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2745. "%s Tx Desc Alloc num_pool = %d, descs = %d\n",
  2746. __func__, num_pool, num_desc);
  2747. /* Allocate extension tx descriptor pools */
  2748. for (i = 0; i < num_pool; i++) {
  2749. if (dp_tx_ext_desc_pool_alloc(soc, i, num_ext_desc)) {
  2750. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2751. "MSDU Ext Desc Pool alloc %d failed %pK\n",
  2752. i, soc);
  2753. goto fail;
  2754. }
  2755. }
  2756. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2757. "%s MSDU Ext Desc Alloc %d, descs = %d\n",
  2758. __func__, num_pool, num_ext_desc);
  2759. for (i = 0; i < num_pool; i++) {
  2760. if (dp_tx_tso_desc_pool_alloc(soc, i, num_desc)) {
  2761. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2762. "TSO Desc Pool alloc %d failed %pK\n",
  2763. i, soc);
  2764. goto fail;
  2765. }
  2766. }
  2767. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2768. "%s TSO Desc Alloc %d, descs = %d\n",
  2769. __func__, num_pool, num_desc);
  2770. for (i = 0; i < num_pool; i++) {
  2771. if (dp_tx_tso_num_seg_pool_alloc(soc, i, num_desc)) {
  2772. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2773. "TSO Num of seg Pool alloc %d failed %pK\n",
  2774. i, soc);
  2775. goto fail;
  2776. }
  2777. }
  2778. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2779. "%s TSO Num of seg pool Alloc %d, descs = %d\n",
  2780. __func__, num_pool, num_desc);
  2781. /* Initialize descriptors in TCL Rings */
  2782. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2783. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2784. hal_tx_init_data_ring(soc->hal_soc,
  2785. soc->tcl_data_ring[i].hal_srng);
  2786. }
  2787. }
  2788. /*
  2789. * todo - Add a runtime config option to enable this.
  2790. */
  2791. /*
  2792. * Due to multiple issues on NPR EMU, enable it selectively
  2793. * only for NPR EMU, should be removed, once NPR platforms
  2794. * are stable.
  2795. */
  2796. soc->process_tx_status = CONFIG_PROCESS_TX_STATUS;
  2797. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2798. "%s HAL Tx init Success\n", __func__);
  2799. return QDF_STATUS_SUCCESS;
  2800. fail:
  2801. /* Detach will take care of freeing only allocated resources */
  2802. dp_tx_soc_detach(soc);
  2803. return QDF_STATUS_E_RESOURCES;
  2804. }
  2805. /*
  2806. * dp_tx_me_mem_free(): Function to free allocated memory in mcast enahncement
  2807. * pdev: pointer to DP PDEV structure
  2808. * seg_info_head: Pointer to the head of list
  2809. *
  2810. * return: void
  2811. */
  2812. static void dp_tx_me_mem_free(struct dp_pdev *pdev,
  2813. struct dp_tx_seg_info_s *seg_info_head)
  2814. {
  2815. struct dp_tx_me_buf_t *mc_uc_buf;
  2816. struct dp_tx_seg_info_s *seg_info_new = NULL;
  2817. qdf_nbuf_t nbuf = NULL;
  2818. uint64_t phy_addr;
  2819. while (seg_info_head) {
  2820. nbuf = seg_info_head->nbuf;
  2821. mc_uc_buf = (struct dp_tx_me_buf_t *)
  2822. seg_info_head->frags[0].vaddr;
  2823. phy_addr = seg_info_head->frags[0].paddr_hi;
  2824. phy_addr = (phy_addr << 32) | seg_info_head->frags[0].paddr_lo;
  2825. qdf_mem_unmap_nbytes_single(pdev->soc->osdev,
  2826. phy_addr,
  2827. QDF_DMA_TO_DEVICE , DP_MAC_ADDR_LEN);
  2828. dp_tx_me_free_buf(pdev, mc_uc_buf);
  2829. qdf_nbuf_free(nbuf);
  2830. seg_info_new = seg_info_head;
  2831. seg_info_head = seg_info_head->next;
  2832. qdf_mem_free(seg_info_new);
  2833. }
  2834. }
  2835. /**
  2836. * dp_tx_me_send_convert_ucast(): fuction to convert multicast to unicast
  2837. * @vdev: DP VDEV handle
  2838. * @nbuf: Multicast nbuf
  2839. * @newmac: Table of the clients to which packets have to be sent
  2840. * @new_mac_cnt: No of clients
  2841. *
  2842. * return: no of converted packets
  2843. */
  2844. uint16_t
  2845. dp_tx_me_send_convert_ucast(struct cdp_vdev *vdev_handle, qdf_nbuf_t nbuf,
  2846. uint8_t newmac[][DP_MAC_ADDR_LEN], uint8_t new_mac_cnt)
  2847. {
  2848. struct dp_vdev *vdev = (struct dp_vdev *) vdev_handle;
  2849. struct dp_pdev *pdev = vdev->pdev;
  2850. struct ether_header *eh;
  2851. uint8_t *data;
  2852. uint16_t len;
  2853. /* reference to frame dst addr */
  2854. uint8_t *dstmac;
  2855. /* copy of original frame src addr */
  2856. uint8_t srcmac[DP_MAC_ADDR_LEN];
  2857. /* local index into newmac */
  2858. uint8_t new_mac_idx = 0;
  2859. struct dp_tx_me_buf_t *mc_uc_buf;
  2860. qdf_nbuf_t nbuf_clone;
  2861. struct dp_tx_msdu_info_s msdu_info;
  2862. struct dp_tx_seg_info_s *seg_info_head = NULL;
  2863. struct dp_tx_seg_info_s *seg_info_tail = NULL;
  2864. struct dp_tx_seg_info_s *seg_info_new;
  2865. struct dp_tx_frag_info_s data_frag;
  2866. qdf_dma_addr_t paddr_data;
  2867. qdf_dma_addr_t paddr_mcbuf = 0;
  2868. uint8_t empty_entry_mac[DP_MAC_ADDR_LEN] = {0};
  2869. QDF_STATUS status;
  2870. qdf_mem_set(&msdu_info, sizeof(msdu_info), 0x0);
  2871. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  2872. eh = (struct ether_header *) nbuf;
  2873. qdf_mem_copy(srcmac, eh->ether_shost, DP_MAC_ADDR_LEN);
  2874. len = qdf_nbuf_len(nbuf);
  2875. data = qdf_nbuf_data(nbuf);
  2876. status = qdf_nbuf_map(vdev->osdev, nbuf,
  2877. QDF_DMA_TO_DEVICE);
  2878. if (status) {
  2879. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2880. "Mapping failure Error:%d", status);
  2881. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error, 1);
  2882. qdf_nbuf_free(nbuf);
  2883. return 1;
  2884. }
  2885. paddr_data = qdf_nbuf_get_frag_paddr(nbuf, 0) + IEEE80211_ADDR_LEN;
  2886. /*preparing data fragment*/
  2887. data_frag.vaddr = qdf_nbuf_data(nbuf) + IEEE80211_ADDR_LEN;
  2888. data_frag.paddr_lo = (uint32_t)paddr_data;
  2889. data_frag.paddr_hi = (((uint64_t) paddr_data) >> 32);
  2890. data_frag.len = len - DP_MAC_ADDR_LEN;
  2891. for (new_mac_idx = 0; new_mac_idx < new_mac_cnt; new_mac_idx++) {
  2892. dstmac = newmac[new_mac_idx];
  2893. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2894. "added mac addr (%pM)", dstmac);
  2895. /* Check for NULL Mac Address */
  2896. if (!qdf_mem_cmp(dstmac, empty_entry_mac, DP_MAC_ADDR_LEN))
  2897. continue;
  2898. /* frame to self mac. skip */
  2899. if (!qdf_mem_cmp(dstmac, srcmac, DP_MAC_ADDR_LEN))
  2900. continue;
  2901. /*
  2902. * TODO: optimize to avoid malloc in per-packet path
  2903. * For eg. seg_pool can be made part of vdev structure
  2904. */
  2905. seg_info_new = qdf_mem_malloc(sizeof(*seg_info_new));
  2906. if (!seg_info_new) {
  2907. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2908. "alloc failed");
  2909. DP_STATS_INC(vdev, tx_i.mcast_en.fail_seg_alloc, 1);
  2910. goto fail_seg_alloc;
  2911. }
  2912. mc_uc_buf = dp_tx_me_alloc_buf(pdev);
  2913. if (mc_uc_buf == NULL)
  2914. goto fail_buf_alloc;
  2915. /*
  2916. * TODO: Check if we need to clone the nbuf
  2917. * Or can we just use the reference for all cases
  2918. */
  2919. if (new_mac_idx < (new_mac_cnt - 1)) {
  2920. nbuf_clone = qdf_nbuf_clone((qdf_nbuf_t)nbuf);
  2921. if (nbuf_clone == NULL) {
  2922. DP_STATS_INC(vdev, tx_i.mcast_en.clone_fail, 1);
  2923. goto fail_clone;
  2924. }
  2925. } else {
  2926. /*
  2927. * Update the ref
  2928. * to account for frame sent without cloning
  2929. */
  2930. qdf_nbuf_ref(nbuf);
  2931. nbuf_clone = nbuf;
  2932. }
  2933. qdf_mem_copy(mc_uc_buf->data, dstmac, DP_MAC_ADDR_LEN);
  2934. status = qdf_mem_map_nbytes_single(vdev->osdev, mc_uc_buf->data,
  2935. QDF_DMA_TO_DEVICE, DP_MAC_ADDR_LEN,
  2936. &paddr_mcbuf);
  2937. if (status) {
  2938. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2939. "Mapping failure Error:%d", status);
  2940. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error, 1);
  2941. goto fail_map;
  2942. }
  2943. seg_info_new->frags[0].vaddr = (uint8_t *)mc_uc_buf;
  2944. seg_info_new->frags[0].paddr_lo = (uint32_t) paddr_mcbuf;
  2945. seg_info_new->frags[0].paddr_hi =
  2946. ((uint64_t) paddr_mcbuf >> 32);
  2947. seg_info_new->frags[0].len = DP_MAC_ADDR_LEN;
  2948. seg_info_new->frags[1] = data_frag;
  2949. seg_info_new->nbuf = nbuf_clone;
  2950. seg_info_new->frag_cnt = 2;
  2951. seg_info_new->total_len = len;
  2952. seg_info_new->next = NULL;
  2953. if (seg_info_head == NULL)
  2954. seg_info_head = seg_info_new;
  2955. else
  2956. seg_info_tail->next = seg_info_new;
  2957. seg_info_tail = seg_info_new;
  2958. }
  2959. if (!seg_info_head) {
  2960. goto free_return;
  2961. }
  2962. msdu_info.u.sg_info.curr_seg = seg_info_head;
  2963. msdu_info.num_seg = new_mac_cnt;
  2964. msdu_info.frm_type = dp_tx_frm_me;
  2965. DP_STATS_INC(vdev, tx_i.mcast_en.ucast, new_mac_cnt);
  2966. dp_tx_send_msdu_multiple(vdev, nbuf, &msdu_info);
  2967. while (seg_info_head->next) {
  2968. seg_info_new = seg_info_head;
  2969. seg_info_head = seg_info_head->next;
  2970. qdf_mem_free(seg_info_new);
  2971. }
  2972. qdf_mem_free(seg_info_head);
  2973. qdf_nbuf_unmap(pdev->soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  2974. qdf_nbuf_free(nbuf);
  2975. return new_mac_cnt;
  2976. fail_map:
  2977. qdf_nbuf_free(nbuf_clone);
  2978. fail_clone:
  2979. dp_tx_me_free_buf(pdev, mc_uc_buf);
  2980. fail_buf_alloc:
  2981. qdf_mem_free(seg_info_new);
  2982. fail_seg_alloc:
  2983. dp_tx_me_mem_free(pdev, seg_info_head);
  2984. free_return:
  2985. qdf_nbuf_unmap(pdev->soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  2986. qdf_nbuf_free(nbuf);
  2987. return 1;
  2988. }