sde_plane.c 131 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737
  1. /*
  2. * Copyright (C) 2014-2020 The Linux Foundation. All rights reserved.
  3. * Copyright (C) 2013 Red Hat
  4. * Author: Rob Clark <[email protected]>
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License version 2 as published by
  8. * the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful, but WITHOUT
  11. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  13. * more details.
  14. *
  15. * You should have received a copy of the GNU General Public License along with
  16. * this program. If not, see <http://www.gnu.org/licenses/>.
  17. */
  18. #define pr_fmt(fmt) "[drm:%s:%d] " fmt, __func__, __LINE__
  19. #include <linux/debugfs.h>
  20. #include <linux/dma-buf.h>
  21. #include <drm/sde_drm.h>
  22. #include <drm/msm_drm_pp.h>
  23. #include "msm_prop.h"
  24. #include "msm_drv.h"
  25. #include "sde_kms.h"
  26. #include "sde_fence.h"
  27. #include "sde_formats.h"
  28. #include "sde_hw_sspp.h"
  29. #include "sde_hw_catalog_format.h"
  30. #include "sde_trace.h"
  31. #include "sde_crtc.h"
  32. #include "sde_vbif.h"
  33. #include "sde_plane.h"
  34. #include "sde_color_processing.h"
  35. #define SDE_DEBUG_PLANE(pl, fmt, ...) SDE_DEBUG("plane%d " fmt,\
  36. (pl) ? (pl)->base.base.id : -1, ##__VA_ARGS__)
  37. #define SDE_ERROR_PLANE(pl, fmt, ...) SDE_ERROR("plane%d " fmt,\
  38. (pl) ? (pl)->base.base.id : -1, ##__VA_ARGS__)
  39. #define DECIMATED_DIMENSION(dim, deci) (((dim) + ((1 << (deci)) - 1)) >> (deci))
  40. #define PHASE_STEP_SHIFT 21
  41. #define PHASE_STEP_UNIT_SCALE ((int) (1 << PHASE_STEP_SHIFT))
  42. #define PHASE_RESIDUAL 15
  43. #define SHARP_STRENGTH_DEFAULT 32
  44. #define SHARP_EDGE_THR_DEFAULT 112
  45. #define SHARP_SMOOTH_THR_DEFAULT 8
  46. #define SHARP_NOISE_THR_DEFAULT 2
  47. #define SDE_NAME_SIZE 12
  48. #define SDE_PLANE_COLOR_FILL_FLAG BIT(31)
  49. #define TIME_MULTIPLEX_RECT(r0, r1, buffer_lines) \
  50. ((r0).y >= ((r1).y + (r1).h + buffer_lines))
  51. /* multirect rect index */
  52. enum {
  53. R0,
  54. R1,
  55. R_MAX
  56. };
  57. #define SDE_QSEED_DEFAULT_DYN_EXP 0x0
  58. #define DEFAULT_REFRESH_RATE 60
  59. /**
  60. * enum sde_plane_qos - Different qos configurations for each pipe
  61. *
  62. * @SDE_PLANE_QOS_VBLANK_CTRL: Setup VBLANK qos for the pipe.
  63. * @SDE_PLANE_QOS_VBLANK_AMORTIZE: Enables Amortization within pipe.
  64. * this configuration is mutually exclusive from VBLANK_CTRL.
  65. * @SDE_PLANE_QOS_PANIC_CTRL: Setup panic for the pipe.
  66. */
  67. enum sde_plane_qos {
  68. SDE_PLANE_QOS_VBLANK_CTRL = BIT(0),
  69. SDE_PLANE_QOS_VBLANK_AMORTIZE = BIT(1),
  70. SDE_PLANE_QOS_PANIC_CTRL = BIT(2),
  71. };
  72. /*
  73. * struct sde_plane - local sde plane structure
  74. * @aspace: address space pointer
  75. * @csc_cfg: Decoded user configuration for csc
  76. * @csc_usr_ptr: Points to csc_cfg if valid user config available
  77. * @csc_ptr: Points to sde_csc_cfg structure to use for current
  78. * @mplane_list: List of multirect planes of the same pipe
  79. * @catalog: Points to sde catalog structure
  80. * @revalidate: force revalidation of all the plane properties
  81. * @xin_halt_forced_clk: whether or not clocks were forced on for xin halt
  82. * @blob_rot_caps: Pointer to rotator capability blob
  83. */
  84. struct sde_plane {
  85. struct drm_plane base;
  86. struct mutex lock;
  87. enum sde_sspp pipe;
  88. uint32_t features; /* capabilities from catalog */
  89. uint32_t perf_features; /* perf capabilities from catalog */
  90. uint32_t nformats;
  91. uint32_t formats[64];
  92. struct sde_hw_pipe *pipe_hw;
  93. struct sde_hw_pipe_cfg pipe_cfg;
  94. struct sde_hw_sharp_cfg sharp_cfg;
  95. struct sde_hw_pipe_qos_cfg pipe_qos_cfg;
  96. uint32_t color_fill;
  97. bool is_error;
  98. bool is_rt_pipe;
  99. bool is_virtual;
  100. struct list_head mplane_list;
  101. struct sde_mdss_cfg *catalog;
  102. bool revalidate;
  103. bool xin_halt_forced_clk;
  104. struct sde_csc_cfg csc_cfg;
  105. struct sde_csc_cfg *csc_usr_ptr;
  106. struct sde_csc_cfg *csc_ptr;
  107. const struct sde_sspp_sub_blks *pipe_sblk;
  108. char pipe_name[SDE_NAME_SIZE];
  109. struct msm_property_info property_info;
  110. struct msm_property_data property_data[PLANE_PROP_COUNT];
  111. struct drm_property_blob *blob_info;
  112. struct drm_property_blob *blob_rot_caps;
  113. /* debugfs related stuff */
  114. struct dentry *debugfs_root;
  115. bool debugfs_default_scale;
  116. };
  117. #define to_sde_plane(x) container_of(x, struct sde_plane, base)
  118. static int plane_prop_array[PLANE_PROP_COUNT] = {SDE_PLANE_DIRTY_ALL};
  119. static struct sde_kms *_sde_plane_get_kms(struct drm_plane *plane)
  120. {
  121. struct msm_drm_private *priv;
  122. if (!plane || !plane->dev)
  123. return NULL;
  124. priv = plane->dev->dev_private;
  125. if (!priv)
  126. return NULL;
  127. return to_sde_kms(priv->kms);
  128. }
  129. static struct sde_hw_ctl *_sde_plane_get_hw_ctl(const struct drm_plane *plane)
  130. {
  131. struct drm_plane_state *pstate = NULL;
  132. struct drm_crtc *drm_crtc = NULL;
  133. struct sde_crtc *sde_crtc = NULL;
  134. struct sde_crtc_mixer *mixer = NULL;
  135. struct sde_hw_ctl *ctl = NULL;
  136. if (!plane) {
  137. DRM_ERROR("Invalid plane %pK\n", plane);
  138. return NULL;
  139. }
  140. pstate = plane->state;
  141. if (!pstate) {
  142. DRM_ERROR("Invalid plane state %pK\n", pstate);
  143. return NULL;
  144. }
  145. drm_crtc = pstate->crtc;
  146. if (!drm_crtc) {
  147. DRM_ERROR("Invalid drm_crtc %pK\n", drm_crtc);
  148. return NULL;
  149. }
  150. sde_crtc = to_sde_crtc(drm_crtc);
  151. if (!sde_crtc) {
  152. DRM_ERROR("invalid sde_crtc %pK\n", sde_crtc);
  153. return NULL;
  154. }
  155. /* it will always return the first mixer and single CTL */
  156. mixer = sde_crtc->mixers;
  157. if (!mixer) {
  158. DRM_ERROR("invalid mixer %pK\n", mixer);
  159. return NULL;
  160. }
  161. ctl = mixer->hw_ctl;
  162. if (!mixer) {
  163. DRM_ERROR("invalid ctl %pK\n", ctl);
  164. return NULL;
  165. }
  166. return ctl;
  167. }
  168. static bool sde_plane_enabled(const struct drm_plane_state *state)
  169. {
  170. return state && state->fb && state->crtc;
  171. }
  172. bool sde_plane_is_sec_ui_allowed(struct drm_plane *plane)
  173. {
  174. struct sde_plane *psde;
  175. if (!plane)
  176. return false;
  177. psde = to_sde_plane(plane);
  178. return !(psde->features & BIT(SDE_SSPP_BLOCK_SEC_UI));
  179. }
  180. void sde_plane_setup_src_split_order(struct drm_plane *plane,
  181. enum sde_sspp_multirect_index rect_mode, bool enable)
  182. {
  183. struct sde_plane *psde;
  184. if (!plane)
  185. return;
  186. psde = to_sde_plane(plane);
  187. if (psde->pipe_hw->ops.set_src_split_order)
  188. psde->pipe_hw->ops.set_src_split_order(psde->pipe_hw,
  189. rect_mode, enable);
  190. }
  191. void sde_plane_set_sid(struct drm_plane *plane, u32 vm)
  192. {
  193. struct sde_plane *psde;
  194. struct sde_kms *sde_kms;
  195. struct msm_drm_private *priv;
  196. if (!plane || !plane->dev) {
  197. SDE_ERROR("invalid plane %d\n");
  198. return;
  199. }
  200. priv = plane->dev->dev_private;
  201. if (!priv || !priv->kms) {
  202. SDE_ERROR("invalid KMS reference\n");
  203. return;
  204. }
  205. sde_kms = to_sde_kms(priv->kms);
  206. psde = to_sde_plane(plane);
  207. sde_hw_set_sspp_sid(sde_kms->hw_sid, psde->pipe, vm);
  208. }
  209. /**
  210. * _sde_plane_set_qos_lut - set danger, safe and creq LUT of the given plane
  211. * @plane: Pointer to drm plane
  212. * @crtc: Pointer to drm crtc to find refresh rate on mode
  213. * @fb: Pointer to framebuffer associated with the given plane
  214. */
  215. static void _sde_plane_set_qos_lut(struct drm_plane *plane,
  216. struct drm_crtc *crtc,
  217. struct drm_framebuffer *fb)
  218. {
  219. struct sde_plane *psde;
  220. const struct sde_format *fmt = NULL;
  221. u32 frame_rate, qos_count, fps_index = 0, lut_index, index;
  222. struct sde_perf_cfg *perf;
  223. struct sde_plane_state *pstate;
  224. if (!plane || !fb) {
  225. SDE_ERROR("invalid arguments\n");
  226. return;
  227. }
  228. psde = to_sde_plane(plane);
  229. pstate = to_sde_plane_state(plane->state);
  230. if (!psde->pipe_hw || !psde->pipe_sblk || !psde->catalog) {
  231. SDE_ERROR("invalid arguments\n");
  232. return;
  233. } else if (!psde->pipe_hw->ops.setup_qos_lut) {
  234. return;
  235. }
  236. frame_rate = crtc->mode.vrefresh;
  237. perf = &psde->catalog->perf;
  238. qos_count = perf->qos_refresh_count;
  239. while (qos_count && perf->qos_refresh_rate) {
  240. if (frame_rate >= perf->qos_refresh_rate[qos_count - 1]) {
  241. fps_index = qos_count - 1;
  242. break;
  243. }
  244. qos_count--;
  245. }
  246. if (!psde->is_rt_pipe) {
  247. lut_index = SDE_QOS_LUT_USAGE_NRT;
  248. } else {
  249. fmt = sde_get_sde_format_ext(
  250. fb->format->format,
  251. fb->modifier);
  252. if (fmt && SDE_FORMAT_IS_LINEAR(fmt) &&
  253. pstate->scaler3_cfg.enable)
  254. lut_index = SDE_QOS_LUT_USAGE_LINEAR_QSEED;
  255. else if (fmt && SDE_FORMAT_IS_LINEAR(fmt))
  256. lut_index = SDE_QOS_LUT_USAGE_LINEAR;
  257. else if (pstate->scaler3_cfg.enable)
  258. lut_index = SDE_QOS_LUT_USAGE_MACROTILE_QSEED;
  259. else
  260. lut_index = SDE_QOS_LUT_USAGE_MACROTILE;
  261. }
  262. index = (fps_index * SDE_QOS_LUT_USAGE_MAX) + lut_index;
  263. psde->pipe_qos_cfg.danger_lut = perf->danger_lut[index];
  264. psde->pipe_qos_cfg.safe_lut = perf->safe_lut[index];
  265. psde->pipe_qos_cfg.creq_lut = perf->creq_lut[index];
  266. trace_sde_perf_set_qos_luts(psde->pipe - SSPP_VIG0,
  267. (fmt) ? fmt->base.pixel_format : 0,
  268. (fmt) ? fmt->fetch_mode : 0,
  269. psde->pipe_qos_cfg.danger_lut,
  270. psde->pipe_qos_cfg.safe_lut,
  271. psde->pipe_qos_cfg.creq_lut);
  272. SDE_DEBUG(
  273. "plane%u: pnum:%d fmt:%4.4s fps:%d mode:%d luts[0x%x,0x%x 0x%llx]\n",
  274. plane->base.id,
  275. psde->pipe - SSPP_VIG0,
  276. fmt ? (char *)&fmt->base.pixel_format : NULL, frame_rate,
  277. fmt ? fmt->fetch_mode : -1,
  278. psde->pipe_qos_cfg.danger_lut,
  279. psde->pipe_qos_cfg.safe_lut,
  280. psde->pipe_qos_cfg.creq_lut);
  281. psde->pipe_hw->ops.setup_qos_lut(psde->pipe_hw, &psde->pipe_qos_cfg);
  282. }
  283. /**
  284. * _sde_plane_set_qos_ctrl - set QoS control of the given plane
  285. * @plane: Pointer to drm plane
  286. * @enable: true to enable QoS control
  287. * @flags: QoS control mode (enum sde_plane_qos)
  288. */
  289. static void _sde_plane_set_qos_ctrl(struct drm_plane *plane,
  290. bool enable, u32 flags)
  291. {
  292. struct sde_plane *psde;
  293. if (!plane) {
  294. SDE_ERROR("invalid arguments\n");
  295. return;
  296. }
  297. psde = to_sde_plane(plane);
  298. if (!psde->pipe_hw || !psde->pipe_sblk) {
  299. SDE_ERROR("invalid arguments\n");
  300. return;
  301. } else if (!psde->pipe_hw->ops.setup_qos_ctrl) {
  302. return;
  303. }
  304. if (flags & SDE_PLANE_QOS_VBLANK_CTRL) {
  305. psde->pipe_qos_cfg.creq_vblank = psde->pipe_sblk->creq_vblank;
  306. psde->pipe_qos_cfg.danger_vblank =
  307. psde->pipe_sblk->danger_vblank;
  308. psde->pipe_qos_cfg.vblank_en = enable;
  309. }
  310. if (flags & SDE_PLANE_QOS_VBLANK_AMORTIZE) {
  311. /* this feature overrules previous VBLANK_CTRL */
  312. psde->pipe_qos_cfg.vblank_en = false;
  313. psde->pipe_qos_cfg.creq_vblank = 0; /* clear vblank bits */
  314. }
  315. if (flags & SDE_PLANE_QOS_PANIC_CTRL)
  316. psde->pipe_qos_cfg.danger_safe_en = enable;
  317. if (!psde->is_rt_pipe) {
  318. psde->pipe_qos_cfg.vblank_en = false;
  319. psde->pipe_qos_cfg.danger_safe_en = false;
  320. }
  321. SDE_DEBUG("plane%u: pnum:%d ds:%d vb:%d pri[0x%x, 0x%x] is_rt:%d\n",
  322. plane->base.id,
  323. psde->pipe - SSPP_VIG0,
  324. psde->pipe_qos_cfg.danger_safe_en,
  325. psde->pipe_qos_cfg.vblank_en,
  326. psde->pipe_qos_cfg.creq_vblank,
  327. psde->pipe_qos_cfg.danger_vblank,
  328. psde->is_rt_pipe);
  329. psde->pipe_hw->ops.setup_qos_ctrl(psde->pipe_hw,
  330. &psde->pipe_qos_cfg);
  331. }
  332. void sde_plane_set_revalidate(struct drm_plane *plane, bool enable)
  333. {
  334. struct sde_plane *psde;
  335. if (!plane)
  336. return;
  337. psde = to_sde_plane(plane);
  338. psde->revalidate = enable;
  339. }
  340. int sde_plane_danger_signal_ctrl(struct drm_plane *plane, bool enable)
  341. {
  342. struct sde_plane *psde;
  343. int rc;
  344. if (!plane) {
  345. SDE_ERROR("invalid arguments\n");
  346. return -EINVAL;
  347. }
  348. psde = to_sde_plane(plane);
  349. if (!psde->is_rt_pipe)
  350. goto end;
  351. rc = pm_runtime_get_sync(plane->dev->dev);
  352. if (rc < 0) {
  353. SDE_ERROR("failed to enable power resource %d\n", rc);
  354. SDE_EVT32(rc, SDE_EVTLOG_ERROR);
  355. return rc;
  356. }
  357. _sde_plane_set_qos_ctrl(plane, enable, SDE_PLANE_QOS_PANIC_CTRL);
  358. pm_runtime_put_sync(plane->dev->dev);
  359. end:
  360. return 0;
  361. }
  362. /**
  363. * _sde_plane_set_ot_limit - set OT limit for the given plane
  364. * @plane: Pointer to drm plane
  365. * @crtc: Pointer to drm crtc
  366. */
  367. static void _sde_plane_set_ot_limit(struct drm_plane *plane,
  368. struct drm_crtc *crtc)
  369. {
  370. struct sde_plane *psde;
  371. struct sde_vbif_set_ot_params ot_params;
  372. struct msm_drm_private *priv;
  373. struct sde_kms *sde_kms;
  374. if (!plane || !plane->dev || !crtc) {
  375. SDE_ERROR("invalid arguments plane %d crtc %d\n",
  376. !plane, !crtc);
  377. return;
  378. }
  379. priv = plane->dev->dev_private;
  380. if (!priv || !priv->kms) {
  381. SDE_ERROR("invalid KMS reference\n");
  382. return;
  383. }
  384. sde_kms = to_sde_kms(priv->kms);
  385. psde = to_sde_plane(plane);
  386. if (!psde->pipe_hw) {
  387. SDE_ERROR("invalid pipe reference\n");
  388. return;
  389. }
  390. memset(&ot_params, 0, sizeof(ot_params));
  391. ot_params.xin_id = psde->pipe_hw->cap->xin_id;
  392. ot_params.num = psde->pipe_hw->idx - SSPP_NONE;
  393. ot_params.width = psde->pipe_cfg.src_rect.w;
  394. ot_params.height = psde->pipe_cfg.src_rect.h;
  395. ot_params.is_wfd = !psde->is_rt_pipe;
  396. ot_params.frame_rate = crtc->mode.vrefresh;
  397. ot_params.vbif_idx = VBIF_RT;
  398. ot_params.clk_ctrl = psde->pipe_hw->cap->clk_ctrl;
  399. ot_params.rd = true;
  400. sde_vbif_set_ot_limit(sde_kms, &ot_params);
  401. }
  402. /**
  403. * _sde_plane_set_vbif_qos - set vbif QoS for the given plane
  404. * @plane: Pointer to drm plane
  405. */
  406. static void _sde_plane_set_qos_remap(struct drm_plane *plane)
  407. {
  408. struct sde_plane *psde;
  409. struct sde_vbif_set_qos_params qos_params;
  410. struct msm_drm_private *priv;
  411. struct sde_kms *sde_kms;
  412. if (!plane || !plane->dev) {
  413. SDE_ERROR("invalid arguments\n");
  414. return;
  415. }
  416. priv = plane->dev->dev_private;
  417. if (!priv || !priv->kms) {
  418. SDE_ERROR("invalid KMS reference\n");
  419. return;
  420. }
  421. sde_kms = to_sde_kms(priv->kms);
  422. psde = to_sde_plane(plane);
  423. if (!psde->pipe_hw) {
  424. SDE_ERROR("invalid pipe reference\n");
  425. return;
  426. }
  427. memset(&qos_params, 0, sizeof(qos_params));
  428. qos_params.vbif_idx = VBIF_RT;
  429. qos_params.clk_ctrl = psde->pipe_hw->cap->clk_ctrl;
  430. qos_params.xin_id = psde->pipe_hw->cap->xin_id;
  431. qos_params.num = psde->pipe_hw->idx - SSPP_VIG0;
  432. qos_params.client_type = psde->is_rt_pipe ?
  433. VBIF_RT_CLIENT : VBIF_NRT_CLIENT;
  434. SDE_DEBUG("plane%d pipe:%d vbif:%d xin:%d rt:%d, clk_ctrl:%d\n",
  435. plane->base.id, qos_params.num,
  436. qos_params.vbif_idx,
  437. qos_params.xin_id, qos_params.client_type,
  438. qos_params.clk_ctrl);
  439. sde_vbif_set_qos_remap(sde_kms, &qos_params);
  440. }
  441. /**
  442. * _sde_plane_set_ts_prefill - set prefill with traffic shaper
  443. * @plane: Pointer to drm plane
  444. * @pstate: Pointer to sde plane state
  445. */
  446. static void _sde_plane_set_ts_prefill(struct drm_plane *plane,
  447. struct sde_plane_state *pstate)
  448. {
  449. struct sde_plane *psde;
  450. struct sde_hw_pipe_ts_cfg cfg;
  451. struct msm_drm_private *priv;
  452. struct sde_kms *sde_kms;
  453. if (!plane || !plane->dev) {
  454. SDE_ERROR("invalid arguments");
  455. return;
  456. }
  457. priv = plane->dev->dev_private;
  458. if (!priv || !priv->kms) {
  459. SDE_ERROR("invalid KMS reference\n");
  460. return;
  461. }
  462. sde_kms = to_sde_kms(priv->kms);
  463. psde = to_sde_plane(plane);
  464. if (!psde->pipe_hw) {
  465. SDE_ERROR("invalid pipe reference\n");
  466. return;
  467. }
  468. if (!psde->pipe_hw || !psde->pipe_hw->ops.setup_ts_prefill)
  469. return;
  470. _sde_plane_set_qos_ctrl(plane, false, SDE_PLANE_QOS_VBLANK_AMORTIZE);
  471. memset(&cfg, 0, sizeof(cfg));
  472. cfg.size = sde_plane_get_property(pstate,
  473. PLANE_PROP_PREFILL_SIZE);
  474. cfg.time = sde_plane_get_property(pstate,
  475. PLANE_PROP_PREFILL_TIME);
  476. SDE_DEBUG("plane%d size:%llu time:%llu\n",
  477. plane->base.id, cfg.size, cfg.time);
  478. SDE_EVT32_VERBOSE(DRMID(plane), cfg.size, cfg.time);
  479. psde->pipe_hw->ops.setup_ts_prefill(psde->pipe_hw, &cfg,
  480. pstate->multirect_index);
  481. }
  482. /* helper to update a state's input fence pointer from the property */
  483. static void _sde_plane_set_input_fence(struct sde_plane *psde,
  484. struct sde_plane_state *pstate, uint64_t fd)
  485. {
  486. if (!psde || !pstate) {
  487. SDE_ERROR("invalid arg(s), plane %d state %d\n",
  488. !psde, !pstate);
  489. return;
  490. }
  491. /* clear previous reference */
  492. if (pstate->input_fence)
  493. sde_sync_put(pstate->input_fence);
  494. /* get fence pointer for later */
  495. if (fd == 0)
  496. pstate->input_fence = NULL;
  497. else
  498. pstate->input_fence = sde_sync_get(fd);
  499. SDE_DEBUG_PLANE(psde, "0x%llX\n", fd);
  500. }
  501. int sde_plane_wait_input_fence(struct drm_plane *plane, uint32_t wait_ms)
  502. {
  503. struct sde_plane *psde;
  504. struct sde_plane_state *pstate;
  505. uint32_t prefix;
  506. void *input_fence;
  507. int ret = -EINVAL;
  508. signed long rc;
  509. if (!plane) {
  510. SDE_ERROR("invalid plane\n");
  511. } else if (!plane->state) {
  512. SDE_ERROR_PLANE(to_sde_plane(plane), "invalid state\n");
  513. } else {
  514. psde = to_sde_plane(plane);
  515. pstate = to_sde_plane_state(plane->state);
  516. input_fence = pstate->input_fence;
  517. if (input_fence) {
  518. prefix = sde_sync_get_name_prefix(input_fence);
  519. rc = sde_sync_wait(input_fence, wait_ms);
  520. switch (rc) {
  521. case 0:
  522. SDE_ERROR_PLANE(psde, "%ums timeout on %08X fd %d\n",
  523. wait_ms, prefix, sde_plane_get_property(pstate,
  524. PLANE_PROP_INPUT_FENCE));
  525. psde->is_error = true;
  526. sde_kms_timeline_status(plane->dev);
  527. ret = -ETIMEDOUT;
  528. break;
  529. case -ERESTARTSYS:
  530. SDE_ERROR_PLANE(psde,
  531. "%ums wait interrupted on %08X\n",
  532. wait_ms, prefix);
  533. psde->is_error = true;
  534. ret = -ERESTARTSYS;
  535. break;
  536. case -EINVAL:
  537. SDE_ERROR_PLANE(psde,
  538. "invalid fence param for %08X\n",
  539. prefix);
  540. psde->is_error = true;
  541. ret = -EINVAL;
  542. break;
  543. default:
  544. SDE_DEBUG_PLANE(psde, "signaled\n");
  545. ret = 0;
  546. break;
  547. }
  548. SDE_EVT32_VERBOSE(DRMID(plane), -ret, prefix);
  549. } else {
  550. ret = 0;
  551. }
  552. }
  553. return ret;
  554. }
  555. /**
  556. * _sde_plane_get_aspace: gets the address space based on the
  557. * fb_translation mode property
  558. */
  559. static int _sde_plane_get_aspace(
  560. struct sde_plane *psde,
  561. struct sde_plane_state *pstate,
  562. struct msm_gem_address_space **aspace)
  563. {
  564. struct sde_kms *kms;
  565. int mode;
  566. if (!psde || !pstate || !aspace) {
  567. SDE_ERROR("invalid parameters\n");
  568. return -EINVAL;
  569. }
  570. kms = _sde_plane_get_kms(&psde->base);
  571. if (!kms) {
  572. SDE_ERROR("invalid kms\n");
  573. return -EINVAL;
  574. }
  575. mode = sde_plane_get_property(pstate,
  576. PLANE_PROP_FB_TRANSLATION_MODE);
  577. switch (mode) {
  578. case SDE_DRM_FB_NON_SEC:
  579. *aspace = kms->aspace[MSM_SMMU_DOMAIN_UNSECURE];
  580. if (!aspace)
  581. return -EINVAL;
  582. break;
  583. case SDE_DRM_FB_SEC:
  584. *aspace = kms->aspace[MSM_SMMU_DOMAIN_SECURE];
  585. if (!aspace)
  586. return -EINVAL;
  587. break;
  588. case SDE_DRM_FB_NON_SEC_DIR_TRANS:
  589. case SDE_DRM_FB_SEC_DIR_TRANS:
  590. *aspace = NULL;
  591. break;
  592. default:
  593. SDE_ERROR("invalid fb_translation mode:%d\n", mode);
  594. return -EFAULT;
  595. }
  596. return 0;
  597. }
  598. static inline void _sde_plane_set_scanout(struct drm_plane *plane,
  599. struct sde_plane_state *pstate,
  600. struct sde_hw_pipe_cfg *pipe_cfg,
  601. struct drm_framebuffer *fb)
  602. {
  603. struct sde_plane *psde;
  604. struct msm_gem_address_space *aspace = NULL;
  605. int ret, mode;
  606. bool secure = false;
  607. if (!plane || !pstate || !pipe_cfg || !fb) {
  608. SDE_ERROR(
  609. "invalid arg(s), plane %d state %d cfg %d fb %d\n",
  610. !plane, !pstate, !pipe_cfg, !fb);
  611. return;
  612. }
  613. psde = to_sde_plane(plane);
  614. if (!psde->pipe_hw) {
  615. SDE_ERROR_PLANE(psde, "invalid pipe_hw\n");
  616. return;
  617. }
  618. ret = _sde_plane_get_aspace(psde, pstate, &aspace);
  619. if (ret) {
  620. SDE_ERROR_PLANE(psde, "Failed to get aspace %d\n", ret);
  621. return;
  622. }
  623. /*
  624. * framebuffer prepare is deferred for prepare_fb calls that
  625. * happen during the transition from secure to non-secure.
  626. * Handle the prepare at this point for such cases. This can be
  627. * expected for one or two frames during the transition.
  628. */
  629. if (aspace && pstate->defer_prepare_fb) {
  630. SDE_EVT32(DRMID(plane), psde->pipe, aspace->domain_attached);
  631. ret = msm_framebuffer_prepare(fb, pstate->aspace);
  632. if (ret) {
  633. SDE_ERROR_PLANE(psde,
  634. "failed to prepare framebuffer %d\n", ret);
  635. return;
  636. }
  637. pstate->defer_prepare_fb = false;
  638. }
  639. mode = sde_plane_get_property(pstate, PLANE_PROP_FB_TRANSLATION_MODE);
  640. if ((mode == SDE_DRM_FB_SEC) || (mode == SDE_DRM_FB_SEC_DIR_TRANS))
  641. secure = true;
  642. ret = sde_format_populate_layout(aspace, fb, &pipe_cfg->layout);
  643. if (ret == -EAGAIN)
  644. SDE_DEBUG_PLANE(psde, "not updating same src addrs\n");
  645. else if (ret) {
  646. SDE_ERROR_PLANE(psde, "failed to get format layout, %d\n", ret);
  647. /*
  648. * Force solid fill color on error. This is to prevent
  649. * smmu faults during secure session transition.
  650. */
  651. psde->is_error = true;
  652. } else if (psde->pipe_hw->ops.setup_sourceaddress) {
  653. SDE_EVT32_VERBOSE(psde->pipe_hw->idx,
  654. pipe_cfg->layout.width,
  655. pipe_cfg->layout.height,
  656. pipe_cfg->layout.plane_addr[0],
  657. pipe_cfg->layout.plane_size[0],
  658. pipe_cfg->layout.plane_addr[1],
  659. pipe_cfg->layout.plane_size[1],
  660. pipe_cfg->layout.plane_addr[2],
  661. pipe_cfg->layout.plane_size[2],
  662. pipe_cfg->layout.plane_addr[3],
  663. pipe_cfg->layout.plane_size[3],
  664. pstate->multirect_index,
  665. secure);
  666. psde->pipe_hw->ops.setup_sourceaddress(psde->pipe_hw, pipe_cfg,
  667. pstate->multirect_index);
  668. }
  669. }
  670. static int _sde_plane_setup_scaler3_lut(struct sde_plane *psde,
  671. struct sde_plane_state *pstate)
  672. {
  673. struct sde_hw_scaler3_cfg *cfg;
  674. int ret = 0;
  675. if (!psde || !pstate) {
  676. SDE_ERROR("invalid args\n");
  677. return -EINVAL;
  678. }
  679. cfg = &pstate->scaler3_cfg;
  680. cfg->dir_lut = msm_property_get_blob(
  681. &psde->property_info,
  682. &pstate->property_state, &cfg->dir_len,
  683. PLANE_PROP_SCALER_LUT_ED);
  684. cfg->cir_lut = msm_property_get_blob(
  685. &psde->property_info,
  686. &pstate->property_state, &cfg->cir_len,
  687. PLANE_PROP_SCALER_LUT_CIR);
  688. cfg->sep_lut = msm_property_get_blob(
  689. &psde->property_info,
  690. &pstate->property_state, &cfg->sep_len,
  691. PLANE_PROP_SCALER_LUT_SEP);
  692. if (!cfg->dir_lut || !cfg->cir_lut || !cfg->sep_lut)
  693. ret = -ENODATA;
  694. return ret;
  695. }
  696. static int _sde_plane_setup_scaler3lite_lut(struct sde_plane *psde,
  697. struct sde_plane_state *pstate)
  698. {
  699. struct sde_hw_scaler3_cfg *cfg;
  700. cfg = &pstate->scaler3_cfg;
  701. cfg->sep_lut = msm_property_get_blob(
  702. &psde->property_info,
  703. &pstate->property_state, &cfg->sep_len,
  704. PLANE_PROP_SCALER_LUT_SEP);
  705. return cfg->sep_lut ? 0 : -ENODATA;
  706. }
  707. static void _sde_plane_setup_scaler3(struct sde_plane *psde,
  708. struct sde_plane_state *pstate, const struct sde_format *fmt,
  709. uint32_t chroma_subsmpl_h, uint32_t chroma_subsmpl_v)
  710. {
  711. uint32_t decimated, i, src_w, src_h, dst_w, dst_h, src_h_pre_down;
  712. struct sde_hw_scaler3_cfg *scale_cfg;
  713. bool pre_down_supported = (psde->features & BIT(SDE_SSPP_PREDOWNSCALE));
  714. bool inline_rotation = (pstate->rotation & DRM_MODE_ROTATE_90);
  715. if (!fmt || !chroma_subsmpl_h || !chroma_subsmpl_v) {
  716. SDE_ERROR("fmt %d smp_h %d smp_v %d\n", !fmt,
  717. chroma_subsmpl_h, chroma_subsmpl_v);
  718. return;
  719. }
  720. scale_cfg = &pstate->scaler3_cfg;
  721. src_w = psde->pipe_cfg.src_rect.w;
  722. src_h = psde->pipe_cfg.src_rect.h;
  723. dst_w = psde->pipe_cfg.dst_rect.w;
  724. dst_h = psde->pipe_cfg.dst_rect.h;
  725. memset(scale_cfg, 0, sizeof(*scale_cfg));
  726. memset(&pstate->pixel_ext, 0, sizeof(struct sde_hw_pixel_ext));
  727. /*
  728. * For inline rotation cases, scaler config is post-rotation,
  729. * so swap the dimensions here. However, pixel extension will
  730. * need pre-rotation settings, this will be corrected below
  731. * when calculating pixel extension settings.
  732. */
  733. if (inline_rotation)
  734. swap(src_w, src_h);
  735. decimated = DECIMATED_DIMENSION(src_w,
  736. psde->pipe_cfg.horz_decimation);
  737. scale_cfg->phase_step_x[SDE_SSPP_COMP_0] =
  738. mult_frac((1 << PHASE_STEP_SHIFT), decimated, dst_w);
  739. decimated = DECIMATED_DIMENSION(src_h,
  740. psde->pipe_cfg.vert_decimation);
  741. scale_cfg->phase_step_y[SDE_SSPP_COMP_0] =
  742. mult_frac((1 << PHASE_STEP_SHIFT), decimated, dst_h);
  743. scale_cfg->phase_step_y[SDE_SSPP_COMP_1_2] =
  744. scale_cfg->phase_step_y[SDE_SSPP_COMP_0] / chroma_subsmpl_v;
  745. scale_cfg->phase_step_x[SDE_SSPP_COMP_1_2] =
  746. scale_cfg->phase_step_x[SDE_SSPP_COMP_0] / chroma_subsmpl_h;
  747. scale_cfg->phase_step_x[SDE_SSPP_COMP_2] =
  748. scale_cfg->phase_step_x[SDE_SSPP_COMP_1_2];
  749. scale_cfg->phase_step_y[SDE_SSPP_COMP_2] =
  750. scale_cfg->phase_step_y[SDE_SSPP_COMP_1_2];
  751. scale_cfg->phase_step_x[SDE_SSPP_COMP_3] =
  752. scale_cfg->phase_step_x[SDE_SSPP_COMP_0];
  753. scale_cfg->phase_step_y[SDE_SSPP_COMP_3] =
  754. scale_cfg->phase_step_y[SDE_SSPP_COMP_0];
  755. for (i = 0; i < SDE_MAX_PLANES; i++) {
  756. /*
  757. * For inline rotation cases with pre-downscaling enabled
  758. * set x pre-downscale value if required. Only x direction
  759. * is currently supported. Use src_h as values have been swapped
  760. * and x direction corresponds to height value.
  761. */
  762. src_h_pre_down = src_h;
  763. if (pre_down_supported && inline_rotation) {
  764. if (i == 0 && (src_h > mult_frac(dst_h, 11, 5)))
  765. src_h_pre_down = src_h / 2;
  766. }
  767. scale_cfg->src_width[i] = DECIMATED_DIMENSION(src_w,
  768. psde->pipe_cfg.horz_decimation);
  769. scale_cfg->src_height[i] = DECIMATED_DIMENSION(src_h_pre_down,
  770. psde->pipe_cfg.vert_decimation);
  771. if (i == SDE_SSPP_COMP_1_2 || i == SDE_SSPP_COMP_2) {
  772. scale_cfg->src_width[i] /= chroma_subsmpl_h;
  773. scale_cfg->src_height[i] /= chroma_subsmpl_v;
  774. }
  775. scale_cfg->preload_x[i] = psde->pipe_sblk->scaler_blk.h_preload;
  776. scale_cfg->preload_y[i] = psde->pipe_sblk->scaler_blk.v_preload;
  777. /* For pixel extension we need the pre-rotated orientation */
  778. if (inline_rotation) {
  779. pstate->pixel_ext.num_ext_pxls_top[i] =
  780. scale_cfg->src_width[i];
  781. pstate->pixel_ext.num_ext_pxls_left[i] =
  782. scale_cfg->src_height[i];
  783. } else {
  784. pstate->pixel_ext.num_ext_pxls_top[i] =
  785. scale_cfg->src_height[i];
  786. pstate->pixel_ext.num_ext_pxls_left[i] =
  787. scale_cfg->src_width[i];
  788. }
  789. }
  790. if ((!(SDE_FORMAT_IS_YUV(fmt)) && (src_h == dst_h)
  791. && (src_w == dst_w) && !inline_rotation) ||
  792. pstate->multirect_mode)
  793. return;
  794. SDE_DEBUG_PLANE(psde,
  795. "setting bilinear: src:%dx%d dst:%dx%d chroma:%dx%d fmt:%x\n",
  796. src_w, src_h, dst_w, dst_h,
  797. chroma_subsmpl_v, chroma_subsmpl_h,
  798. fmt->base.pixel_format);
  799. scale_cfg->dst_width = dst_w;
  800. scale_cfg->dst_height = dst_h;
  801. scale_cfg->y_rgb_filter_cfg = SDE_SCALE_BIL;
  802. scale_cfg->uv_filter_cfg = SDE_SCALE_BIL;
  803. scale_cfg->alpha_filter_cfg = SDE_SCALE_ALPHA_BIL;
  804. scale_cfg->lut_flag = 0;
  805. scale_cfg->blend_cfg = 1;
  806. scale_cfg->enable = 1;
  807. scale_cfg->dyn_exp_disabled = SDE_QSEED_DEFAULT_DYN_EXP;
  808. }
  809. /**
  810. * _sde_plane_setup_scaler2 - determine default scaler phase steps/filter type
  811. * @psde: Pointer to SDE plane object
  812. * @src: Source size
  813. * @dst: Destination size
  814. * @phase_steps: Pointer to output array for phase steps
  815. * @filter: Pointer to output array for filter type
  816. * @fmt: Pointer to format definition
  817. * @chroma_subsampling: Subsampling amount for chroma channel
  818. *
  819. * Returns: 0 on success
  820. */
  821. static int _sde_plane_setup_scaler2(struct sde_plane *psde,
  822. uint32_t src, uint32_t dst, uint32_t *phase_steps,
  823. enum sde_hw_filter *filter, const struct sde_format *fmt,
  824. uint32_t chroma_subsampling)
  825. {
  826. if (!psde || !phase_steps || !filter || !fmt) {
  827. SDE_ERROR(
  828. "invalid arg(s), plane %d phase %d filter %d fmt %d\n",
  829. !psde, !phase_steps, !filter, !fmt);
  830. return -EINVAL;
  831. }
  832. /* calculate phase steps, leave init phase as zero */
  833. phase_steps[SDE_SSPP_COMP_0] =
  834. mult_frac(1 << PHASE_STEP_SHIFT, src, dst);
  835. phase_steps[SDE_SSPP_COMP_1_2] =
  836. phase_steps[SDE_SSPP_COMP_0] / chroma_subsampling;
  837. phase_steps[SDE_SSPP_COMP_2] = phase_steps[SDE_SSPP_COMP_1_2];
  838. phase_steps[SDE_SSPP_COMP_3] = phase_steps[SDE_SSPP_COMP_0];
  839. /* calculate scaler config, if necessary */
  840. if (SDE_FORMAT_IS_YUV(fmt) || src != dst) {
  841. filter[SDE_SSPP_COMP_3] =
  842. (src <= dst) ? SDE_SCALE_FILTER_BIL :
  843. SDE_SCALE_FILTER_PCMN;
  844. if (SDE_FORMAT_IS_YUV(fmt)) {
  845. filter[SDE_SSPP_COMP_0] = SDE_SCALE_FILTER_CA;
  846. filter[SDE_SSPP_COMP_1_2] = filter[SDE_SSPP_COMP_3];
  847. } else {
  848. filter[SDE_SSPP_COMP_0] = filter[SDE_SSPP_COMP_3];
  849. filter[SDE_SSPP_COMP_1_2] =
  850. SDE_SCALE_FILTER_NEAREST;
  851. }
  852. } else {
  853. /* disable scaler */
  854. filter[SDE_SSPP_COMP_0] = SDE_SCALE_FILTER_MAX;
  855. filter[SDE_SSPP_COMP_1_2] = SDE_SCALE_FILTER_MAX;
  856. filter[SDE_SSPP_COMP_3] = SDE_SCALE_FILTER_MAX;
  857. }
  858. return 0;
  859. }
  860. /**
  861. * _sde_plane_setup_pixel_ext - determine default pixel extension values
  862. * @psde: Pointer to SDE plane object
  863. * @src: Source size
  864. * @dst: Destination size
  865. * @decimated_src: Source size after decimation, if any
  866. * @phase_steps: Pointer to output array for phase steps
  867. * @out_src: Output array for pixel extension values
  868. * @out_edge1: Output array for pixel extension first edge
  869. * @out_edge2: Output array for pixel extension second edge
  870. * @filter: Pointer to array for filter type
  871. * @fmt: Pointer to format definition
  872. * @chroma_subsampling: Subsampling amount for chroma channel
  873. * @post_compare: Whether to chroma subsampled source size for comparisions
  874. */
  875. static void _sde_plane_setup_pixel_ext(struct sde_plane *psde,
  876. uint32_t src, uint32_t dst, uint32_t decimated_src,
  877. uint32_t *phase_steps, uint32_t *out_src, int *out_edge1,
  878. int *out_edge2, enum sde_hw_filter *filter,
  879. const struct sde_format *fmt, uint32_t chroma_subsampling,
  880. bool post_compare)
  881. {
  882. int64_t edge1, edge2, caf;
  883. uint32_t src_work;
  884. int i, tmp;
  885. if (psde && phase_steps && out_src && out_edge1 &&
  886. out_edge2 && filter && fmt) {
  887. /* handle CAF for YUV formats */
  888. if (SDE_FORMAT_IS_YUV(fmt) && *filter == SDE_SCALE_FILTER_CA)
  889. caf = PHASE_STEP_UNIT_SCALE;
  890. else
  891. caf = 0;
  892. for (i = 0; i < SDE_MAX_PLANES; i++) {
  893. src_work = decimated_src;
  894. if (i == SDE_SSPP_COMP_1_2 || i == SDE_SSPP_COMP_2)
  895. src_work /= chroma_subsampling;
  896. if (post_compare)
  897. src = src_work;
  898. if (!SDE_FORMAT_IS_YUV(fmt) && (src == dst)) {
  899. /* unity */
  900. edge1 = 0;
  901. edge2 = 0;
  902. } else if (dst >= src) {
  903. /* upscale */
  904. edge1 = (1 << PHASE_RESIDUAL);
  905. edge1 -= caf;
  906. edge2 = (1 << PHASE_RESIDUAL);
  907. edge2 += (dst - 1) * *(phase_steps + i);
  908. edge2 -= (src_work - 1) * PHASE_STEP_UNIT_SCALE;
  909. edge2 += caf;
  910. edge2 = -(edge2);
  911. } else {
  912. /* downscale */
  913. edge1 = 0;
  914. edge2 = (dst - 1) * *(phase_steps + i);
  915. edge2 -= (src_work - 1) * PHASE_STEP_UNIT_SCALE;
  916. edge2 += *(phase_steps + i);
  917. edge2 = -(edge2);
  918. }
  919. /* only enable CAF for luma plane */
  920. caf = 0;
  921. /* populate output arrays */
  922. *(out_src + i) = src_work;
  923. /* edge updates taken from __pxl_extn_helper */
  924. if (edge1 >= 0) {
  925. tmp = (uint32_t)edge1;
  926. tmp >>= PHASE_STEP_SHIFT;
  927. *(out_edge1 + i) = -tmp;
  928. } else {
  929. tmp = (uint32_t)(-edge1);
  930. *(out_edge1 + i) =
  931. (tmp + PHASE_STEP_UNIT_SCALE - 1) >>
  932. PHASE_STEP_SHIFT;
  933. }
  934. if (edge2 >= 0) {
  935. tmp = (uint32_t)edge2;
  936. tmp >>= PHASE_STEP_SHIFT;
  937. *(out_edge2 + i) = -tmp;
  938. } else {
  939. tmp = (uint32_t)(-edge2);
  940. *(out_edge2 + i) =
  941. (tmp + PHASE_STEP_UNIT_SCALE - 1) >>
  942. PHASE_STEP_SHIFT;
  943. }
  944. }
  945. }
  946. }
  947. static inline void _sde_plane_setup_csc(struct sde_plane *psde)
  948. {
  949. static const struct sde_csc_cfg sde_csc_YUV2RGB_601L = {
  950. {
  951. /* S15.16 format */
  952. 0x00012A00, 0x00000000, 0x00019880,
  953. 0x00012A00, 0xFFFF9B80, 0xFFFF3000,
  954. 0x00012A00, 0x00020480, 0x00000000,
  955. },
  956. /* signed bias */
  957. { 0xfff0, 0xff80, 0xff80,},
  958. { 0x0, 0x0, 0x0,},
  959. /* unsigned clamp */
  960. { 0x10, 0xeb, 0x10, 0xf0, 0x10, 0xf0,},
  961. { 0x00, 0xff, 0x00, 0xff, 0x00, 0xff,},
  962. };
  963. static const struct sde_csc_cfg sde_csc10_YUV2RGB_601L = {
  964. {
  965. /* S15.16 format */
  966. 0x00012A00, 0x00000000, 0x00019880,
  967. 0x00012A00, 0xFFFF9B80, 0xFFFF3000,
  968. 0x00012A00, 0x00020480, 0x00000000,
  969. },
  970. /* signed bias */
  971. { 0xffc0, 0xfe00, 0xfe00,},
  972. { 0x0, 0x0, 0x0,},
  973. /* unsigned clamp */
  974. { 0x40, 0x3ac, 0x40, 0x3c0, 0x40, 0x3c0,},
  975. { 0x00, 0x3ff, 0x00, 0x3ff, 0x00, 0x3ff,},
  976. };
  977. if (!psde) {
  978. SDE_ERROR("invalid plane\n");
  979. return;
  980. }
  981. /* revert to kernel default if override not available */
  982. if (psde->csc_usr_ptr)
  983. psde->csc_ptr = psde->csc_usr_ptr;
  984. else if (BIT(SDE_SSPP_CSC_10BIT) & psde->features)
  985. psde->csc_ptr = (struct sde_csc_cfg *)&sde_csc10_YUV2RGB_601L;
  986. else
  987. psde->csc_ptr = (struct sde_csc_cfg *)&sde_csc_YUV2RGB_601L;
  988. SDE_DEBUG_PLANE(psde, "using 0x%X 0x%X 0x%X...\n",
  989. psde->csc_ptr->csc_mv[0],
  990. psde->csc_ptr->csc_mv[1],
  991. psde->csc_ptr->csc_mv[2]);
  992. }
  993. static void sde_color_process_plane_setup(struct drm_plane *plane)
  994. {
  995. struct sde_plane *psde;
  996. struct sde_plane_state *pstate;
  997. uint32_t hue, saturation, value, contrast;
  998. struct drm_msm_memcol *memcol = NULL;
  999. struct drm_msm_3d_gamut *vig_gamut = NULL;
  1000. struct drm_msm_igc_lut *igc = NULL;
  1001. struct drm_msm_pgc_lut *gc = NULL;
  1002. size_t memcol_sz = 0, size = 0;
  1003. struct sde_hw_cp_cfg hw_cfg = {};
  1004. struct sde_hw_ctl *ctl = _sde_plane_get_hw_ctl(plane);
  1005. psde = to_sde_plane(plane);
  1006. pstate = to_sde_plane_state(plane->state);
  1007. hue = (uint32_t) sde_plane_get_property(pstate, PLANE_PROP_HUE_ADJUST);
  1008. if (psde->pipe_hw->ops.setup_pa_hue)
  1009. psde->pipe_hw->ops.setup_pa_hue(psde->pipe_hw, &hue);
  1010. saturation = (uint32_t) sde_plane_get_property(pstate,
  1011. PLANE_PROP_SATURATION_ADJUST);
  1012. if (psde->pipe_hw->ops.setup_pa_sat)
  1013. psde->pipe_hw->ops.setup_pa_sat(psde->pipe_hw, &saturation);
  1014. value = (uint32_t) sde_plane_get_property(pstate,
  1015. PLANE_PROP_VALUE_ADJUST);
  1016. if (psde->pipe_hw->ops.setup_pa_val)
  1017. psde->pipe_hw->ops.setup_pa_val(psde->pipe_hw, &value);
  1018. contrast = (uint32_t) sde_plane_get_property(pstate,
  1019. PLANE_PROP_CONTRAST_ADJUST);
  1020. if (psde->pipe_hw->ops.setup_pa_cont)
  1021. psde->pipe_hw->ops.setup_pa_cont(psde->pipe_hw, &contrast);
  1022. if (psde->pipe_hw->ops.setup_pa_memcolor) {
  1023. /* Skin memory color setup */
  1024. memcol = msm_property_get_blob(&psde->property_info,
  1025. &pstate->property_state,
  1026. &memcol_sz,
  1027. PLANE_PROP_SKIN_COLOR);
  1028. psde->pipe_hw->ops.setup_pa_memcolor(psde->pipe_hw,
  1029. MEMCOLOR_SKIN, memcol);
  1030. /* Sky memory color setup */
  1031. memcol = msm_property_get_blob(&psde->property_info,
  1032. &pstate->property_state,
  1033. &memcol_sz,
  1034. PLANE_PROP_SKY_COLOR);
  1035. psde->pipe_hw->ops.setup_pa_memcolor(psde->pipe_hw,
  1036. MEMCOLOR_SKY, memcol);
  1037. /* Foliage memory color setup */
  1038. memcol = msm_property_get_blob(&psde->property_info,
  1039. &pstate->property_state,
  1040. &memcol_sz,
  1041. PLANE_PROP_FOLIAGE_COLOR);
  1042. psde->pipe_hw->ops.setup_pa_memcolor(psde->pipe_hw,
  1043. MEMCOLOR_FOLIAGE, memcol);
  1044. }
  1045. if (pstate->dirty & SDE_PLANE_DIRTY_VIG_GAMUT &&
  1046. psde->pipe_hw->ops.setup_vig_gamut) {
  1047. vig_gamut = msm_property_get_blob(&psde->property_info,
  1048. &pstate->property_state,
  1049. &size,
  1050. PLANE_PROP_VIG_GAMUT);
  1051. hw_cfg.last_feature = 0;
  1052. hw_cfg.ctl = ctl;
  1053. hw_cfg.len = sizeof(struct drm_msm_3d_gamut);
  1054. hw_cfg.payload = vig_gamut;
  1055. psde->pipe_hw->ops.setup_vig_gamut(psde->pipe_hw, &hw_cfg);
  1056. }
  1057. if (pstate->dirty & SDE_PLANE_DIRTY_VIG_IGC &&
  1058. psde->pipe_hw->ops.setup_vig_igc) {
  1059. igc = msm_property_get_blob(&psde->property_info,
  1060. &pstate->property_state,
  1061. &size,
  1062. PLANE_PROP_VIG_IGC);
  1063. hw_cfg.last_feature = 0;
  1064. hw_cfg.ctl = ctl;
  1065. hw_cfg.len = sizeof(struct drm_msm_igc_lut);
  1066. hw_cfg.payload = igc;
  1067. psde->pipe_hw->ops.setup_vig_igc(psde->pipe_hw, &hw_cfg);
  1068. }
  1069. if (pstate->dirty & SDE_PLANE_DIRTY_DMA_IGC &&
  1070. psde->pipe_hw->ops.setup_dma_igc) {
  1071. igc = msm_property_get_blob(&psde->property_info,
  1072. &pstate->property_state,
  1073. &size,
  1074. PLANE_PROP_DMA_IGC);
  1075. hw_cfg.last_feature = 0;
  1076. hw_cfg.ctl = ctl;
  1077. hw_cfg.len = sizeof(struct drm_msm_igc_lut);
  1078. hw_cfg.payload = igc;
  1079. psde->pipe_hw->ops.setup_dma_igc(psde->pipe_hw, &hw_cfg,
  1080. pstate->multirect_index);
  1081. }
  1082. if (pstate->dirty & SDE_PLANE_DIRTY_DMA_GC &&
  1083. psde->pipe_hw->ops.setup_dma_gc) {
  1084. gc = msm_property_get_blob(&psde->property_info,
  1085. &pstate->property_state,
  1086. &size,
  1087. PLANE_PROP_DMA_GC);
  1088. hw_cfg.last_feature = 0;
  1089. hw_cfg.ctl = ctl;
  1090. hw_cfg.len = sizeof(struct drm_msm_pgc_lut);
  1091. hw_cfg.payload = gc;
  1092. psde->pipe_hw->ops.setup_dma_gc(psde->pipe_hw, &hw_cfg,
  1093. pstate->multirect_index);
  1094. }
  1095. }
  1096. static void _sde_plane_setup_scaler(struct sde_plane *psde,
  1097. struct sde_plane_state *pstate,
  1098. const struct sde_format *fmt, bool color_fill)
  1099. {
  1100. struct sde_hw_pixel_ext *pe;
  1101. uint32_t chroma_subsmpl_h, chroma_subsmpl_v;
  1102. const struct drm_format_info *info = NULL;
  1103. if (!psde || !fmt || !pstate) {
  1104. SDE_ERROR("invalid arg(s), plane %d fmt %d state %d\n",
  1105. !psde, !fmt, !pstate);
  1106. return;
  1107. }
  1108. info = drm_format_info(fmt->base.pixel_format);
  1109. pe = &pstate->pixel_ext;
  1110. psde->pipe_cfg.horz_decimation =
  1111. sde_plane_get_property(pstate, PLANE_PROP_H_DECIMATE);
  1112. psde->pipe_cfg.vert_decimation =
  1113. sde_plane_get_property(pstate, PLANE_PROP_V_DECIMATE);
  1114. /* don't chroma subsample if decimating */
  1115. chroma_subsmpl_h = psde->pipe_cfg.horz_decimation ? 1 : info->hsub;
  1116. chroma_subsmpl_v = psde->pipe_cfg.vert_decimation ? 1 : info->vsub;
  1117. /* update scaler */
  1118. if (psde->features & BIT(SDE_SSPP_SCALER_QSEED3) ||
  1119. (psde->features & BIT(SDE_SSPP_SCALER_QSEED3LITE))) {
  1120. int rc = -EINVAL;
  1121. if (!color_fill && !psde->debugfs_default_scale)
  1122. rc = is_qseed3_rev_qseed3lite(psde->pipe_hw->catalog) ?
  1123. _sde_plane_setup_scaler3lite_lut(psde, pstate) :
  1124. _sde_plane_setup_scaler3_lut(psde, pstate);
  1125. if (rc || pstate->scaler_check_state !=
  1126. SDE_PLANE_SCLCHECK_SCALER_V2) {
  1127. SDE_EVT32_VERBOSE(DRMID(&psde->base), color_fill,
  1128. pstate->scaler_check_state,
  1129. psde->debugfs_default_scale, rc,
  1130. psde->pipe_cfg.src_rect.w,
  1131. psde->pipe_cfg.src_rect.h,
  1132. psde->pipe_cfg.dst_rect.w,
  1133. psde->pipe_cfg.dst_rect.h,
  1134. pstate->multirect_mode);
  1135. /* calculate default config for QSEED3 */
  1136. _sde_plane_setup_scaler3(psde, pstate, fmt,
  1137. chroma_subsmpl_h, chroma_subsmpl_v);
  1138. }
  1139. } else if (pstate->scaler_check_state != SDE_PLANE_SCLCHECK_SCALER_V1 ||
  1140. color_fill || psde->debugfs_default_scale) {
  1141. uint32_t deci_dim, i;
  1142. /* calculate default configuration for QSEED2 */
  1143. memset(pe, 0, sizeof(struct sde_hw_pixel_ext));
  1144. SDE_DEBUG_PLANE(psde, "default config\n");
  1145. deci_dim = DECIMATED_DIMENSION(psde->pipe_cfg.src_rect.w,
  1146. psde->pipe_cfg.horz_decimation);
  1147. _sde_plane_setup_scaler2(psde,
  1148. deci_dim,
  1149. psde->pipe_cfg.dst_rect.w,
  1150. pe->phase_step_x,
  1151. pe->horz_filter, fmt, chroma_subsmpl_h);
  1152. if (SDE_FORMAT_IS_YUV(fmt))
  1153. deci_dim &= ~0x1;
  1154. _sde_plane_setup_pixel_ext(psde, psde->pipe_cfg.src_rect.w,
  1155. psde->pipe_cfg.dst_rect.w, deci_dim,
  1156. pe->phase_step_x,
  1157. pe->roi_w,
  1158. pe->num_ext_pxls_left,
  1159. pe->num_ext_pxls_right, pe->horz_filter, fmt,
  1160. chroma_subsmpl_h, 0);
  1161. deci_dim = DECIMATED_DIMENSION(psde->pipe_cfg.src_rect.h,
  1162. psde->pipe_cfg.vert_decimation);
  1163. _sde_plane_setup_scaler2(psde,
  1164. deci_dim,
  1165. psde->pipe_cfg.dst_rect.h,
  1166. pe->phase_step_y,
  1167. pe->vert_filter, fmt, chroma_subsmpl_v);
  1168. _sde_plane_setup_pixel_ext(psde, psde->pipe_cfg.src_rect.h,
  1169. psde->pipe_cfg.dst_rect.h, deci_dim,
  1170. pe->phase_step_y,
  1171. pe->roi_h,
  1172. pe->num_ext_pxls_top,
  1173. pe->num_ext_pxls_btm, pe->vert_filter, fmt,
  1174. chroma_subsmpl_v, 1);
  1175. for (i = 0; i < SDE_MAX_PLANES; i++) {
  1176. if (pe->num_ext_pxls_left[i] >= 0)
  1177. pe->left_rpt[i] = pe->num_ext_pxls_left[i];
  1178. else
  1179. pe->left_ftch[i] = pe->num_ext_pxls_left[i];
  1180. if (pe->num_ext_pxls_right[i] >= 0)
  1181. pe->right_rpt[i] = pe->num_ext_pxls_right[i];
  1182. else
  1183. pe->right_ftch[i] = pe->num_ext_pxls_right[i];
  1184. if (pe->num_ext_pxls_top[i] >= 0)
  1185. pe->top_rpt[i] = pe->num_ext_pxls_top[i];
  1186. else
  1187. pe->top_ftch[i] = pe->num_ext_pxls_top[i];
  1188. if (pe->num_ext_pxls_btm[i] >= 0)
  1189. pe->btm_rpt[i] = pe->num_ext_pxls_btm[i];
  1190. else
  1191. pe->btm_ftch[i] = pe->num_ext_pxls_btm[i];
  1192. }
  1193. }
  1194. if (psde->pipe_hw->ops.setup_pre_downscale)
  1195. psde->pipe_hw->ops.setup_pre_downscale(psde->pipe_hw,
  1196. &pstate->pre_down);
  1197. }
  1198. /**
  1199. * _sde_plane_color_fill - enables color fill on plane
  1200. * @psde: Pointer to SDE plane object
  1201. * @color: RGB fill color value, [23..16] Blue, [15..8] Green, [7..0] Red
  1202. * @alpha: 8-bit fill alpha value, 255 selects 100% alpha
  1203. * Returns: 0 on success
  1204. */
  1205. static int _sde_plane_color_fill(struct sde_plane *psde,
  1206. uint32_t color, uint32_t alpha)
  1207. {
  1208. const struct sde_format *fmt;
  1209. const struct drm_plane *plane;
  1210. struct sde_plane_state *pstate;
  1211. bool blend_enable = true;
  1212. if (!psde || !psde->base.state) {
  1213. SDE_ERROR("invalid plane\n");
  1214. return -EINVAL;
  1215. }
  1216. if (!psde->pipe_hw) {
  1217. SDE_ERROR_PLANE(psde, "invalid plane h/w pointer\n");
  1218. return -EINVAL;
  1219. }
  1220. plane = &psde->base;
  1221. pstate = to_sde_plane_state(plane->state);
  1222. SDE_DEBUG_PLANE(psde, "\n");
  1223. /*
  1224. * select fill format to match user property expectation,
  1225. * h/w only supports RGB variants
  1226. */
  1227. fmt = sde_get_sde_format(DRM_FORMAT_ABGR8888);
  1228. blend_enable = (SDE_DRM_BLEND_OP_OPAQUE !=
  1229. sde_plane_get_property(pstate, PLANE_PROP_BLEND_OP));
  1230. /* update sspp */
  1231. if (fmt && psde->pipe_hw->ops.setup_solidfill) {
  1232. psde->pipe_hw->ops.setup_solidfill(psde->pipe_hw,
  1233. (color & 0xFFFFFF) | ((alpha & 0xFF) << 24),
  1234. pstate->multirect_index);
  1235. /* override scaler/decimation if solid fill */
  1236. psde->pipe_cfg.src_rect.x = 0;
  1237. psde->pipe_cfg.src_rect.y = 0;
  1238. psde->pipe_cfg.src_rect.w = psde->pipe_cfg.dst_rect.w;
  1239. psde->pipe_cfg.src_rect.h = psde->pipe_cfg.dst_rect.h;
  1240. _sde_plane_setup_scaler(psde, pstate, fmt, true);
  1241. if (psde->pipe_hw->ops.setup_format)
  1242. psde->pipe_hw->ops.setup_format(psde->pipe_hw,
  1243. fmt, blend_enable,
  1244. SDE_SSPP_SOLID_FILL,
  1245. pstate->multirect_index);
  1246. if (psde->pipe_hw->ops.setup_rects)
  1247. psde->pipe_hw->ops.setup_rects(psde->pipe_hw,
  1248. &psde->pipe_cfg,
  1249. pstate->multirect_index);
  1250. if (psde->pipe_hw->ops.setup_pe)
  1251. psde->pipe_hw->ops.setup_pe(psde->pipe_hw,
  1252. &pstate->pixel_ext);
  1253. if (psde->pipe_hw->ops.setup_scaler &&
  1254. pstate->multirect_index != SDE_SSPP_RECT_1) {
  1255. psde->pipe_hw->ctl = _sde_plane_get_hw_ctl(plane);
  1256. psde->pipe_hw->ops.setup_scaler(psde->pipe_hw,
  1257. &psde->pipe_cfg, &pstate->pixel_ext,
  1258. &pstate->scaler3_cfg);
  1259. }
  1260. }
  1261. return 0;
  1262. }
  1263. /**
  1264. * sde_plane_rot_atomic_check - verify rotator update of the given state
  1265. * @plane: Pointer to drm plane
  1266. * @state: Pointer to drm plane state to be validated
  1267. * return: 0 if success; error code otherwise
  1268. */
  1269. static int sde_plane_rot_atomic_check(struct drm_plane *plane,
  1270. struct drm_plane_state *state)
  1271. {
  1272. struct sde_plane *psde;
  1273. struct sde_plane_state *pstate, *old_pstate;
  1274. int ret = 0;
  1275. u32 rotation;
  1276. if (!plane || !state) {
  1277. SDE_ERROR("invalid plane/state\n");
  1278. return -EINVAL;
  1279. }
  1280. psde = to_sde_plane(plane);
  1281. pstate = to_sde_plane_state(state);
  1282. old_pstate = to_sde_plane_state(plane->state);
  1283. /* check inline rotation and simplify the transform */
  1284. rotation = drm_rotation_simplify(
  1285. state->rotation,
  1286. DRM_MODE_ROTATE_0 | DRM_MODE_ROTATE_90 |
  1287. DRM_MODE_REFLECT_X | DRM_MODE_REFLECT_Y);
  1288. if ((rotation & DRM_MODE_ROTATE_180) ||
  1289. (rotation & DRM_MODE_ROTATE_270)) {
  1290. SDE_ERROR_PLANE(psde,
  1291. "invalid rotation transform must be simplified 0x%x\n",
  1292. rotation);
  1293. ret = -EINVAL;
  1294. goto exit;
  1295. }
  1296. if (rotation & DRM_MODE_ROTATE_90) {
  1297. struct msm_drm_private *priv = plane->dev->dev_private;
  1298. struct sde_kms *sde_kms;
  1299. const struct msm_format *msm_fmt;
  1300. const struct sde_format *fmt;
  1301. struct sde_rect src;
  1302. bool q16_data = true;
  1303. POPULATE_RECT(&src, state->src_x, state->src_y,
  1304. state->src_w, state->src_h, q16_data);
  1305. /*
  1306. * DRM framework expects rotation flag in counter-clockwise
  1307. * direction and the HW expects in clockwise direction.
  1308. * Flip the flags to match with HW.
  1309. */
  1310. rotation ^= (DRM_MODE_REFLECT_X | DRM_MODE_REFLECT_Y);
  1311. if (!psde->pipe_sblk->in_rot_maxdwnscale_rt_num ||
  1312. !psde->pipe_sblk->in_rot_maxdwnscale_rt_denom ||
  1313. !psde->pipe_sblk->in_rot_maxdwnscale_nrt ||
  1314. !psde->pipe_sblk->in_rot_maxheight ||
  1315. !psde->pipe_sblk->in_rot_format_list ||
  1316. !(psde->features & BIT(SDE_SSPP_TRUE_INLINE_ROT))) {
  1317. SDE_ERROR_PLANE(psde,
  1318. "wrong config rt:%d/%d nrt:%d fmt:%d h:%d 0x%x\n",
  1319. !psde->pipe_sblk->in_rot_maxdwnscale_rt_num,
  1320. !psde->pipe_sblk->in_rot_maxdwnscale_rt_denom,
  1321. !psde->pipe_sblk->in_rot_maxdwnscale_nrt,
  1322. !psde->pipe_sblk->in_rot_format_list,
  1323. !psde->pipe_sblk->in_rot_maxheight,
  1324. psde->features);
  1325. ret = -EINVAL;
  1326. goto exit;
  1327. }
  1328. /* check for valid height */
  1329. if (src.h > psde->pipe_sblk->in_rot_maxheight) {
  1330. SDE_ERROR_PLANE(psde,
  1331. "invalid height for inline rot:%d max:%d\n",
  1332. src.h, psde->pipe_sblk->in_rot_maxheight);
  1333. ret = -EINVAL;
  1334. goto exit;
  1335. }
  1336. if (!sde_plane_enabled(state))
  1337. goto exit;
  1338. /* check for valid formats supported by inline rot */
  1339. sde_kms = to_sde_kms(priv->kms);
  1340. msm_fmt = msm_framebuffer_format(state->fb);
  1341. fmt = to_sde_format(msm_fmt);
  1342. ret = sde_format_validate_fmt(&sde_kms->base, fmt,
  1343. psde->pipe_sblk->in_rot_format_list);
  1344. }
  1345. exit:
  1346. pstate->rotation = rotation;
  1347. return ret;
  1348. }
  1349. static bool _sde_plane_halt_requests(struct drm_plane *plane,
  1350. uint32_t xin_id, bool halt_forced_clk, bool enable)
  1351. {
  1352. struct sde_plane *psde;
  1353. struct msm_drm_private *priv;
  1354. struct sde_vbif_set_xin_halt_params halt_params;
  1355. if (!plane || !plane->dev) {
  1356. SDE_ERROR("invalid arguments\n");
  1357. return false;
  1358. }
  1359. psde = to_sde_plane(plane);
  1360. if (!psde->pipe_hw || !psde->pipe_hw->cap) {
  1361. SDE_ERROR("invalid pipe reference\n");
  1362. return false;
  1363. }
  1364. priv = plane->dev->dev_private;
  1365. if (!priv || !priv->kms) {
  1366. SDE_ERROR("invalid KMS reference\n");
  1367. return false;
  1368. }
  1369. memset(&halt_params, 0, sizeof(halt_params));
  1370. halt_params.vbif_idx = VBIF_RT;
  1371. halt_params.xin_id = xin_id;
  1372. halt_params.clk_ctrl = psde->pipe_hw->cap->clk_ctrl;
  1373. halt_params.forced_on = halt_forced_clk;
  1374. halt_params.enable = enable;
  1375. return sde_vbif_set_xin_halt(to_sde_kms(priv->kms), &halt_params);
  1376. }
  1377. void sde_plane_halt_requests(struct drm_plane *plane, bool enable)
  1378. {
  1379. struct sde_plane *psde;
  1380. if (!plane) {
  1381. SDE_ERROR("invalid plane\n");
  1382. return;
  1383. }
  1384. psde = to_sde_plane(plane);
  1385. if (!psde->pipe_hw || !psde->pipe_hw->cap) {
  1386. SDE_ERROR("invalid pipe reference\n");
  1387. return;
  1388. }
  1389. SDE_EVT32(DRMID(plane), psde->xin_halt_forced_clk, enable);
  1390. psde->xin_halt_forced_clk =
  1391. _sde_plane_halt_requests(plane, psde->pipe_hw->cap->xin_id,
  1392. psde->xin_halt_forced_clk, enable);
  1393. }
  1394. void sde_plane_secure_ctrl_xin_client(struct drm_plane *plane,
  1395. struct drm_crtc *crtc)
  1396. {
  1397. struct sde_plane *psde;
  1398. if (!plane || !crtc) {
  1399. SDE_ERROR("invalid plane/crtc\n");
  1400. return;
  1401. }
  1402. psde = to_sde_plane(plane);
  1403. if (psde->features & BIT(SDE_SSPP_BLOCK_SEC_UI))
  1404. return;
  1405. /* do all VBIF programming for the sec-ui allowed SSPP */
  1406. _sde_plane_set_qos_remap(plane);
  1407. _sde_plane_set_ot_limit(plane, crtc);
  1408. }
  1409. /**
  1410. * sde_plane_rot_install_properties - install plane rotator properties
  1411. * @plane: Pointer to drm plane
  1412. * @catalog: Pointer to mdss configuration
  1413. * return: none
  1414. */
  1415. static void sde_plane_rot_install_properties(struct drm_plane *plane,
  1416. struct sde_mdss_cfg *catalog)
  1417. {
  1418. struct sde_plane *psde = to_sde_plane(plane);
  1419. unsigned long supported_rotations = DRM_MODE_ROTATE_0 |
  1420. DRM_MODE_REFLECT_X | DRM_MODE_REFLECT_Y;
  1421. int ret = 0;
  1422. if (!plane || !psde) {
  1423. SDE_ERROR("invalid plane\n");
  1424. return;
  1425. } else if (!catalog) {
  1426. SDE_ERROR("invalid catalog\n");
  1427. return;
  1428. }
  1429. if (psde->features & BIT(SDE_SSPP_TRUE_INLINE_ROT))
  1430. supported_rotations |= DRM_MODE_ROTATE_0 | DRM_MODE_ROTATE_90 |
  1431. DRM_MODE_ROTATE_180 | DRM_MODE_ROTATE_270;
  1432. ret = drm_plane_create_rotation_property(plane,
  1433. DRM_MODE_ROTATE_0, supported_rotations);
  1434. if (ret) {
  1435. DRM_ERROR("create rotation property failed: %d\n", ret);
  1436. return;
  1437. }
  1438. }
  1439. void sde_plane_clear_multirect(const struct drm_plane_state *drm_state)
  1440. {
  1441. struct sde_plane_state *pstate;
  1442. if (!drm_state)
  1443. return;
  1444. pstate = to_sde_plane_state(drm_state);
  1445. pstate->multirect_index = SDE_SSPP_RECT_SOLO;
  1446. pstate->multirect_mode = SDE_SSPP_MULTIRECT_NONE;
  1447. }
  1448. /**
  1449. * multi_rect validate API allows to validate only R0 and R1 RECT
  1450. * passing for each plane. Client of this API must not pass multiple
  1451. * plane which are not sharing same XIN client. Such calls will fail
  1452. * even though kernel client is passing valid multirect configuration.
  1453. */
  1454. int sde_plane_validate_multirect_v2(struct sde_multirect_plane_states *plane)
  1455. {
  1456. struct sde_plane_state *pstate[R_MAX];
  1457. const struct drm_plane_state *drm_state[R_MAX];
  1458. struct sde_rect src[R_MAX], dst[R_MAX];
  1459. struct sde_plane *sde_plane[R_MAX];
  1460. const struct sde_format *fmt[R_MAX];
  1461. int xin_id[R_MAX];
  1462. bool q16_data = true;
  1463. int i, j, buffer_lines, width_threshold[R_MAX];
  1464. unsigned int max_tile_height = 1;
  1465. bool parallel_fetch_qualified = true;
  1466. enum sde_sspp_multirect_mode mode = SDE_SSPP_MULTIRECT_NONE;
  1467. const struct msm_format *msm_fmt;
  1468. bool const_alpha_enable = true;
  1469. for (i = 0; i < R_MAX; i++) {
  1470. drm_state[i] = i ? plane->r1 : plane->r0;
  1471. if (!drm_state[i]) {
  1472. SDE_ERROR("drm plane state is NULL\n");
  1473. return -EINVAL;
  1474. }
  1475. pstate[i] = to_sde_plane_state(drm_state[i]);
  1476. sde_plane[i] = to_sde_plane(drm_state[i]->plane);
  1477. xin_id[i] = sde_plane[i]->pipe_hw->cap->xin_id;
  1478. for (j = 0; j < i; j++) {
  1479. if (xin_id[i] != xin_id[j]) {
  1480. SDE_ERROR_PLANE(sde_plane[i],
  1481. "invalid multirect validate call base:%d xin_id:%d curr:%d xin:%d\n",
  1482. j, xin_id[j], i, xin_id[i]);
  1483. return -EINVAL;
  1484. }
  1485. }
  1486. msm_fmt = msm_framebuffer_format(drm_state[i]->fb);
  1487. if (!msm_fmt) {
  1488. SDE_ERROR_PLANE(sde_plane[i], "null fb\n");
  1489. return -EINVAL;
  1490. }
  1491. fmt[i] = to_sde_format(msm_fmt);
  1492. if (SDE_FORMAT_IS_UBWC(fmt[i]) &&
  1493. (fmt[i]->tile_height > max_tile_height))
  1494. max_tile_height = fmt[i]->tile_height;
  1495. POPULATE_RECT(&src[i], drm_state[i]->src_x, drm_state[i]->src_y,
  1496. drm_state[i]->src_w, drm_state[i]->src_h, q16_data);
  1497. POPULATE_RECT(&dst[i], drm_state[i]->crtc_x,
  1498. drm_state[i]->crtc_y, drm_state[i]->crtc_w,
  1499. drm_state[i]->crtc_h, !q16_data);
  1500. if (src[i].w != dst[i].w || src[i].h != dst[i].h) {
  1501. SDE_ERROR_PLANE(sde_plane[i],
  1502. "scaling is not supported in multirect mode\n");
  1503. return -EINVAL;
  1504. }
  1505. if (pstate[i]->rotation & DRM_MODE_ROTATE_90) {
  1506. SDE_ERROR_PLANE(sde_plane[i],
  1507. "inline rotation is not supported in mulirect mode\n");
  1508. return -EINVAL;
  1509. }
  1510. if (SDE_FORMAT_IS_YUV(fmt[i])) {
  1511. SDE_ERROR_PLANE(sde_plane[i],
  1512. "Unsupported format for multirect mode\n");
  1513. return -EINVAL;
  1514. }
  1515. /**
  1516. * SSPP PD_MEM is split half - one for each RECT.
  1517. * Tiled formats need 5 lines of buffering while fetching
  1518. * whereas linear formats need only 2 lines.
  1519. * So we cannot support more than half of the supported SSPP
  1520. * width for tiled formats.
  1521. */
  1522. width_threshold[i] = sde_plane[i]->pipe_sblk->maxlinewidth;
  1523. if (SDE_FORMAT_IS_UBWC(fmt[i]))
  1524. width_threshold[i] /= 2;
  1525. if (parallel_fetch_qualified && src[i].w > width_threshold[i])
  1526. parallel_fetch_qualified = false;
  1527. if (sde_plane[i]->is_virtual)
  1528. mode = sde_plane_get_property(pstate[i],
  1529. PLANE_PROP_MULTIRECT_MODE);
  1530. if (pstate[i]->const_alpha_en != const_alpha_enable)
  1531. const_alpha_enable = false;
  1532. }
  1533. buffer_lines = 2 * max_tile_height;
  1534. /**
  1535. * fallback to driver mode selection logic if client is using
  1536. * multirect plane without setting property.
  1537. *
  1538. * validate multirect mode configuration based on rectangle
  1539. */
  1540. switch (mode) {
  1541. case SDE_SSPP_MULTIRECT_NONE:
  1542. if (parallel_fetch_qualified)
  1543. mode = SDE_SSPP_MULTIRECT_PARALLEL;
  1544. else if (TIME_MULTIPLEX_RECT(dst[R1], dst[R0], buffer_lines) ||
  1545. TIME_MULTIPLEX_RECT(dst[R0], dst[R1], buffer_lines))
  1546. mode = SDE_SSPP_MULTIRECT_TIME_MX;
  1547. else
  1548. SDE_ERROR(
  1549. "planes(%d - %d) multirect mode selection fail\n",
  1550. drm_state[R0]->plane->base.id,
  1551. drm_state[R1]->plane->base.id);
  1552. break;
  1553. case SDE_SSPP_MULTIRECT_PARALLEL:
  1554. if (!parallel_fetch_qualified) {
  1555. SDE_ERROR("R0 plane:%d width_threshold:%d src_w:%d\n",
  1556. drm_state[R0]->plane->base.id,
  1557. width_threshold[R0], src[R0].w);
  1558. SDE_ERROR("R1 plane:%d width_threshold:%d src_w:%d\n",
  1559. drm_state[R1]->plane->base.id,
  1560. width_threshold[R1], src[R1].w);
  1561. SDE_ERROR("parallel fetch not qualified\n");
  1562. mode = SDE_SSPP_MULTIRECT_NONE;
  1563. }
  1564. break;
  1565. case SDE_SSPP_MULTIRECT_TIME_MX:
  1566. if (!TIME_MULTIPLEX_RECT(dst[R1], dst[R0], buffer_lines) &&
  1567. !TIME_MULTIPLEX_RECT(dst[R0], dst[R1], buffer_lines)) {
  1568. SDE_ERROR(
  1569. "buffer_lines:%d R0 plane:%d dst_y:%d dst_h:%d\n",
  1570. buffer_lines, drm_state[R0]->plane->base.id,
  1571. dst[R0].y, dst[R0].h);
  1572. SDE_ERROR(
  1573. "buffer_lines:%d R1 plane:%d dst_y:%d dst_h:%d\n",
  1574. buffer_lines, drm_state[R1]->plane->base.id,
  1575. dst[R1].y, dst[R1].h);
  1576. SDE_ERROR("time multiplexed fetch not qualified\n");
  1577. mode = SDE_SSPP_MULTIRECT_NONE;
  1578. }
  1579. break;
  1580. default:
  1581. SDE_ERROR("bad mode:%d selection\n", mode);
  1582. mode = SDE_SSPP_MULTIRECT_NONE;
  1583. break;
  1584. }
  1585. for (i = 0; i < R_MAX; i++) {
  1586. pstate[i]->multirect_mode = mode;
  1587. pstate[i]->const_alpha_en = const_alpha_enable;
  1588. }
  1589. if (mode == SDE_SSPP_MULTIRECT_NONE)
  1590. return -EINVAL;
  1591. if (sde_plane[R0]->is_virtual) {
  1592. pstate[R0]->multirect_index = SDE_SSPP_RECT_1;
  1593. pstate[R1]->multirect_index = SDE_SSPP_RECT_0;
  1594. } else {
  1595. pstate[R0]->multirect_index = SDE_SSPP_RECT_0;
  1596. pstate[R1]->multirect_index = SDE_SSPP_RECT_1;
  1597. }
  1598. SDE_DEBUG_PLANE(sde_plane[R0], "R0: %d - %d\n",
  1599. pstate[R0]->multirect_mode, pstate[R0]->multirect_index);
  1600. SDE_DEBUG_PLANE(sde_plane[R1], "R1: %d - %d\n",
  1601. pstate[R1]->multirect_mode, pstate[R1]->multirect_index);
  1602. return 0;
  1603. }
  1604. /**
  1605. * sde_plane_ctl_flush - set/clear control flush bitmask for the given plane
  1606. * @plane: Pointer to drm plane structure
  1607. * @ctl: Pointer to hardware control driver
  1608. * @set: set if true else clear
  1609. */
  1610. void sde_plane_ctl_flush(struct drm_plane *plane, struct sde_hw_ctl *ctl,
  1611. bool set)
  1612. {
  1613. if (!plane || !ctl) {
  1614. SDE_ERROR("invalid parameters\n");
  1615. return;
  1616. }
  1617. if (!ctl->ops.update_bitmask_sspp) {
  1618. SDE_ERROR("invalid ops\n");
  1619. return;
  1620. }
  1621. ctl->ops.update_bitmask_sspp(ctl, sde_plane_pipe(plane), set);
  1622. }
  1623. static int sde_plane_prepare_fb(struct drm_plane *plane,
  1624. struct drm_plane_state *new_state)
  1625. {
  1626. struct drm_framebuffer *fb = new_state->fb;
  1627. struct sde_plane *psde = to_sde_plane(plane);
  1628. struct sde_plane_state *pstate = to_sde_plane_state(new_state);
  1629. struct sde_hw_fmt_layout layout;
  1630. struct msm_gem_address_space *aspace;
  1631. int ret;
  1632. if (!fb)
  1633. return 0;
  1634. SDE_DEBUG_PLANE(psde, "FB[%u]\n", fb->base.id);
  1635. ret = _sde_plane_get_aspace(psde, pstate, &aspace);
  1636. if (ret) {
  1637. SDE_ERROR_PLANE(psde, "Failed to get aspace\n");
  1638. return ret;
  1639. }
  1640. /* cache aspace */
  1641. pstate->aspace = aspace;
  1642. /*
  1643. * when transitioning from secure to non-secure,
  1644. * plane->prepare_fb happens before the commit. In such case,
  1645. * defer the prepare_fb and handled it late, during the commit
  1646. * after attaching the domains as part of the transition
  1647. */
  1648. pstate->defer_prepare_fb = (aspace && !aspace->domain_attached) ?
  1649. true : false;
  1650. if (pstate->defer_prepare_fb) {
  1651. SDE_EVT32(DRMID(plane), psde->pipe);
  1652. SDE_DEBUG_PLANE(psde,
  1653. "domain not attached, prepare_fb handled later\n");
  1654. return 0;
  1655. }
  1656. if (pstate->aspace && fb) {
  1657. ret = msm_framebuffer_prepare(fb,
  1658. pstate->aspace);
  1659. if (ret) {
  1660. SDE_ERROR("failed to prepare framebuffer\n");
  1661. return ret;
  1662. }
  1663. }
  1664. /* validate framebuffer layout before commit */
  1665. ret = sde_format_populate_layout(pstate->aspace,
  1666. fb, &layout);
  1667. if (ret) {
  1668. SDE_ERROR_PLANE(psde, "failed to get format layout, %d\n", ret);
  1669. return ret;
  1670. }
  1671. return 0;
  1672. }
  1673. /**
  1674. * _sde_plane_fetch_halt - halts vbif transactions for a plane
  1675. * @plane: Pointer to plane
  1676. * Returns: 0 on success
  1677. */
  1678. static int _sde_plane_fetch_halt(struct drm_plane *plane)
  1679. {
  1680. struct sde_plane *psde;
  1681. int xin_id;
  1682. enum sde_clk_ctrl_type clk_ctrl;
  1683. struct msm_drm_private *priv;
  1684. struct sde_kms *sde_kms;
  1685. psde = to_sde_plane(plane);
  1686. if (!plane || !plane->dev || !psde->pipe_hw) {
  1687. SDE_ERROR("invalid arguments\n");
  1688. return -EINVAL;
  1689. }
  1690. priv = plane->dev->dev_private;
  1691. if (!priv || !priv->kms) {
  1692. SDE_ERROR("invalid KMS reference\n");
  1693. return -EINVAL;
  1694. }
  1695. sde_kms = to_sde_kms(priv->kms);
  1696. clk_ctrl = psde->pipe_hw->cap->clk_ctrl;
  1697. xin_id = psde->pipe_hw->cap->xin_id;
  1698. SDE_DEBUG_PLANE(psde, "pipe:%d xin_id:%d clk_ctrl:%d\n",
  1699. psde->pipe - SSPP_VIG0, xin_id, clk_ctrl);
  1700. SDE_EVT32_VERBOSE(psde, psde->pipe - SSPP_VIG0, xin_id, clk_ctrl);
  1701. return sde_vbif_halt_plane_xin(sde_kms, xin_id, clk_ctrl);
  1702. }
  1703. static void sde_plane_cleanup_fb(struct drm_plane *plane,
  1704. struct drm_plane_state *old_state)
  1705. {
  1706. struct sde_plane *psde = to_sde_plane(plane);
  1707. struct sde_plane_state *old_pstate;
  1708. int ret;
  1709. if (!old_state || !old_state->fb || !plane || !plane->state)
  1710. return;
  1711. old_pstate = to_sde_plane_state(old_state);
  1712. SDE_DEBUG_PLANE(psde, "FB[%u]\n", old_state->fb->base.id);
  1713. /*
  1714. * plane->state gets populated for next frame after swap_state. If
  1715. * plane->state->crtc pointer is not populated then it is not used in
  1716. * the next frame, hence making it an unused plane.
  1717. */
  1718. if ((plane->state->crtc == NULL) && !psde->is_virtual) {
  1719. SDE_DEBUG_PLANE(psde, "unused pipe:%u\n",
  1720. psde->pipe - SSPP_VIG0);
  1721. /* halt this plane now */
  1722. ret = pm_runtime_get_sync(plane->dev->dev);
  1723. if (ret < 0) {
  1724. SDE_ERROR("power resource enable failed with %d", ret);
  1725. SDE_EVT32(ret, SDE_EVTLOG_ERROR);
  1726. return;
  1727. }
  1728. ret = _sde_plane_fetch_halt(plane);
  1729. if (ret) {
  1730. SDE_ERROR_PLANE(psde,
  1731. "unused pipe %u halt failed\n",
  1732. psde->pipe - SSPP_VIG0);
  1733. SDE_EVT32(DRMID(plane), psde->pipe - SSPP_VIG0,
  1734. ret, SDE_EVTLOG_ERROR);
  1735. }
  1736. pm_runtime_put_sync(plane->dev->dev);
  1737. }
  1738. msm_framebuffer_cleanup(old_state->fb, old_pstate->aspace);
  1739. }
  1740. static void _sde_plane_sspp_atomic_check_mode_changed(struct sde_plane *psde,
  1741. struct drm_plane_state *state,
  1742. struct drm_plane_state *old_state)
  1743. {
  1744. struct sde_plane_state *pstate = to_sde_plane_state(state);
  1745. struct sde_plane_state *old_pstate = to_sde_plane_state(old_state);
  1746. struct drm_framebuffer *fb, *old_fb;
  1747. /* no need to check it again */
  1748. if (pstate->dirty == SDE_PLANE_DIRTY_ALL)
  1749. return;
  1750. if (!sde_plane_enabled(state) || !sde_plane_enabled(old_state)
  1751. || psde->is_error) {
  1752. SDE_DEBUG_PLANE(psde,
  1753. "enabling/disabling full modeset required\n");
  1754. pstate->dirty |= SDE_PLANE_DIRTY_ALL;
  1755. } else if (to_sde_plane_state(old_state)->pending) {
  1756. SDE_DEBUG_PLANE(psde, "still pending\n");
  1757. pstate->dirty |= SDE_PLANE_DIRTY_ALL;
  1758. } else if (pstate->multirect_index != old_pstate->multirect_index ||
  1759. pstate->multirect_mode != old_pstate->multirect_mode) {
  1760. SDE_DEBUG_PLANE(psde, "multirect config updated\n");
  1761. pstate->dirty |= SDE_PLANE_DIRTY_ALL;
  1762. } else if (state->src_w != old_state->src_w ||
  1763. state->src_h != old_state->src_h ||
  1764. state->src_x != old_state->src_x ||
  1765. state->src_y != old_state->src_y) {
  1766. SDE_DEBUG_PLANE(psde, "src rect updated\n");
  1767. pstate->dirty |= SDE_PLANE_DIRTY_RECTS;
  1768. } else if (state->crtc_w != old_state->crtc_w ||
  1769. state->crtc_h != old_state->crtc_h ||
  1770. state->crtc_x != old_state->crtc_x ||
  1771. state->crtc_y != old_state->crtc_y) {
  1772. SDE_DEBUG_PLANE(psde, "crtc rect updated\n");
  1773. pstate->dirty |= SDE_PLANE_DIRTY_RECTS;
  1774. } else if (pstate->excl_rect.w != old_pstate->excl_rect.w ||
  1775. pstate->excl_rect.h != old_pstate->excl_rect.h ||
  1776. pstate->excl_rect.x != old_pstate->excl_rect.x ||
  1777. pstate->excl_rect.y != old_pstate->excl_rect.y) {
  1778. SDE_DEBUG_PLANE(psde, "excl_rect updated\n");
  1779. pstate->dirty |= SDE_PLANE_DIRTY_RECTS;
  1780. } else if (pstate->rotation != old_pstate->rotation) {
  1781. SDE_DEBUG_PLANE(psde, "rotation updated 0x%x->0x%x\n",
  1782. pstate->rotation, old_pstate->rotation);
  1783. pstate->dirty |= SDE_PLANE_DIRTY_FORMAT;
  1784. }
  1785. fb = state->fb;
  1786. old_fb = old_state->fb;
  1787. if (!fb || !old_fb) {
  1788. SDE_DEBUG_PLANE(psde, "can't compare fb handles\n");
  1789. } else if ((fb->format->format != old_fb->format->format) ||
  1790. pstate->const_alpha_en != old_pstate->const_alpha_en) {
  1791. SDE_DEBUG_PLANE(psde, "format change\n");
  1792. pstate->dirty |= SDE_PLANE_DIRTY_FORMAT | SDE_PLANE_DIRTY_RECTS;
  1793. } else {
  1794. uint64_t new_mod = fb->modifier;
  1795. uint64_t old_mod = old_fb->modifier;
  1796. uint32_t *new_pitches = fb->pitches;
  1797. uint32_t *old_pitches = old_fb->pitches;
  1798. uint32_t *new_offset = fb->offsets;
  1799. uint32_t *old_offset = old_fb->offsets;
  1800. int i;
  1801. if (new_mod != old_mod) {
  1802. SDE_DEBUG_PLANE(psde,
  1803. "format modifiers change new_mode:%llu old_mode:%llu\n",
  1804. new_mod, old_mod);
  1805. pstate->dirty |= SDE_PLANE_DIRTY_FORMAT |
  1806. SDE_PLANE_DIRTY_RECTS;
  1807. }
  1808. for (i = 0; i < ARRAY_SIZE(fb->pitches); i++) {
  1809. if (new_pitches[i] != old_pitches[i]) {
  1810. SDE_DEBUG_PLANE(psde,
  1811. "pitches change plane:%d old_pitches:%u new_pitches:%u\n",
  1812. i, old_pitches[i], new_pitches[i]);
  1813. pstate->dirty |= SDE_PLANE_DIRTY_RECTS;
  1814. break;
  1815. }
  1816. }
  1817. for (i = 0; i < ARRAY_SIZE(fb->offsets); i++) {
  1818. if (new_offset[i] != old_offset[i]) {
  1819. SDE_DEBUG_PLANE(psde,
  1820. "offset change plane:%d old_offset:%u new_offset:%u\n",
  1821. i, old_offset[i], new_offset[i]);
  1822. pstate->dirty |= SDE_PLANE_DIRTY_FORMAT |
  1823. SDE_PLANE_DIRTY_RECTS;
  1824. break;
  1825. }
  1826. }
  1827. }
  1828. }
  1829. int sde_plane_validate_src_addr(struct drm_plane *plane,
  1830. unsigned long base_addr, u32 size)
  1831. {
  1832. int ret = -EINVAL;
  1833. u32 addr;
  1834. struct sde_plane *psde = to_sde_plane(plane);
  1835. if (!psde || !base_addr || !size) {
  1836. SDE_ERROR_PLANE(psde, "invalid arguments\n");
  1837. return ret;
  1838. }
  1839. if (psde->pipe_hw && psde->pipe_hw->ops.get_sourceaddress) {
  1840. addr = psde->pipe_hw->ops.get_sourceaddress(psde->pipe_hw,
  1841. is_sde_plane_virtual(plane));
  1842. if ((addr >= base_addr) && (addr < (base_addr + size)))
  1843. ret = 0;
  1844. }
  1845. return ret;
  1846. }
  1847. static inline bool _sde_plane_is_pre_downscale_enabled(
  1848. struct sde_hw_inline_pre_downscale_cfg *pre_down)
  1849. {
  1850. return pre_down->pre_downscale_x_0 || pre_down->pre_downscale_y_0;
  1851. }
  1852. static int _sde_plane_validate_scaler_v2(struct sde_plane *psde,
  1853. struct sde_plane_state *pstate,
  1854. const struct sde_format *fmt,
  1855. uint32_t img_w, uint32_t img_h,
  1856. uint32_t src_w, uint32_t src_h,
  1857. uint32_t deci_w, uint32_t deci_h)
  1858. {
  1859. struct sde_hw_inline_pre_downscale_cfg *pd_cfg;
  1860. bool pre_down_en;
  1861. int i;
  1862. if (!psde || !pstate || !fmt) {
  1863. SDE_ERROR_PLANE(psde, "invalid arguments\n");
  1864. return -EINVAL;
  1865. }
  1866. if (psde->debugfs_default_scale ||
  1867. (pstate->scaler_check_state != SDE_PLANE_SCLCHECK_SCALER_V2 &&
  1868. pstate->scaler_check_state != SDE_PLANE_SCLCHECK_SCALER_V2_CHECK))
  1869. return 0;
  1870. pd_cfg = &pstate->pre_down;
  1871. pre_down_en = _sde_plane_is_pre_downscale_enabled(pd_cfg);
  1872. pstate->scaler_check_state = SDE_PLANE_SCLCHECK_INVALID;
  1873. for (i = 0; i < SDE_MAX_PLANES; i++) {
  1874. uint32_t hor_req_pixels, hor_fetch_pixels;
  1875. uint32_t vert_req_pixels, vert_fetch_pixels;
  1876. uint32_t src_w_tmp, src_h_tmp;
  1877. uint32_t scaler_w, scaler_h;
  1878. uint32_t pre_down_ratio_x = 1, pre_down_ratio_y = 1;
  1879. bool rot;
  1880. /* re-use color plane 1's config for plane 2 */
  1881. if (i == 2)
  1882. continue;
  1883. if (pre_down_en) {
  1884. if (i == 0 && pd_cfg->pre_downscale_x_0)
  1885. pre_down_ratio_x = pd_cfg->pre_downscale_x_0;
  1886. if (i == 0 && pd_cfg->pre_downscale_y_0)
  1887. pre_down_ratio_y = pd_cfg->pre_downscale_y_0;
  1888. if ((i == 1 || i == 2) && pd_cfg->pre_downscale_x_1)
  1889. pre_down_ratio_x = pd_cfg->pre_downscale_x_1;
  1890. if ((i == 1 || i == 2) && pd_cfg->pre_downscale_y_1)
  1891. pre_down_ratio_y = pd_cfg->pre_downscale_y_1;
  1892. SDE_DEBUG_PLANE(psde, "pre_down[%d]: x:%d, y:%d\n",
  1893. i, pre_down_ratio_x, pre_down_ratio_y);
  1894. }
  1895. src_w_tmp = src_w;
  1896. src_h_tmp = src_h;
  1897. /*
  1898. * For chroma plane, width is half for the following sub sampled
  1899. * formats. Except in case of decimation, where hardware avoids
  1900. * 1 line of decimation instead of downsampling.
  1901. */
  1902. if (i == 1) {
  1903. if (!deci_w &&
  1904. (fmt->chroma_sample == SDE_CHROMA_420 ||
  1905. fmt->chroma_sample == SDE_CHROMA_H2V1))
  1906. src_w_tmp >>= 1;
  1907. if (!deci_h &&
  1908. (fmt->chroma_sample == SDE_CHROMA_420 ||
  1909. fmt->chroma_sample == SDE_CHROMA_H1V2))
  1910. src_h_tmp >>= 1;
  1911. }
  1912. hor_req_pixels = pstate->pixel_ext.roi_w[i];
  1913. vert_req_pixels = pstate->pixel_ext.roi_h[i];
  1914. hor_fetch_pixels = DECIMATED_DIMENSION(src_w_tmp +
  1915. (int8_t)(pstate->pixel_ext.left_ftch[i] & 0xFF) +
  1916. (int8_t)(pstate->pixel_ext.right_ftch[i] & 0xFF),
  1917. deci_w);
  1918. vert_fetch_pixels = DECIMATED_DIMENSION(src_h_tmp +
  1919. (int8_t)(pstate->pixel_ext.top_ftch[i] & 0xFF) +
  1920. (int8_t)(pstate->pixel_ext.btm_ftch[i] & 0xFF),
  1921. deci_h);
  1922. if ((hor_req_pixels != hor_fetch_pixels) ||
  1923. (hor_fetch_pixels > img_w) ||
  1924. (vert_req_pixels != vert_fetch_pixels) ||
  1925. (vert_fetch_pixels > img_h)) {
  1926. SDE_ERROR_PLANE(psde,
  1927. "req %d/%d, fetch %d/%d, src %dx%d\n",
  1928. hor_req_pixels, vert_req_pixels,
  1929. hor_fetch_pixels, vert_fetch_pixels,
  1930. img_w, img_h);
  1931. return -EINVAL;
  1932. }
  1933. /*
  1934. * swap the scaler src width & height for inline-rotation 90
  1935. * comparison with Pixel-Extension, as PE is based on
  1936. * pre-rotation and QSEED is based on post-rotation
  1937. */
  1938. rot = pstate->rotation & DRM_MODE_ROTATE_90;
  1939. scaler_w = rot ? pstate->scaler3_cfg.src_height[i]
  1940. : pstate->scaler3_cfg.src_width[i];
  1941. scaler_h = rot ? pstate->scaler3_cfg.src_width[i]
  1942. : pstate->scaler3_cfg.src_height[i];
  1943. /*
  1944. * Alpha plane can only be scaled using bilinear or pixel
  1945. * repeat/drop, src_width and src_height are only specified
  1946. * for Y and UV plane
  1947. */
  1948. if (i != 3 && (hor_req_pixels / pre_down_ratio_x != scaler_w ||
  1949. vert_req_pixels / pre_down_ratio_y !=
  1950. scaler_h)) {
  1951. SDE_ERROR_PLANE(psde,
  1952. "roi[%d] roi:%dx%d scaler:%dx%d src:%dx%d rot:%d pd:%d/%d\n",
  1953. i, pstate->pixel_ext.roi_w[i],
  1954. pstate->pixel_ext.roi_h[i], scaler_w, scaler_h,
  1955. src_w, src_h, rot, pre_down_ratio_x, pre_down_ratio_y);
  1956. return -EINVAL;
  1957. }
  1958. /*
  1959. * SSPP fetch , unpack output and QSEED3 input lines need
  1960. * to match for Y plane
  1961. */
  1962. if (i == 0 &&
  1963. (sde_plane_get_property(pstate, PLANE_PROP_SRC_CONFIG) &
  1964. BIT(SDE_DRM_DEINTERLACE)) &&
  1965. ((pstate->scaler3_cfg.src_height[i] != (src_h/2)) ||
  1966. (pstate->pixel_ext.roi_h[i] != (src_h/2)))) {
  1967. SDE_ERROR_PLANE(psde,
  1968. "de-interlace fail roi[%d] %d/%d, src %dx%d, src %dx%d\n",
  1969. i, pstate->pixel_ext.roi_w[i],
  1970. pstate->pixel_ext.roi_h[i],
  1971. pstate->scaler3_cfg.src_width[i],
  1972. pstate->scaler3_cfg.src_height[i],
  1973. src_w, src_h);
  1974. return -EINVAL;
  1975. }
  1976. }
  1977. pstate->scaler_check_state = SDE_PLANE_SCLCHECK_SCALER_V2;
  1978. return 0;
  1979. }
  1980. static inline bool _sde_plane_has_pre_downscale(struct sde_plane *psde)
  1981. {
  1982. return (psde->features & BIT(SDE_SSPP_PREDOWNSCALE));
  1983. }
  1984. static int _sde_atomic_check_pre_downscale(struct sde_plane *psde,
  1985. struct sde_plane_state *pstate, struct sde_rect *dst,
  1986. u32 src_w, u32 src_h)
  1987. {
  1988. int ret = 0;
  1989. u32 min_ratio_numer, min_ratio_denom;
  1990. struct sde_hw_inline_pre_downscale_cfg *pd_cfg = &pstate->pre_down;
  1991. bool pd_x;
  1992. bool pd_y;
  1993. if (!_sde_plane_is_pre_downscale_enabled(pd_cfg))
  1994. return ret;
  1995. pd_x = pd_cfg->pre_downscale_x_0 > 1;
  1996. pd_y = pd_cfg->pre_downscale_y_0 > 1;
  1997. min_ratio_numer = psde->pipe_sblk->in_rot_maxdwnscale_rt_nopd_num;
  1998. min_ratio_denom = psde->pipe_sblk->in_rot_maxdwnscale_rt_nopd_denom;
  1999. if (pd_x && !_sde_plane_has_pre_downscale(psde)) {
  2000. SDE_ERROR_PLANE(psde,
  2001. "hw does not support pre-downscale X: 0x%x\n",
  2002. psde->features);
  2003. ret = -EINVAL;
  2004. } else if (pd_y && !(psde->features & BIT(SDE_SSPP_PREDOWNSCALE_Y))) {
  2005. SDE_ERROR_PLANE(psde,
  2006. "hw does not support pre-downscale Y: 0x%x\n",
  2007. psde->features);
  2008. ret = -EINVAL;
  2009. } else if (!min_ratio_numer || !min_ratio_denom) {
  2010. SDE_ERROR_PLANE(psde,
  2011. "min downscale ratio not set! %u / %u\n",
  2012. min_ratio_numer, min_ratio_denom);
  2013. ret = -EINVAL;
  2014. /* compare pre-rotated src w/h with post-rotated dst h/w resp. */
  2015. } else if (pd_x && (src_w < mult_frac(dst->h, min_ratio_numer,
  2016. min_ratio_denom))) {
  2017. SDE_ERROR_PLANE(psde,
  2018. "failed min downscale-x check %u->%u, %u/%u\n",
  2019. src_w, dst->h, min_ratio_numer, min_ratio_denom);
  2020. ret = -EINVAL;
  2021. } else if (pd_y && (src_h < mult_frac(dst->w, min_ratio_numer,
  2022. min_ratio_denom))) {
  2023. SDE_ERROR_PLANE(psde,
  2024. "failed min downscale-y check %u->%u, %u/%u\n",
  2025. src_h, dst->w, min_ratio_numer, min_ratio_denom);
  2026. ret = -EINVAL;
  2027. }
  2028. return ret;
  2029. }
  2030. static void _sde_plane_get_max_downscale_limits(struct sde_plane *psde,
  2031. struct sde_plane_state *pstate, bool rt_client, u32 dst_h,
  2032. u32 src_h, u32 *max_numer_w, u32 *max_denom_w,
  2033. u32 *max_numer_h, u32 *max_denom_h)
  2034. {
  2035. bool rotated, has_predown, default_scale;
  2036. const struct sde_sspp_sub_blks *sblk;
  2037. struct sde_hw_inline_pre_downscale_cfg *pd;
  2038. rotated = pstate->rotation & DRM_MODE_ROTATE_90;
  2039. sblk = psde->pipe_sblk;
  2040. *max_numer_w = sblk->maxdwnscale;
  2041. *max_denom_w = 1;
  2042. *max_numer_h = sblk->maxdwnscale;
  2043. *max_denom_h = 1;
  2044. has_predown = _sde_plane_has_pre_downscale(psde);
  2045. if (has_predown)
  2046. pd = &pstate->pre_down;
  2047. default_scale = psde->debugfs_default_scale ||
  2048. (pstate->scaler_check_state != SDE_PLANE_SCLCHECK_SCALER_V2 &&
  2049. pstate->scaler_check_state != SDE_PLANE_SCLCHECK_SCALER_V2_CHECK);
  2050. /**
  2051. * Inline rotation has different max vertical downscaling limits since
  2052. * the source-width becomes the scaler's pre-downscaled source-height.
  2053. **/
  2054. if (rotated) {
  2055. if (rt_client && has_predown) {
  2056. if (default_scale)
  2057. pd->pre_downscale_x_0 = (src_h >
  2058. mult_frac(dst_h, 11, 5)) ? 2 : 0;
  2059. *max_numer_h = pd->pre_downscale_x_0 ?
  2060. sblk->in_rot_maxdwnscale_rt_num :
  2061. sblk->in_rot_maxdwnscale_rt_nopd_num;
  2062. *max_denom_h = pd->pre_downscale_x_0 ?
  2063. sblk->in_rot_maxdwnscale_rt_denom :
  2064. sblk->in_rot_maxdwnscale_rt_nopd_denom;
  2065. } else if (rt_client) {
  2066. *max_numer_h = sblk->in_rot_maxdwnscale_rt_num;
  2067. *max_denom_h = sblk->in_rot_maxdwnscale_rt_denom;
  2068. } else {
  2069. *max_numer_h = sblk->in_rot_maxdwnscale_nrt;
  2070. }
  2071. }
  2072. }
  2073. static int _sde_atomic_check_decimation_scaler(struct drm_plane_state *state,
  2074. struct sde_plane *psde, const struct sde_format *fmt,
  2075. struct sde_plane_state *pstate, struct sde_rect *src,
  2076. struct sde_rect *dst, u32 width, u32 height)
  2077. {
  2078. int ret = 0;
  2079. uint32_t deci_w, deci_h, src_deci_w, src_deci_h;
  2080. uint32_t scaler_src_w, scaler_src_h;
  2081. uint32_t max_downscale_num_w, max_downscale_denom_w;
  2082. uint32_t max_downscale_num_h, max_downscale_denom_h;
  2083. uint32_t max_upscale, max_linewidth;
  2084. bool inline_rotation, rt_client;
  2085. struct drm_crtc *crtc;
  2086. struct drm_crtc_state *new_cstate;
  2087. const struct sde_sspp_sub_blks *sblk;
  2088. if (!state || !state->state || !state->crtc) {
  2089. SDE_ERROR_PLANE(psde, "invalid arguments\n");
  2090. return -EINVAL;
  2091. }
  2092. deci_w = sde_plane_get_property(pstate, PLANE_PROP_H_DECIMATE);
  2093. deci_h = sde_plane_get_property(pstate, PLANE_PROP_V_DECIMATE);
  2094. src_deci_w = DECIMATED_DIMENSION(src->w, deci_w);
  2095. src_deci_h = DECIMATED_DIMENSION(src->h, deci_h);
  2096. /* with inline rotator, the source of the scaler is post-rotated */
  2097. inline_rotation = pstate->rotation & DRM_MODE_ROTATE_90 ? true : false;
  2098. if (inline_rotation) {
  2099. scaler_src_w = src_deci_h;
  2100. scaler_src_h = src_deci_w;
  2101. } else {
  2102. scaler_src_w = src_deci_w;
  2103. scaler_src_h = src_deci_h;
  2104. }
  2105. sblk = psde->pipe_sblk;
  2106. max_upscale = sblk->maxupscale;
  2107. if (inline_rotation)
  2108. max_linewidth = sblk->in_rot_maxheight;
  2109. else if (scaler_src_w != state->crtc_w || scaler_src_h != state->crtc_h)
  2110. max_linewidth = sblk->scaling_linewidth;
  2111. else
  2112. max_linewidth = sblk->maxlinewidth;
  2113. crtc = state->crtc;
  2114. new_cstate = drm_atomic_get_new_crtc_state(state->state, crtc);
  2115. rt_client = sde_crtc_is_rt_client(crtc, new_cstate);
  2116. _sde_plane_get_max_downscale_limits(psde, pstate, rt_client, dst->h,
  2117. scaler_src_h, &max_downscale_num_w, &max_downscale_denom_w,
  2118. &max_downscale_num_h, &max_downscale_denom_h);
  2119. /* decimation validation */
  2120. if ((deci_w || deci_h)
  2121. && ((deci_w > sblk->maxhdeciexp)
  2122. || (deci_h > sblk->maxvdeciexp))) {
  2123. SDE_ERROR_PLANE(psde, "too much decimation requested\n");
  2124. ret = -EINVAL;
  2125. } else if ((deci_w || deci_h)
  2126. && (fmt->fetch_mode != SDE_FETCH_LINEAR)) {
  2127. SDE_ERROR_PLANE(psde, "decimation requires linear fetch\n");
  2128. ret = -EINVAL;
  2129. } else if (!(psde->features & SDE_SSPP_SCALER) &&
  2130. ((src->w != dst->w) || (src->h != dst->h))) {
  2131. SDE_ERROR_PLANE(psde,
  2132. "pipe doesn't support scaling %ux%u->%ux%u\n",
  2133. src->w, src->h, dst->w, dst->h);
  2134. ret = -EINVAL;
  2135. /* check scaler source width */
  2136. } else if (scaler_src_w > max_linewidth) {
  2137. SDE_ERROR_PLANE(psde,
  2138. "invalid src w:%u, scaler w:%u, line w:%u, rot: %d\n",
  2139. src->w, scaler_src_w, max_linewidth, inline_rotation);
  2140. ret = -E2BIG;
  2141. /* check max scaler capability */
  2142. } else if (((scaler_src_w * max_upscale) < dst->w) ||
  2143. ((scaler_src_h * max_upscale) < dst->h) ||
  2144. (mult_frac(dst->w, max_downscale_num_w, max_downscale_denom_w)
  2145. < scaler_src_w) ||
  2146. (mult_frac(dst->h, max_downscale_num_h, max_downscale_denom_h)
  2147. < scaler_src_h)) {
  2148. SDE_ERROR_PLANE(psde,
  2149. "too much scaling %ux%u->%ux%u rot:%d dwn:%d/%d %d/%d\n",
  2150. scaler_src_w, scaler_src_h, dst->w, dst->h,
  2151. inline_rotation, max_downscale_num_w,
  2152. max_downscale_denom_w, max_downscale_num_h,
  2153. max_downscale_denom_h);
  2154. ret = -E2BIG;
  2155. /* check inline pre-downscale support */
  2156. } else if (inline_rotation && _sde_atomic_check_pre_downscale(psde,
  2157. pstate, dst, src_deci_w, src_deci_h)) {
  2158. ret = -EINVAL;
  2159. /* QSEED validation */
  2160. } else if (_sde_plane_validate_scaler_v2(psde, pstate, fmt,
  2161. width, height, src->w, src->h,
  2162. deci_w, deci_h)) {
  2163. ret = -EINVAL;
  2164. }
  2165. return ret;
  2166. }
  2167. static int _sde_atomic_check_excl_rect(struct sde_plane *psde,
  2168. struct sde_plane_state *pstate, struct sde_rect *src,
  2169. const struct sde_format *fmt, int ret)
  2170. {
  2171. /* check excl rect configs */
  2172. if (!ret && pstate->excl_rect.w && pstate->excl_rect.h) {
  2173. struct sde_rect intersect;
  2174. /*
  2175. * Check exclusion rect against src rect.
  2176. * it must intersect with source rect.
  2177. */
  2178. sde_kms_rect_intersect(src, &pstate->excl_rect, &intersect);
  2179. if (intersect.w != pstate->excl_rect.w ||
  2180. intersect.h != pstate->excl_rect.h ||
  2181. SDE_FORMAT_IS_YUV(fmt)) {
  2182. SDE_ERROR_PLANE(psde,
  2183. "invalid excl_rect:{%d,%d,%d,%d} src:{%d,%d,%d,%d}, fmt: %4.4s\n",
  2184. pstate->excl_rect.x, pstate->excl_rect.y,
  2185. pstate->excl_rect.w, pstate->excl_rect.h,
  2186. src->x, src->y, src->w, src->h,
  2187. (char *)&fmt->base.pixel_format);
  2188. ret = -EINVAL;
  2189. }
  2190. SDE_DEBUG_PLANE(psde, "excl_rect: {%d,%d,%d,%d}\n",
  2191. pstate->excl_rect.x, pstate->excl_rect.y,
  2192. pstate->excl_rect.w, pstate->excl_rect.h);
  2193. }
  2194. return ret;
  2195. }
  2196. static int _sde_plane_validate_shared_crtc(struct sde_plane *psde,
  2197. struct drm_plane_state *state)
  2198. {
  2199. struct sde_kms *sde_kms;
  2200. struct sde_splash_display *splash_display;
  2201. int i, j;
  2202. sde_kms = _sde_plane_get_kms(&psde->base);
  2203. if (!sde_kms || !state->crtc)
  2204. return 0;
  2205. for (i = 0; i < MAX_DSI_DISPLAYS; i++) {
  2206. splash_display = &sde_kms->splash_data.splash_display[i];
  2207. if (splash_display && splash_display->cont_splash_enabled &&
  2208. splash_display->encoder &&
  2209. state->crtc != splash_display->encoder->crtc) {
  2210. for (j = 0; j < MAX_DATA_PATH_PER_DSIPLAY; j++) {
  2211. if (splash_display->pipes[j].sspp ==
  2212. psde->pipe) {
  2213. SDE_ERROR_PLANE(psde,
  2214. "pipe:%d used in cont-splash on crtc:%d\n",
  2215. psde->pipe,
  2216. splash_display->encoder->crtc->base.id);
  2217. return -EINVAL;
  2218. }
  2219. }
  2220. }
  2221. }
  2222. return 0;
  2223. }
  2224. static int _sde_plane_sspp_atomic_check_helper(struct sde_plane *psde,
  2225. const struct sde_format *fmt,
  2226. struct sde_rect src, struct sde_rect dst,
  2227. u32 width, u32 height)
  2228. {
  2229. int ret = 0;
  2230. u32 min_src_size = SDE_FORMAT_IS_YUV(fmt) ? 2 : 1;
  2231. if (SDE_FORMAT_IS_YUV(fmt) &&
  2232. (!(psde->features & SDE_SSPP_SCALER) ||
  2233. !(psde->features & (BIT(SDE_SSPP_CSC)
  2234. | BIT(SDE_SSPP_CSC_10BIT))))) {
  2235. SDE_ERROR_PLANE(psde,
  2236. "plane doesn't have scaler/csc for yuv\n");
  2237. ret = -EINVAL;
  2238. /* check src bounds */
  2239. } else if (width > MAX_IMG_WIDTH || height > MAX_IMG_HEIGHT ||
  2240. src.w < min_src_size || src.h < min_src_size ||
  2241. CHECK_LAYER_BOUNDS(src.x, src.w, width) ||
  2242. CHECK_LAYER_BOUNDS(src.y, src.h, height)) {
  2243. SDE_ERROR_PLANE(psde, "invalid source %u, %u, %ux%u\n",
  2244. src.x, src.y, src.w, src.h);
  2245. ret = -E2BIG;
  2246. /* valid yuv image */
  2247. } else if (SDE_FORMAT_IS_YUV(fmt) && ((src.x & 0x1) || (src.y & 0x1) ||
  2248. (src.w & 0x1) || (src.h & 0x1))) {
  2249. SDE_ERROR_PLANE(psde, "invalid yuv source %u, %u, %ux%u\n",
  2250. src.x, src.y, src.w, src.h);
  2251. ret = -EINVAL;
  2252. /* min dst support */
  2253. } else if (dst.w < 0x1 || dst.h < 0x1) {
  2254. SDE_ERROR_PLANE(psde, "invalid dest rect %u, %u, %ux%u\n",
  2255. dst.x, dst.y, dst.w, dst.h);
  2256. ret = -EINVAL;
  2257. }
  2258. return ret;
  2259. }
  2260. static int sde_plane_sspp_atomic_check(struct drm_plane *plane,
  2261. struct drm_plane_state *state)
  2262. {
  2263. int ret = 0;
  2264. struct sde_plane *psde;
  2265. struct sde_plane_state *pstate;
  2266. const struct msm_format *msm_fmt;
  2267. const struct sde_format *fmt;
  2268. struct sde_rect src, dst;
  2269. bool q16_data = true;
  2270. struct drm_framebuffer *fb;
  2271. u32 width;
  2272. u32 height;
  2273. psde = to_sde_plane(plane);
  2274. pstate = to_sde_plane_state(state);
  2275. if (!psde->pipe_sblk) {
  2276. SDE_ERROR_PLANE(psde, "invalid catalog\n");
  2277. return -EINVAL;
  2278. }
  2279. /* src values are in Q16 fixed point, convert to integer */
  2280. POPULATE_RECT(&src, state->src_x, state->src_y,
  2281. state->src_w, state->src_h, q16_data);
  2282. POPULATE_RECT(&dst, state->crtc_x, state->crtc_y, state->crtc_w,
  2283. state->crtc_h, !q16_data);
  2284. SDE_DEBUG_PLANE(psde, "check %d -> %d\n",
  2285. sde_plane_enabled(plane->state), sde_plane_enabled(state));
  2286. if (!sde_plane_enabled(state))
  2287. goto modeset_update;
  2288. fb = state->fb;
  2289. width = fb ? state->fb->width : 0x0;
  2290. height = fb ? state->fb->height : 0x0;
  2291. SDE_DEBUG("plane%d sspp:%x/%dx%d/%4.4s/%llx\n",
  2292. plane->base.id,
  2293. pstate->rotation,
  2294. width, height,
  2295. fb ? (char *) &state->fb->format->format : 0x0,
  2296. fb ? state->fb->modifier : 0x0);
  2297. SDE_DEBUG("src:%dx%d %d,%d crtc:%dx%d+%d+%d\n",
  2298. state->src_w >> 16, state->src_h >> 16,
  2299. state->src_x >> 16, state->src_y >> 16,
  2300. state->crtc_w, state->crtc_h,
  2301. state->crtc_x, state->crtc_y);
  2302. msm_fmt = msm_framebuffer_format(fb);
  2303. fmt = to_sde_format(msm_fmt);
  2304. ret = _sde_plane_sspp_atomic_check_helper(psde, fmt, src, dst, width,
  2305. height);
  2306. if (ret)
  2307. return ret;
  2308. ret = _sde_atomic_check_decimation_scaler(state, psde, fmt, pstate,
  2309. &src, &dst, width, height);
  2310. if (ret)
  2311. return ret;
  2312. ret = _sde_atomic_check_excl_rect(psde, pstate,
  2313. &src, fmt, ret);
  2314. if (ret)
  2315. return ret;
  2316. ret = _sde_plane_validate_shared_crtc(psde, state);
  2317. if (ret)
  2318. return ret;
  2319. pstate->const_alpha_en = fmt->alpha_enable &&
  2320. (SDE_DRM_BLEND_OP_OPAQUE !=
  2321. sde_plane_get_property(pstate, PLANE_PROP_BLEND_OP)) &&
  2322. (pstate->stage != SDE_STAGE_0);
  2323. modeset_update:
  2324. if (!ret)
  2325. _sde_plane_sspp_atomic_check_mode_changed(psde,
  2326. state, plane->state);
  2327. return ret;
  2328. }
  2329. static int sde_plane_atomic_check(struct drm_plane *plane,
  2330. struct drm_plane_state *state)
  2331. {
  2332. int ret = 0;
  2333. struct sde_plane *psde;
  2334. struct sde_plane_state *pstate;
  2335. if (!plane || !state) {
  2336. SDE_ERROR("invalid arg(s), plane %d state %d\n",
  2337. !plane, !state);
  2338. ret = -EINVAL;
  2339. goto exit;
  2340. }
  2341. psde = to_sde_plane(plane);
  2342. pstate = to_sde_plane_state(state);
  2343. SDE_DEBUG_PLANE(psde, "\n");
  2344. ret = sde_plane_rot_atomic_check(plane, state);
  2345. if (ret)
  2346. goto exit;
  2347. ret = sde_plane_sspp_atomic_check(plane, state);
  2348. exit:
  2349. return ret;
  2350. }
  2351. void sde_plane_flush(struct drm_plane *plane)
  2352. {
  2353. struct sde_plane *psde;
  2354. struct sde_plane_state *pstate;
  2355. if (!plane || !plane->state) {
  2356. SDE_ERROR("invalid plane\n");
  2357. return;
  2358. }
  2359. psde = to_sde_plane(plane);
  2360. pstate = to_sde_plane_state(plane->state);
  2361. /*
  2362. * These updates have to be done immediately before the plane flush
  2363. * timing, and may not be moved to the atomic_update/mode_set functions.
  2364. */
  2365. if (psde->is_error)
  2366. /* force white frame with 100% alpha pipe output on error */
  2367. _sde_plane_color_fill(psde, 0xFFFFFF, 0xFF);
  2368. else if (psde->color_fill & SDE_PLANE_COLOR_FILL_FLAG)
  2369. /* force 100% alpha */
  2370. _sde_plane_color_fill(psde, psde->color_fill, 0xFF);
  2371. else if (psde->pipe_hw && psde->csc_ptr && psde->pipe_hw->ops.setup_csc)
  2372. psde->pipe_hw->ops.setup_csc(psde->pipe_hw, psde->csc_ptr);
  2373. /* flag h/w flush complete */
  2374. if (plane->state)
  2375. pstate->pending = false;
  2376. }
  2377. /**
  2378. * sde_plane_set_error: enable/disable error condition
  2379. * @plane: pointer to drm_plane structure
  2380. */
  2381. void sde_plane_set_error(struct drm_plane *plane, bool error)
  2382. {
  2383. struct sde_plane *psde;
  2384. if (!plane)
  2385. return;
  2386. psde = to_sde_plane(plane);
  2387. psde->is_error = error;
  2388. }
  2389. static void _sde_plane_sspp_setup_sys_cache(struct sde_plane *psde,
  2390. struct sde_plane_state *pstate, bool is_tp10)
  2391. {
  2392. struct sde_sc_cfg *sc_cfg = psde->catalog->sc_cfg;
  2393. if (!psde->pipe_hw->ops.setup_sys_cache ||
  2394. !(psde->perf_features & BIT(SDE_PERF_SSPP_SYS_CACHE)))
  2395. return;
  2396. SDE_DEBUG("features:0x%x rotation:0x%x\n",
  2397. psde->features, pstate->rotation);
  2398. pstate->sc_cfg.rd_en = false;
  2399. pstate->sc_cfg.rd_scid = 0x0;
  2400. pstate->sc_cfg.flags = SSPP_SYS_CACHE_EN_FLAG |
  2401. SSPP_SYS_CACHE_SCID;
  2402. pstate->sc_cfg.type = SDE_SYS_CACHE_NONE;
  2403. if (pstate->rotation & DRM_MODE_ROTATE_90) {
  2404. if (is_tp10 && sc_cfg[SDE_SYS_CACHE_ROT].has_sys_cache) {
  2405. pstate->sc_cfg.rd_en = true;
  2406. pstate->sc_cfg.rd_scid =
  2407. sc_cfg[SDE_SYS_CACHE_ROT].llcc_scid;
  2408. pstate->sc_cfg.flags = SSPP_SYS_CACHE_EN_FLAG |
  2409. SSPP_SYS_CACHE_SCID;
  2410. pstate->sc_cfg.type = SDE_SYS_CACHE_ROT;
  2411. }
  2412. } else if (pstate->static_cache_state == CACHE_STATE_FRAME_WRITE &&
  2413. sc_cfg[SDE_SYS_CACHE_DISP].has_sys_cache) {
  2414. pstate->sc_cfg.rd_en = true;
  2415. pstate->sc_cfg.rd_scid =
  2416. sc_cfg[SDE_SYS_CACHE_DISP].llcc_scid;
  2417. pstate->sc_cfg.rd_noallocate = false;
  2418. pstate->sc_cfg.flags = SSPP_SYS_CACHE_EN_FLAG |
  2419. SSPP_SYS_CACHE_SCID | SSPP_SYS_CACHE_NO_ALLOC;
  2420. pstate->sc_cfg.type = SDE_SYS_CACHE_DISP;
  2421. } else if (pstate->static_cache_state == CACHE_STATE_FRAME_READ &&
  2422. sc_cfg[SDE_SYS_CACHE_DISP].has_sys_cache) {
  2423. pstate->sc_cfg.rd_en = true;
  2424. pstate->sc_cfg.rd_scid =
  2425. sc_cfg[SDE_SYS_CACHE_DISP].llcc_scid;
  2426. pstate->sc_cfg.rd_noallocate = true;
  2427. pstate->sc_cfg.flags = SSPP_SYS_CACHE_EN_FLAG |
  2428. SSPP_SYS_CACHE_SCID | SSPP_SYS_CACHE_NO_ALLOC;
  2429. pstate->sc_cfg.type = SDE_SYS_CACHE_DISP;
  2430. }
  2431. SDE_EVT32(DRMID(&psde->base), pstate->sc_cfg.rd_scid,
  2432. pstate->sc_cfg.rd_en, pstate->sc_cfg.rd_noallocate);
  2433. psde->pipe_hw->ops.setup_sys_cache(
  2434. psde->pipe_hw, &pstate->sc_cfg);
  2435. }
  2436. void sde_plane_static_img_control(struct drm_plane *plane,
  2437. enum sde_crtc_cache_state state)
  2438. {
  2439. struct sde_plane *psde;
  2440. struct sde_plane_state *pstate;
  2441. if (!plane || !plane->state) {
  2442. SDE_ERROR("invalid plane\n");
  2443. return;
  2444. }
  2445. psde = to_sde_plane(plane);
  2446. pstate = to_sde_plane_state(plane->state);
  2447. pstate->static_cache_state = state;
  2448. if (state == CACHE_STATE_FRAME_WRITE || state == CACHE_STATE_FRAME_READ)
  2449. _sde_plane_sspp_setup_sys_cache(psde, pstate, false);
  2450. }
  2451. static void _sde_plane_map_prop_to_dirty_bits(void)
  2452. {
  2453. plane_prop_array[PLANE_PROP_SCALER_V1] =
  2454. plane_prop_array[PLANE_PROP_SCALER_V2] =
  2455. plane_prop_array[PLANE_PROP_SCALER_LUT_ED] =
  2456. plane_prop_array[PLANE_PROP_SCALER_LUT_CIR] =
  2457. plane_prop_array[PLANE_PROP_SCALER_LUT_SEP] =
  2458. plane_prop_array[PLANE_PROP_H_DECIMATE] =
  2459. plane_prop_array[PLANE_PROP_V_DECIMATE] =
  2460. plane_prop_array[PLANE_PROP_SRC_CONFIG] =
  2461. plane_prop_array[PLANE_PROP_ZPOS] =
  2462. plane_prop_array[PLANE_PROP_EXCL_RECT_V1] =
  2463. SDE_PLANE_DIRTY_RECTS;
  2464. plane_prop_array[PLANE_PROP_CSC_V1] =
  2465. plane_prop_array[PLANE_PROP_CSC_DMA_V1] =
  2466. plane_prop_array[PLANE_PROP_INVERSE_PMA] =
  2467. SDE_PLANE_DIRTY_FORMAT;
  2468. plane_prop_array[PLANE_PROP_MULTIRECT_MODE] =
  2469. plane_prop_array[PLANE_PROP_COLOR_FILL] =
  2470. SDE_PLANE_DIRTY_ALL;
  2471. /* no special action required */
  2472. plane_prop_array[PLANE_PROP_INFO] =
  2473. plane_prop_array[PLANE_PROP_ALPHA] =
  2474. plane_prop_array[PLANE_PROP_INPUT_FENCE] =
  2475. plane_prop_array[PLANE_PROP_BLEND_OP] = 0;
  2476. plane_prop_array[PLANE_PROP_FB_TRANSLATION_MODE] =
  2477. SDE_PLANE_DIRTY_FB_TRANSLATION_MODE;
  2478. plane_prop_array[PLANE_PROP_PREFILL_SIZE] =
  2479. plane_prop_array[PLANE_PROP_PREFILL_TIME] =
  2480. SDE_PLANE_DIRTY_PERF;
  2481. plane_prop_array[PLANE_PROP_VIG_GAMUT] = SDE_PLANE_DIRTY_VIG_GAMUT;
  2482. plane_prop_array[PLANE_PROP_VIG_IGC] = SDE_PLANE_DIRTY_VIG_IGC;
  2483. plane_prop_array[PLANE_PROP_DMA_IGC] = SDE_PLANE_DIRTY_DMA_IGC;
  2484. plane_prop_array[PLANE_PROP_DMA_GC] = SDE_PLANE_DIRTY_DMA_GC;
  2485. plane_prop_array[PLANE_PROP_SKIN_COLOR] =
  2486. plane_prop_array[PLANE_PROP_SKY_COLOR] =
  2487. plane_prop_array[PLANE_PROP_FOLIAGE_COLOR] =
  2488. plane_prop_array[PLANE_PROP_HUE_ADJUST] =
  2489. plane_prop_array[PLANE_PROP_SATURATION_ADJUST] =
  2490. plane_prop_array[PLANE_PROP_VALUE_ADJUST] =
  2491. plane_prop_array[PLANE_PROP_CONTRAST_ADJUST] =
  2492. SDE_PLANE_DIRTY_ALL;
  2493. }
  2494. static inline bool _sde_plane_allow_uidle(struct sde_plane *psde,
  2495. struct sde_rect *src, struct sde_rect *dst)
  2496. {
  2497. u32 max_downscale = psde->catalog->uidle_cfg.max_dwnscale;
  2498. u32 downscale = (src->h * 1000)/dst->h;
  2499. return (downscale > max_downscale) ? false : true;
  2500. }
  2501. static void _sde_plane_setup_uidle(struct drm_crtc *crtc,
  2502. struct sde_plane *psde, struct sde_plane_state *pstate,
  2503. struct sde_rect *src, struct sde_rect *dst)
  2504. {
  2505. struct sde_hw_pipe_uidle_cfg cfg;
  2506. struct sde_crtc *sde_crtc = to_sde_crtc(crtc);
  2507. u32 line_time = sde_get_linetime(&crtc->mode,
  2508. sde_crtc->src_bpp, sde_crtc->target_bpp); /* nS */
  2509. u32 fal1_target_idle_time_ns =
  2510. psde->catalog->uidle_cfg.fal1_target_idle_time * 1000; /* nS */
  2511. u32 fal10_target_idle_time_ns =
  2512. psde->catalog->uidle_cfg.fal10_target_idle_time * 1000; /* nS */
  2513. u32 fal10_threshold =
  2514. psde->catalog->uidle_cfg.fal10_threshold; /* uS */
  2515. if (line_time && fal10_threshold && fal10_target_idle_time_ns &&
  2516. fal1_target_idle_time_ns) {
  2517. cfg.enable = _sde_plane_allow_uidle(psde, src, dst);
  2518. cfg.fal10_threshold = fal10_threshold;
  2519. cfg.fal10_exit_threshold = fal10_threshold + 2;
  2520. cfg.fal1_threshold = 1 +
  2521. (fal1_target_idle_time_ns*1000/line_time*2)/1000;
  2522. cfg.fal_allowed_threshold = fal10_threshold +
  2523. (fal10_target_idle_time_ns*1000/line_time*2)/1000;
  2524. } else {
  2525. SDE_ERROR("invalid settings, will disable UIDLE %d %d %d %d\n",
  2526. line_time, fal10_threshold, fal10_target_idle_time_ns,
  2527. fal1_target_idle_time_ns);
  2528. memset(&cfg, 0, sizeof(struct sde_hw_pipe_uidle_cfg));
  2529. }
  2530. SDE_DEBUG_PLANE(psde,
  2531. "tholds: fal10=%d fal10_exit=%d fal1=%d fal_allowed=%d\n",
  2532. cfg.fal10_threshold, cfg.fal10_exit_threshold,
  2533. cfg.fal1_threshold, cfg.fal_allowed_threshold);
  2534. SDE_DEBUG_PLANE(psde,
  2535. "times: line:%d fal1_idle:%d fal10_idle:%d dwnscale:%d\n",
  2536. line_time, fal1_target_idle_time_ns,
  2537. fal10_target_idle_time_ns,
  2538. psde->catalog->uidle_cfg.max_dwnscale);
  2539. SDE_EVT32_VERBOSE(cfg.enable,
  2540. cfg.fal10_threshold, cfg.fal10_exit_threshold,
  2541. cfg.fal1_threshold, cfg.fal_allowed_threshold,
  2542. psde->catalog->uidle_cfg.max_dwnscale);
  2543. psde->pipe_hw->ops.setup_uidle(
  2544. psde->pipe_hw, &cfg,
  2545. pstate->multirect_index);
  2546. }
  2547. static void _sde_plane_update_secure_session(struct sde_plane *psde,
  2548. struct sde_plane_state *pstate)
  2549. {
  2550. bool enable = false;
  2551. int mode = sde_plane_get_property(pstate,
  2552. PLANE_PROP_FB_TRANSLATION_MODE);
  2553. if ((mode == SDE_DRM_FB_SEC) ||
  2554. (mode == SDE_DRM_FB_SEC_DIR_TRANS))
  2555. enable = true;
  2556. /* update secure session flag */
  2557. psde->pipe_hw->ops.setup_secure_address(psde->pipe_hw,
  2558. pstate->multirect_index,
  2559. enable);
  2560. }
  2561. static void _sde_plane_update_roi_config(struct drm_plane *plane,
  2562. struct drm_crtc *crtc, struct drm_framebuffer *fb)
  2563. {
  2564. const struct sde_format *fmt;
  2565. const struct msm_format *msm_fmt;
  2566. struct sde_plane *psde;
  2567. struct drm_plane_state *state;
  2568. struct sde_plane_state *pstate;
  2569. struct sde_rect src, dst;
  2570. const struct sde_rect *crtc_roi;
  2571. bool q16_data = true;
  2572. int idx;
  2573. psde = to_sde_plane(plane);
  2574. state = plane->state;
  2575. pstate = to_sde_plane_state(state);
  2576. msm_fmt = msm_framebuffer_format(fb);
  2577. if (!msm_fmt) {
  2578. SDE_ERROR("crtc%d plane%d: null format\n",
  2579. DRMID(crtc), DRMID(plane));
  2580. return;
  2581. }
  2582. fmt = to_sde_format(msm_fmt);
  2583. POPULATE_RECT(&src, state->src_x, state->src_y,
  2584. state->src_w, state->src_h, q16_data);
  2585. POPULATE_RECT(&dst, state->crtc_x, state->crtc_y,
  2586. state->crtc_w, state->crtc_h, !q16_data);
  2587. SDE_DEBUG_PLANE(psde,
  2588. "FB[%u] %u,%u,%ux%u->crtc%u %d,%d,%ux%u, %4.4s ubwc %d\n",
  2589. fb->base.id, src.x, src.y, src.w, src.h,
  2590. crtc->base.id, dst.x, dst.y, dst.w, dst.h,
  2591. (char *)&fmt->base.pixel_format,
  2592. SDE_FORMAT_IS_UBWC(fmt));
  2593. if (sde_plane_get_property(pstate, PLANE_PROP_SRC_CONFIG) &
  2594. BIT(SDE_DRM_DEINTERLACE)) {
  2595. SDE_DEBUG_PLANE(psde, "deinterlace\n");
  2596. for (idx = 0; idx < SDE_MAX_PLANES; ++idx)
  2597. psde->pipe_cfg.layout.plane_pitch[idx] <<= 1;
  2598. src.h /= 2;
  2599. src.y = DIV_ROUND_UP(src.y, 2);
  2600. src.y &= ~0x1;
  2601. }
  2602. /*
  2603. * adjust layer mixer position of the sspp in the presence
  2604. * of a partial update to the active lm origin
  2605. */
  2606. sde_crtc_get_crtc_roi(crtc->state, &crtc_roi);
  2607. dst.x -= crtc_roi->x;
  2608. dst.y -= crtc_roi->y;
  2609. /* check for UIDLE */
  2610. if (psde->pipe_hw->ops.setup_uidle)
  2611. _sde_plane_setup_uidle(crtc, psde, pstate, &src, &dst);
  2612. psde->pipe_cfg.src_rect = src;
  2613. psde->pipe_cfg.dst_rect = dst;
  2614. _sde_plane_setup_scaler(psde, pstate, fmt, false);
  2615. /* check for color fill */
  2616. psde->color_fill = (uint32_t)sde_plane_get_property(pstate,
  2617. PLANE_PROP_COLOR_FILL);
  2618. if (psde->color_fill & SDE_PLANE_COLOR_FILL_FLAG) {
  2619. /* skip remaining processing on color fill */
  2620. pstate->dirty = 0x0;
  2621. } else if (psde->pipe_hw->ops.setup_rects) {
  2622. psde->pipe_hw->ops.setup_rects(psde->pipe_hw,
  2623. &psde->pipe_cfg,
  2624. pstate->multirect_index);
  2625. }
  2626. if (psde->pipe_hw->ops.setup_pe &&
  2627. (pstate->multirect_index != SDE_SSPP_RECT_1))
  2628. psde->pipe_hw->ops.setup_pe(psde->pipe_hw,
  2629. &pstate->pixel_ext);
  2630. /**
  2631. * when programmed in multirect mode, scalar block will be
  2632. * bypassed. Still we need to update alpha and bitwidth
  2633. * ONLY for RECT0
  2634. */
  2635. if (psde->pipe_hw->ops.setup_scaler &&
  2636. pstate->multirect_index != SDE_SSPP_RECT_1) {
  2637. psde->pipe_hw->ctl = _sde_plane_get_hw_ctl(plane);
  2638. psde->pipe_hw->ops.setup_scaler(psde->pipe_hw,
  2639. &psde->pipe_cfg, &pstate->pixel_ext,
  2640. &pstate->scaler3_cfg);
  2641. }
  2642. /* update excl rect */
  2643. if (psde->pipe_hw->ops.setup_excl_rect)
  2644. psde->pipe_hw->ops.setup_excl_rect(psde->pipe_hw,
  2645. &pstate->excl_rect,
  2646. pstate->multirect_index);
  2647. if (psde->pipe_hw->ops.setup_multirect)
  2648. psde->pipe_hw->ops.setup_multirect(
  2649. psde->pipe_hw,
  2650. pstate->multirect_index,
  2651. pstate->multirect_mode);
  2652. }
  2653. static void _sde_plane_update_format_and_rects(struct sde_plane *psde,
  2654. struct sde_plane_state *pstate, const struct sde_format *fmt)
  2655. {
  2656. uint32_t src_flags = 0;
  2657. SDE_DEBUG_PLANE(psde, "rotation 0x%X\n", pstate->rotation);
  2658. if (pstate->rotation & DRM_MODE_REFLECT_X)
  2659. src_flags |= SDE_SSPP_FLIP_LR;
  2660. if (pstate->rotation & DRM_MODE_REFLECT_Y)
  2661. src_flags |= SDE_SSPP_FLIP_UD;
  2662. if (pstate->rotation & DRM_MODE_ROTATE_90)
  2663. src_flags |= SDE_SSPP_ROT_90;
  2664. /* update format */
  2665. psde->pipe_hw->ops.setup_format(psde->pipe_hw, fmt,
  2666. pstate->const_alpha_en, src_flags,
  2667. pstate->multirect_index);
  2668. if (psde->pipe_hw->ops.setup_cdp) {
  2669. struct sde_hw_pipe_cdp_cfg *cdp_cfg = &pstate->cdp_cfg;
  2670. memset(cdp_cfg, 0, sizeof(struct sde_hw_pipe_cdp_cfg));
  2671. cdp_cfg->enable = psde->catalog->perf.cdp_cfg
  2672. [SDE_PERF_CDP_USAGE_RT].rd_enable;
  2673. cdp_cfg->ubwc_meta_enable =
  2674. SDE_FORMAT_IS_UBWC(fmt);
  2675. cdp_cfg->tile_amortize_enable =
  2676. SDE_FORMAT_IS_UBWC(fmt) ||
  2677. SDE_FORMAT_IS_TILE(fmt);
  2678. cdp_cfg->preload_ahead = SDE_WB_CDP_PRELOAD_AHEAD_64;
  2679. psde->pipe_hw->ops.setup_cdp(psde->pipe_hw, cdp_cfg,
  2680. pstate->multirect_index);
  2681. }
  2682. _sde_plane_sspp_setup_sys_cache(psde, pstate,
  2683. sde_format_is_tp10_ubwc(fmt));
  2684. /* update csc */
  2685. if (SDE_FORMAT_IS_YUV(fmt))
  2686. _sde_plane_setup_csc(psde);
  2687. else
  2688. psde->csc_ptr = 0;
  2689. if (psde->pipe_hw->ops.setup_inverse_pma) {
  2690. uint32_t pma_mode = 0;
  2691. if (fmt->alpha_enable)
  2692. pma_mode = (uint32_t) sde_plane_get_property(
  2693. pstate, PLANE_PROP_INVERSE_PMA);
  2694. psde->pipe_hw->ops.setup_inverse_pma(psde->pipe_hw,
  2695. pstate->multirect_index, pma_mode);
  2696. }
  2697. if (psde->pipe_hw->ops.setup_dgm_csc)
  2698. psde->pipe_hw->ops.setup_dgm_csc(psde->pipe_hw,
  2699. pstate->multirect_index, psde->csc_usr_ptr);
  2700. }
  2701. static void _sde_plane_update_sharpening(struct sde_plane *psde)
  2702. {
  2703. psde->sharp_cfg.strength = SHARP_STRENGTH_DEFAULT;
  2704. psde->sharp_cfg.edge_thr = SHARP_EDGE_THR_DEFAULT;
  2705. psde->sharp_cfg.smooth_thr = SHARP_SMOOTH_THR_DEFAULT;
  2706. psde->sharp_cfg.noise_thr = SHARP_NOISE_THR_DEFAULT;
  2707. psde->pipe_hw->ops.setup_sharpening(psde->pipe_hw,
  2708. &psde->sharp_cfg);
  2709. }
  2710. static void _sde_plane_update_properties(struct drm_plane *plane,
  2711. struct drm_crtc *crtc, struct drm_framebuffer *fb)
  2712. {
  2713. uint32_t nplanes;
  2714. const struct msm_format *msm_fmt;
  2715. const struct sde_format *fmt;
  2716. struct sde_plane *psde;
  2717. struct drm_plane_state *state;
  2718. struct sde_plane_state *pstate;
  2719. psde = to_sde_plane(plane);
  2720. state = plane->state;
  2721. pstate = to_sde_plane_state(state);
  2722. if (!pstate) {
  2723. SDE_ERROR("invalid plane state for plane%d\n", DRMID(plane));
  2724. return;
  2725. }
  2726. msm_fmt = msm_framebuffer_format(fb);
  2727. if (!msm_fmt) {
  2728. SDE_ERROR("crtc%d plane%d: null format\n",
  2729. DRMID(crtc), DRMID(plane));
  2730. return;
  2731. }
  2732. fmt = to_sde_format(msm_fmt);
  2733. nplanes = fmt->num_planes;
  2734. /* update secure session flag */
  2735. if (pstate->dirty & SDE_PLANE_DIRTY_FB_TRANSLATION_MODE)
  2736. _sde_plane_update_secure_session(psde, pstate);
  2737. /* update roi config */
  2738. if (pstate->dirty & SDE_PLANE_DIRTY_RECTS)
  2739. _sde_plane_update_roi_config(plane, crtc, fb);
  2740. if ((pstate->dirty & SDE_PLANE_DIRTY_FORMAT ||
  2741. pstate->dirty & SDE_PLANE_DIRTY_RECTS) &&
  2742. psde->pipe_hw->ops.setup_format)
  2743. _sde_plane_update_format_and_rects(psde, pstate, fmt);
  2744. sde_color_process_plane_setup(plane);
  2745. /* update sharpening */
  2746. if ((pstate->dirty & SDE_PLANE_DIRTY_SHARPEN) &&
  2747. psde->pipe_hw->ops.setup_sharpening)
  2748. _sde_plane_update_sharpening(psde);
  2749. if (pstate->dirty & (SDE_PLANE_DIRTY_QOS | SDE_PLANE_DIRTY_RECTS |
  2750. SDE_PLANE_DIRTY_FORMAT))
  2751. _sde_plane_set_qos_lut(plane, crtc, fb);
  2752. if (plane->type != DRM_PLANE_TYPE_CURSOR) {
  2753. _sde_plane_set_qos_ctrl(plane, true, SDE_PLANE_QOS_PANIC_CTRL);
  2754. _sde_plane_set_ot_limit(plane, crtc);
  2755. if (pstate->dirty & SDE_PLANE_DIRTY_PERF)
  2756. _sde_plane_set_ts_prefill(plane, pstate);
  2757. }
  2758. if (pstate->dirty & SDE_PLANE_DIRTY_QOS)
  2759. _sde_plane_set_qos_remap(plane);
  2760. /* clear dirty */
  2761. pstate->dirty = 0x0;
  2762. }
  2763. static int sde_plane_sspp_atomic_update(struct drm_plane *plane,
  2764. struct drm_plane_state *old_state)
  2765. {
  2766. struct sde_plane *psde;
  2767. struct drm_plane_state *state;
  2768. struct sde_plane_state *pstate;
  2769. struct sde_plane_state *old_pstate;
  2770. struct drm_crtc *crtc;
  2771. struct drm_framebuffer *fb;
  2772. int idx;
  2773. int dirty_prop_flag;
  2774. bool is_rt;
  2775. if (!plane) {
  2776. SDE_ERROR("invalid plane\n");
  2777. return -EINVAL;
  2778. } else if (!plane->state) {
  2779. SDE_ERROR("invalid plane state\n");
  2780. return -EINVAL;
  2781. } else if (!old_state) {
  2782. SDE_ERROR("invalid old state\n");
  2783. return -EINVAL;
  2784. }
  2785. psde = to_sde_plane(plane);
  2786. state = plane->state;
  2787. pstate = to_sde_plane_state(state);
  2788. old_pstate = to_sde_plane_state(old_state);
  2789. crtc = state->crtc;
  2790. fb = state->fb;
  2791. if (!crtc || !fb) {
  2792. SDE_ERROR_PLANE(psde, "invalid crtc %d or fb %d\n",
  2793. !crtc, !fb);
  2794. return -EINVAL;
  2795. }
  2796. SDE_DEBUG(
  2797. "plane%d sspp:%dx%d/%4.4s/%llx/%dx%d+%d+%d/%x crtc:%dx%d+%d+%d\n",
  2798. plane->base.id,
  2799. state->fb->width, state->fb->height,
  2800. (char *) &state->fb->format->format,
  2801. state->fb->modifier,
  2802. state->src_w >> 16, state->src_h >> 16,
  2803. state->src_x >> 16, state->src_y >> 16,
  2804. pstate->rotation,
  2805. state->crtc_w, state->crtc_h,
  2806. state->crtc_x, state->crtc_y);
  2807. /* force reprogramming of all the parameters, if the flag is set */
  2808. if (psde->revalidate) {
  2809. SDE_DEBUG("plane:%d - reconfigure all the parameters\n",
  2810. plane->base.id);
  2811. pstate->dirty = SDE_PLANE_DIRTY_ALL | SDE_PLANE_DIRTY_CP;
  2812. psde->revalidate = false;
  2813. }
  2814. /* determine what needs to be refreshed */
  2815. mutex_lock(&psde->property_info.property_lock);
  2816. while ((idx = msm_property_pop_dirty(&psde->property_info,
  2817. &pstate->property_state)) >= 0) {
  2818. dirty_prop_flag = plane_prop_array[idx];
  2819. pstate->dirty |= dirty_prop_flag;
  2820. }
  2821. mutex_unlock(&psde->property_info.property_lock);
  2822. /**
  2823. * since plane_atomic_check is invoked before crtc_atomic_check
  2824. * in the commit sequence, all the parameters for updating the
  2825. * plane dirty flag will not be available during
  2826. * plane_atomic_check as some features params are updated
  2827. * in crtc_atomic_check (eg.:sDMA). So check for mode_change
  2828. * before sspp update.
  2829. */
  2830. _sde_plane_sspp_atomic_check_mode_changed(psde, state,
  2831. old_state);
  2832. /* re-program the output rects always if partial update roi changed */
  2833. if (sde_crtc_is_crtc_roi_dirty(crtc->state))
  2834. pstate->dirty |= SDE_PLANE_DIRTY_RECTS;
  2835. if (pstate->dirty & SDE_PLANE_DIRTY_RECTS)
  2836. memset(&(psde->pipe_cfg), 0, sizeof(struct sde_hw_pipe_cfg));
  2837. _sde_plane_set_scanout(plane, pstate, &psde->pipe_cfg, fb);
  2838. is_rt = sde_crtc_is_rt_client(crtc, crtc->state);
  2839. if (is_rt != psde->is_rt_pipe) {
  2840. psde->is_rt_pipe = is_rt;
  2841. pstate->dirty |= SDE_PLANE_DIRTY_QOS;
  2842. }
  2843. /* early out if nothing dirty */
  2844. if (!pstate->dirty)
  2845. return 0;
  2846. pstate->pending = true;
  2847. _sde_plane_set_qos_ctrl(plane, false, SDE_PLANE_QOS_PANIC_CTRL);
  2848. _sde_plane_update_properties(plane, crtc, fb);
  2849. return 0;
  2850. }
  2851. static void _sde_plane_atomic_disable(struct drm_plane *plane,
  2852. struct drm_plane_state *old_state)
  2853. {
  2854. struct sde_plane *psde;
  2855. struct drm_plane_state *state;
  2856. struct sde_plane_state *pstate;
  2857. if (!plane) {
  2858. SDE_ERROR("invalid plane\n");
  2859. return;
  2860. } else if (!plane->state) {
  2861. SDE_ERROR("invalid plane state\n");
  2862. return;
  2863. } else if (!old_state) {
  2864. SDE_ERROR("invalid old state\n");
  2865. return;
  2866. }
  2867. psde = to_sde_plane(plane);
  2868. state = plane->state;
  2869. pstate = to_sde_plane_state(state);
  2870. SDE_EVT32(DRMID(plane), is_sde_plane_virtual(plane),
  2871. pstate->multirect_mode);
  2872. pstate->pending = true;
  2873. if (is_sde_plane_virtual(plane) &&
  2874. psde->pipe_hw && psde->pipe_hw->ops.setup_multirect)
  2875. psde->pipe_hw->ops.setup_multirect(psde->pipe_hw,
  2876. SDE_SSPP_RECT_SOLO, SDE_SSPP_MULTIRECT_NONE);
  2877. }
  2878. static void sde_plane_atomic_update(struct drm_plane *plane,
  2879. struct drm_plane_state *old_state)
  2880. {
  2881. struct sde_plane *psde;
  2882. struct drm_plane_state *state;
  2883. if (!plane) {
  2884. SDE_ERROR("invalid plane\n");
  2885. return;
  2886. } else if (!plane->state) {
  2887. SDE_ERROR("invalid plane state\n");
  2888. return;
  2889. }
  2890. psde = to_sde_plane(plane);
  2891. psde->is_error = false;
  2892. state = plane->state;
  2893. SDE_DEBUG_PLANE(psde, "\n");
  2894. if (!sde_plane_enabled(state)) {
  2895. _sde_plane_atomic_disable(plane, old_state);
  2896. } else {
  2897. int ret;
  2898. ret = sde_plane_sspp_atomic_update(plane, old_state);
  2899. /* atomic_check should have ensured that this doesn't fail */
  2900. WARN_ON(ret < 0);
  2901. }
  2902. }
  2903. void sde_plane_restore(struct drm_plane *plane)
  2904. {
  2905. struct sde_plane *psde;
  2906. if (!plane || !plane->state) {
  2907. SDE_ERROR("invalid plane\n");
  2908. return;
  2909. }
  2910. psde = to_sde_plane(plane);
  2911. /*
  2912. * Revalidate is only true here if idle PC occurred and
  2913. * there is no plane state update in current commit cycle.
  2914. */
  2915. if (!psde->revalidate)
  2916. return;
  2917. SDE_DEBUG_PLANE(psde, "\n");
  2918. /* last plane state is same as current state */
  2919. sde_plane_atomic_update(plane, plane->state);
  2920. }
  2921. bool sde_plane_is_cache_required(struct drm_plane *plane,
  2922. enum sde_sys_cache_type type)
  2923. {
  2924. struct sde_plane_state *pstate;
  2925. if (!plane || !plane->state) {
  2926. SDE_ERROR("invalid plane\n");
  2927. return false;
  2928. }
  2929. pstate = to_sde_plane_state(plane->state);
  2930. /* check if llcc is required for the plane */
  2931. if (pstate->sc_cfg.rd_en && (pstate->sc_cfg.type == type))
  2932. return true;
  2933. else
  2934. return false;
  2935. }
  2936. static void _sde_plane_install_master_only_properties(struct sde_plane *psde)
  2937. {
  2938. char feature_name[256];
  2939. if (psde->pipe_sblk->maxhdeciexp) {
  2940. msm_property_install_range(&psde->property_info,
  2941. "h_decimate", 0x0, 0,
  2942. psde->pipe_sblk->maxhdeciexp, 0,
  2943. PLANE_PROP_H_DECIMATE);
  2944. }
  2945. if (psde->pipe_sblk->maxvdeciexp) {
  2946. msm_property_install_range(&psde->property_info,
  2947. "v_decimate", 0x0, 0,
  2948. psde->pipe_sblk->maxvdeciexp, 0,
  2949. PLANE_PROP_V_DECIMATE);
  2950. }
  2951. if (psde->features & BIT(SDE_SSPP_SCALER_QSEED3)) {
  2952. msm_property_install_range(
  2953. &psde->property_info, "scaler_v2",
  2954. 0x0, 0, ~0, 0, PLANE_PROP_SCALER_V2);
  2955. msm_property_install_blob(&psde->property_info,
  2956. "lut_ed", 0, PLANE_PROP_SCALER_LUT_ED);
  2957. msm_property_install_blob(&psde->property_info,
  2958. "lut_cir", 0,
  2959. PLANE_PROP_SCALER_LUT_CIR);
  2960. msm_property_install_blob(&psde->property_info,
  2961. "lut_sep", 0,
  2962. PLANE_PROP_SCALER_LUT_SEP);
  2963. } else if (psde->features & BIT(SDE_SSPP_SCALER_QSEED3LITE)) {
  2964. msm_property_install_range(
  2965. &psde->property_info, "scaler_v2",
  2966. 0x0, 0, ~0, 0, PLANE_PROP_SCALER_V2);
  2967. msm_property_install_blob(&psde->property_info,
  2968. "lut_sep", 0,
  2969. PLANE_PROP_SCALER_LUT_SEP);
  2970. } else if (psde->features & SDE_SSPP_SCALER) {
  2971. msm_property_install_range(
  2972. &psde->property_info, "scaler_v1", 0x0,
  2973. 0, ~0, 0, PLANE_PROP_SCALER_V1);
  2974. }
  2975. if (psde->features & BIT(SDE_SSPP_CSC) ||
  2976. psde->features & BIT(SDE_SSPP_CSC_10BIT))
  2977. msm_property_install_volatile_range(
  2978. &psde->property_info, "csc_v1", 0x0,
  2979. 0, ~0, 0, PLANE_PROP_CSC_V1);
  2980. if (psde->features & BIT(SDE_SSPP_HSIC)) {
  2981. snprintf(feature_name, sizeof(feature_name), "%s%d",
  2982. "SDE_SSPP_HUE_V",
  2983. psde->pipe_sblk->hsic_blk.version >> 16);
  2984. msm_property_install_range(&psde->property_info,
  2985. feature_name, 0, 0, 0xFFFFFFFF, 0,
  2986. PLANE_PROP_HUE_ADJUST);
  2987. snprintf(feature_name, sizeof(feature_name), "%s%d",
  2988. "SDE_SSPP_SATURATION_V",
  2989. psde->pipe_sblk->hsic_blk.version >> 16);
  2990. msm_property_install_range(&psde->property_info,
  2991. feature_name, 0, 0, 0xFFFFFFFF, 0,
  2992. PLANE_PROP_SATURATION_ADJUST);
  2993. snprintf(feature_name, sizeof(feature_name), "%s%d",
  2994. "SDE_SSPP_VALUE_V",
  2995. psde->pipe_sblk->hsic_blk.version >> 16);
  2996. msm_property_install_range(&psde->property_info,
  2997. feature_name, 0, 0, 0xFFFFFFFF, 0,
  2998. PLANE_PROP_VALUE_ADJUST);
  2999. snprintf(feature_name, sizeof(feature_name), "%s%d",
  3000. "SDE_SSPP_CONTRAST_V",
  3001. psde->pipe_sblk->hsic_blk.version >> 16);
  3002. msm_property_install_range(&psde->property_info,
  3003. feature_name, 0, 0, 0xFFFFFFFF, 0,
  3004. PLANE_PROP_CONTRAST_ADJUST);
  3005. }
  3006. }
  3007. static void _sde_plane_install_colorproc_properties(struct sde_plane *psde,
  3008. struct sde_kms_info *info)
  3009. {
  3010. char feature_name[256];
  3011. bool is_master = !psde->is_virtual;
  3012. if ((is_master &&
  3013. (psde->features & BIT(SDE_SSPP_INVERSE_PMA))) ||
  3014. (psde->features & BIT(SDE_SSPP_DGM_INVERSE_PMA))) {
  3015. msm_property_install_range(&psde->property_info,
  3016. "inverse_pma", 0x0, 0, 1, 0, PLANE_PROP_INVERSE_PMA);
  3017. sde_kms_info_add_keyint(info, "inverse_pma", 1);
  3018. }
  3019. if (psde->features & BIT(SDE_SSPP_DGM_CSC)) {
  3020. msm_property_install_volatile_range(
  3021. &psde->property_info, "csc_dma_v1", 0x0,
  3022. 0, ~0, 0, PLANE_PROP_CSC_DMA_V1);
  3023. sde_kms_info_add_keyint(info, "csc_dma_v1", 1);
  3024. }
  3025. if (psde->features & BIT(SDE_SSPP_MEMCOLOR)) {
  3026. snprintf(feature_name, sizeof(feature_name), "%s%d",
  3027. "SDE_SSPP_SKIN_COLOR_V",
  3028. psde->pipe_sblk->memcolor_blk.version >> 16);
  3029. msm_property_install_blob(&psde->property_info, feature_name, 0,
  3030. PLANE_PROP_SKIN_COLOR);
  3031. snprintf(feature_name, sizeof(feature_name), "%s%d",
  3032. "SDE_SSPP_SKY_COLOR_V",
  3033. psde->pipe_sblk->memcolor_blk.version >> 16);
  3034. msm_property_install_blob(&psde->property_info, feature_name, 0,
  3035. PLANE_PROP_SKY_COLOR);
  3036. snprintf(feature_name, sizeof(feature_name), "%s%d",
  3037. "SDE_SSPP_FOLIAGE_COLOR_V",
  3038. psde->pipe_sblk->memcolor_blk.version >> 16);
  3039. msm_property_install_blob(&psde->property_info, feature_name, 0,
  3040. PLANE_PROP_FOLIAGE_COLOR);
  3041. }
  3042. if (psde->features & BIT(SDE_SSPP_VIG_GAMUT)) {
  3043. snprintf(feature_name, sizeof(feature_name), "%s%d",
  3044. "SDE_VIG_3D_LUT_GAMUT_V",
  3045. psde->pipe_sblk->gamut_blk.version >> 16);
  3046. msm_property_install_blob(&psde->property_info, feature_name, 0,
  3047. PLANE_PROP_VIG_GAMUT);
  3048. }
  3049. if (psde->features & BIT(SDE_SSPP_VIG_IGC)) {
  3050. snprintf(feature_name, sizeof(feature_name), "%s%d",
  3051. "SDE_VIG_1D_LUT_IGC_V",
  3052. psde->pipe_sblk->igc_blk[0].version >> 16);
  3053. msm_property_install_blob(&psde->property_info, feature_name, 0,
  3054. PLANE_PROP_VIG_IGC);
  3055. }
  3056. if (psde->features & BIT(SDE_SSPP_DMA_IGC)) {
  3057. snprintf(feature_name, sizeof(feature_name), "%s%d",
  3058. "SDE_DGM_1D_LUT_IGC_V",
  3059. psde->pipe_sblk->igc_blk[0].version >> 16);
  3060. msm_property_install_blob(&psde->property_info, feature_name, 0,
  3061. PLANE_PROP_DMA_IGC);
  3062. }
  3063. if (psde->features & BIT(SDE_SSPP_DMA_GC)) {
  3064. snprintf(feature_name, sizeof(feature_name), "%s%d",
  3065. "SDE_DGM_1D_LUT_GC_V",
  3066. psde->pipe_sblk->gc_blk[0].version >> 16);
  3067. msm_property_install_blob(&psde->property_info, feature_name, 0,
  3068. PLANE_PROP_DMA_GC);
  3069. }
  3070. }
  3071. static void _sde_plane_setup_capabilities_blob(struct sde_plane *psde,
  3072. u32 master_plane_id, struct sde_kms_info *info,
  3073. struct sde_mdss_cfg *catalog)
  3074. {
  3075. bool is_master = !psde->is_virtual;
  3076. const struct sde_format_extended *format_list;
  3077. u32 index;
  3078. if (is_master) {
  3079. format_list = psde->pipe_sblk->format_list;
  3080. } else {
  3081. format_list = psde->pipe_sblk->virt_format_list;
  3082. sde_kms_info_add_keyint(info, "primary_smart_plane_id",
  3083. master_plane_id);
  3084. }
  3085. if (format_list) {
  3086. sde_kms_info_start(info, "pixel_formats");
  3087. while (format_list->fourcc_format) {
  3088. sde_kms_info_append_format(info,
  3089. format_list->fourcc_format,
  3090. format_list->modifier);
  3091. ++format_list;
  3092. }
  3093. sde_kms_info_stop(info);
  3094. }
  3095. if (psde->pipe_hw && psde->pipe_hw->ops.get_scaler_ver)
  3096. sde_kms_info_add_keyint(info, "scaler_step_ver",
  3097. psde->pipe_hw->ops.get_scaler_ver(psde->pipe_hw));
  3098. sde_kms_info_add_keyint(info, "max_linewidth",
  3099. psde->pipe_sblk->maxlinewidth);
  3100. sde_kms_info_add_keyint(info, "max_upscale",
  3101. psde->pipe_sblk->maxupscale);
  3102. sde_kms_info_add_keyint(info, "max_downscale",
  3103. psde->pipe_sblk->maxdwnscale);
  3104. sde_kms_info_add_keyint(info, "max_horizontal_deci",
  3105. psde->pipe_sblk->maxhdeciexp);
  3106. sde_kms_info_add_keyint(info, "max_vertical_deci",
  3107. psde->pipe_sblk->maxvdeciexp);
  3108. sde_kms_info_add_keyint(info, "max_per_pipe_bw",
  3109. psde->pipe_sblk->max_per_pipe_bw * 1000LL);
  3110. sde_kms_info_add_keyint(info, "max_per_pipe_bw_high",
  3111. psde->pipe_sblk->max_per_pipe_bw_high * 1000LL);
  3112. index = (master_plane_id == 0) ? 0 : 1;
  3113. if (catalog->has_demura &&
  3114. catalog->demura_supported[psde->pipe][index] != ~0x0) {
  3115. sde_kms_info_add_keyint(info, "demura_block", index);
  3116. sde_kms_info_add_keyint(info, "demura_pipe_id",
  3117. psde->pipe - SSPP_DMA0);
  3118. }
  3119. if (psde->features & BIT(SDE_SSPP_SEC_UI_ALLOWED))
  3120. sde_kms_info_add_keyint(info, "sec_ui_allowed", 1);
  3121. if (psde->features & BIT(SDE_SSPP_BLOCK_SEC_UI))
  3122. sde_kms_info_add_keyint(info, "block_sec_ui", 1);
  3123. if (psde->features & BIT(SDE_SSPP_TRUE_INLINE_ROT)) {
  3124. const struct sde_format_extended *inline_rot_fmt_list;
  3125. sde_kms_info_add_keyint(info, "true_inline_rot_rev",
  3126. catalog->true_inline_rot_rev);
  3127. sde_kms_info_add_keyint(info,
  3128. "true_inline_dwnscale_rt",
  3129. (int) (psde->pipe_sblk->in_rot_maxdwnscale_rt_num /
  3130. psde->pipe_sblk->in_rot_maxdwnscale_rt_denom));
  3131. sde_kms_info_add_keyint(info,
  3132. "true_inline_dwnscale_rt_numerator",
  3133. psde->pipe_sblk->in_rot_maxdwnscale_rt_num);
  3134. sde_kms_info_add_keyint(info,
  3135. "true_inline_dwnscale_rt_denominator",
  3136. psde->pipe_sblk->in_rot_maxdwnscale_rt_denom);
  3137. sde_kms_info_add_keyint(info, "true_inline_dwnscale_nrt",
  3138. psde->pipe_sblk->in_rot_maxdwnscale_nrt);
  3139. sde_kms_info_add_keyint(info, "true_inline_max_height",
  3140. psde->pipe_sblk->in_rot_maxheight);
  3141. inline_rot_fmt_list = psde->pipe_sblk->in_rot_format_list;
  3142. if (inline_rot_fmt_list) {
  3143. sde_kms_info_start(info, "inline_rot_pixel_formats");
  3144. while (inline_rot_fmt_list->fourcc_format) {
  3145. sde_kms_info_append_format(info,
  3146. inline_rot_fmt_list->fourcc_format,
  3147. inline_rot_fmt_list->modifier);
  3148. ++inline_rot_fmt_list;
  3149. }
  3150. sde_kms_info_stop(info);
  3151. }
  3152. }
  3153. }
  3154. /* helper to install properties which are common to planes and crtcs */
  3155. static void _sde_plane_install_properties(struct drm_plane *plane,
  3156. struct sde_mdss_cfg *catalog, u32 master_plane_id)
  3157. {
  3158. static const struct drm_prop_enum_list e_blend_op[] = {
  3159. {SDE_DRM_BLEND_OP_NOT_DEFINED, "not_defined"},
  3160. {SDE_DRM_BLEND_OP_OPAQUE, "opaque"},
  3161. {SDE_DRM_BLEND_OP_PREMULTIPLIED, "premultiplied"},
  3162. {SDE_DRM_BLEND_OP_COVERAGE, "coverage"},
  3163. {SDE_DRM_BLEND_OP_SKIP, "skip_blending"},
  3164. };
  3165. static const struct drm_prop_enum_list e_src_config[] = {
  3166. {SDE_DRM_DEINTERLACE, "deinterlace"}
  3167. };
  3168. static const struct drm_prop_enum_list e_fb_translation_mode[] = {
  3169. {SDE_DRM_FB_NON_SEC, "non_sec"},
  3170. {SDE_DRM_FB_SEC, "sec"},
  3171. {SDE_DRM_FB_NON_SEC_DIR_TRANS, "non_sec_direct_translation"},
  3172. {SDE_DRM_FB_SEC_DIR_TRANS, "sec_direct_translation"},
  3173. };
  3174. static const struct drm_prop_enum_list e_multirect_mode[] = {
  3175. {SDE_SSPP_MULTIRECT_NONE, "none"},
  3176. {SDE_SSPP_MULTIRECT_PARALLEL, "parallel"},
  3177. {SDE_SSPP_MULTIRECT_TIME_MX, "serial"},
  3178. };
  3179. struct sde_kms_info *info;
  3180. struct sde_plane *psde = to_sde_plane(plane);
  3181. bool is_master;
  3182. int zpos_max = 255;
  3183. int zpos_def = 0;
  3184. if (!plane || !psde) {
  3185. SDE_ERROR("invalid plane\n");
  3186. return;
  3187. } else if (!psde->pipe_hw || !psde->pipe_sblk) {
  3188. SDE_ERROR("invalid plane, pipe_hw %d pipe_sblk %d\n",
  3189. !psde->pipe_hw, !psde->pipe_sblk);
  3190. return;
  3191. } else if (!catalog) {
  3192. SDE_ERROR("invalid catalog\n");
  3193. return;
  3194. }
  3195. psde->catalog = catalog;
  3196. is_master = !psde->is_virtual;
  3197. info = kzalloc(sizeof(struct sde_kms_info), GFP_KERNEL);
  3198. if (!info) {
  3199. SDE_ERROR("failed to allocate info memory\n");
  3200. return;
  3201. }
  3202. if (sde_is_custom_client()) {
  3203. if (catalog->mixer_count &&
  3204. catalog->mixer[0].sblk->maxblendstages) {
  3205. zpos_max = catalog->mixer[0].sblk->maxblendstages - 1;
  3206. if (catalog->has_base_layer &&
  3207. (zpos_max > SDE_STAGE_MAX - 1))
  3208. zpos_max = SDE_STAGE_MAX - 1;
  3209. else if (zpos_max > SDE_STAGE_MAX - SDE_STAGE_0 - 1)
  3210. zpos_max = SDE_STAGE_MAX - SDE_STAGE_0 - 1;
  3211. }
  3212. } else if (plane->type != DRM_PLANE_TYPE_PRIMARY) {
  3213. /* reserve zpos == 0 for primary planes */
  3214. zpos_def = drm_plane_index(plane) + 1;
  3215. }
  3216. msm_property_install_range(&psde->property_info, "zpos",
  3217. 0x0, 0, zpos_max, zpos_def, PLANE_PROP_ZPOS);
  3218. msm_property_install_range(&psde->property_info, "alpha",
  3219. 0x0, 0, 255, 255, PLANE_PROP_ALPHA);
  3220. /* linux default file descriptor range on each process */
  3221. msm_property_install_range(&psde->property_info, "input_fence",
  3222. 0x0, 0, INR_OPEN_MAX, 0, PLANE_PROP_INPUT_FENCE);
  3223. if (is_master)
  3224. _sde_plane_install_master_only_properties(psde);
  3225. else
  3226. msm_property_install_enum(&psde->property_info,
  3227. "multirect_mode", 0x0, 0, e_multirect_mode,
  3228. ARRAY_SIZE(e_multirect_mode),
  3229. PLANE_PROP_MULTIRECT_MODE);
  3230. if (psde->features & BIT(SDE_SSPP_EXCL_RECT))
  3231. msm_property_install_volatile_range(&psde->property_info,
  3232. "excl_rect_v1", 0x0, 0, ~0, 0, PLANE_PROP_EXCL_RECT_V1);
  3233. sde_plane_rot_install_properties(plane, catalog);
  3234. msm_property_install_enum(&psde->property_info, "blend_op", 0x0, 0,
  3235. e_blend_op, ARRAY_SIZE(e_blend_op), PLANE_PROP_BLEND_OP);
  3236. msm_property_install_enum(&psde->property_info, "src_config", 0x0, 1,
  3237. e_src_config, ARRAY_SIZE(e_src_config), PLANE_PROP_SRC_CONFIG);
  3238. if (psde->pipe_hw->ops.setup_solidfill)
  3239. msm_property_install_range(&psde->property_info, "color_fill",
  3240. 0, 0, 0xFFFFFFFF, 0, PLANE_PROP_COLOR_FILL);
  3241. msm_property_install_range(&psde->property_info, "prefill_size", 0x0,
  3242. 0, ~0, 0, PLANE_PROP_PREFILL_SIZE);
  3243. msm_property_install_range(&psde->property_info, "prefill_time", 0x0,
  3244. 0, ~0, 0, PLANE_PROP_PREFILL_TIME);
  3245. msm_property_install_blob(&psde->property_info, "capabilities",
  3246. DRM_MODE_PROP_IMMUTABLE, PLANE_PROP_INFO);
  3247. sde_kms_info_reset(info);
  3248. _sde_plane_setup_capabilities_blob(psde, master_plane_id, info,
  3249. catalog);
  3250. _sde_plane_install_colorproc_properties(psde, info);
  3251. msm_property_set_blob(&psde->property_info, &psde->blob_info,
  3252. info->data, SDE_KMS_INFO_DATALEN(info),
  3253. PLANE_PROP_INFO);
  3254. msm_property_install_enum(&psde->property_info, "fb_translation_mode",
  3255. 0x0, 0, e_fb_translation_mode,
  3256. ARRAY_SIZE(e_fb_translation_mode),
  3257. PLANE_PROP_FB_TRANSLATION_MODE);
  3258. kfree(info);
  3259. }
  3260. static inline void _sde_plane_set_csc_v1(struct sde_plane *psde,
  3261. void __user *usr_ptr)
  3262. {
  3263. struct sde_drm_csc_v1 csc_v1;
  3264. int i;
  3265. if (!psde) {
  3266. SDE_ERROR("invalid plane\n");
  3267. return;
  3268. }
  3269. psde->csc_usr_ptr = NULL;
  3270. if (!usr_ptr) {
  3271. SDE_DEBUG_PLANE(psde, "csc data removed\n");
  3272. return;
  3273. }
  3274. if (copy_from_user(&csc_v1, usr_ptr, sizeof(csc_v1))) {
  3275. SDE_ERROR_PLANE(psde, "failed to copy csc data\n");
  3276. return;
  3277. }
  3278. /* populate from user space */
  3279. for (i = 0; i < SDE_CSC_MATRIX_COEFF_SIZE; ++i)
  3280. psde->csc_cfg.csc_mv[i] = csc_v1.ctm_coeff[i] >> 16;
  3281. for (i = 0; i < SDE_CSC_BIAS_SIZE; ++i) {
  3282. psde->csc_cfg.csc_pre_bv[i] = csc_v1.pre_bias[i];
  3283. psde->csc_cfg.csc_post_bv[i] = csc_v1.post_bias[i];
  3284. }
  3285. for (i = 0; i < SDE_CSC_CLAMP_SIZE; ++i) {
  3286. psde->csc_cfg.csc_pre_lv[i] = csc_v1.pre_clamp[i];
  3287. psde->csc_cfg.csc_post_lv[i] = csc_v1.post_clamp[i];
  3288. }
  3289. psde->csc_usr_ptr = &psde->csc_cfg;
  3290. }
  3291. static inline void _sde_plane_set_scaler_v1(struct sde_plane *psde,
  3292. struct sde_plane_state *pstate, void __user *usr)
  3293. {
  3294. struct sde_drm_scaler_v1 scale_v1;
  3295. struct sde_hw_pixel_ext *pe;
  3296. int i;
  3297. if (!psde || !pstate) {
  3298. SDE_ERROR("invalid argument(s)\n");
  3299. return;
  3300. }
  3301. pstate->scaler_check_state = SDE_PLANE_SCLCHECK_NONE;
  3302. if (!usr) {
  3303. SDE_DEBUG_PLANE(psde, "scale data removed\n");
  3304. return;
  3305. }
  3306. if (copy_from_user(&scale_v1, usr, sizeof(scale_v1))) {
  3307. SDE_ERROR_PLANE(psde, "failed to copy scale data\n");
  3308. return;
  3309. }
  3310. /* force property to be dirty, even if the pointer didn't change */
  3311. msm_property_set_dirty(&psde->property_info,
  3312. &pstate->property_state, PLANE_PROP_SCALER_V1);
  3313. /* populate from user space */
  3314. pe = &pstate->pixel_ext;
  3315. memset(pe, 0, sizeof(struct sde_hw_pixel_ext));
  3316. for (i = 0; i < SDE_MAX_PLANES; i++) {
  3317. pe->init_phase_x[i] = scale_v1.init_phase_x[i];
  3318. pe->phase_step_x[i] = scale_v1.phase_step_x[i];
  3319. pe->init_phase_y[i] = scale_v1.init_phase_y[i];
  3320. pe->phase_step_y[i] = scale_v1.phase_step_y[i];
  3321. pe->horz_filter[i] = scale_v1.horz_filter[i];
  3322. pe->vert_filter[i] = scale_v1.vert_filter[i];
  3323. }
  3324. for (i = 0; i < SDE_MAX_PLANES; i++) {
  3325. pe->left_ftch[i] = scale_v1.pe.left_ftch[i];
  3326. pe->right_ftch[i] = scale_v1.pe.right_ftch[i];
  3327. pe->left_rpt[i] = scale_v1.pe.left_rpt[i];
  3328. pe->right_rpt[i] = scale_v1.pe.right_rpt[i];
  3329. pe->roi_w[i] = scale_v1.pe.num_ext_pxls_lr[i];
  3330. pe->top_ftch[i] = scale_v1.pe.top_ftch[i];
  3331. pe->btm_ftch[i] = scale_v1.pe.btm_ftch[i];
  3332. pe->top_rpt[i] = scale_v1.pe.top_rpt[i];
  3333. pe->btm_rpt[i] = scale_v1.pe.btm_rpt[i];
  3334. pe->roi_h[i] = scale_v1.pe.num_ext_pxls_tb[i];
  3335. }
  3336. pstate->scaler_check_state = SDE_PLANE_SCLCHECK_SCALER_V1;
  3337. SDE_EVT32_VERBOSE(DRMID(&psde->base));
  3338. SDE_DEBUG_PLANE(psde, "user property data copied\n");
  3339. }
  3340. static void _sde_plane_clear_predownscale_settings(
  3341. struct sde_plane_state *pstate)
  3342. {
  3343. pstate->pre_down.pre_downscale_x_0 = 0;
  3344. pstate->pre_down.pre_downscale_x_1 = 0;
  3345. pstate->pre_down.pre_downscale_y_0 = 0;
  3346. pstate->pre_down.pre_downscale_y_1 = 0;
  3347. }
  3348. static inline void _sde_plane_set_scaler_v2(struct sde_plane *psde,
  3349. struct sde_plane_state *pstate, void __user *usr)
  3350. {
  3351. struct sde_drm_scaler_v2 scale_v2;
  3352. struct sde_hw_pixel_ext *pe;
  3353. int i;
  3354. struct sde_hw_scaler3_cfg *cfg;
  3355. struct sde_hw_inline_pre_downscale_cfg *pd_cfg;
  3356. if (!psde || !pstate) {
  3357. SDE_ERROR("invalid argument(s)\n");
  3358. return;
  3359. }
  3360. cfg = &pstate->scaler3_cfg;
  3361. pd_cfg = &pstate->pre_down;
  3362. pstate->scaler_check_state = SDE_PLANE_SCLCHECK_NONE;
  3363. if (!usr) {
  3364. SDE_DEBUG_PLANE(psde, "scale data removed\n");
  3365. cfg->enable = 0;
  3366. _sde_plane_clear_predownscale_settings(pstate);
  3367. goto end;
  3368. }
  3369. if (copy_from_user(&scale_v2, usr, sizeof(scale_v2))) {
  3370. SDE_ERROR_PLANE(psde, "failed to copy scale data\n");
  3371. return;
  3372. }
  3373. /* detach/ignore user data if 'disabled' */
  3374. if (!scale_v2.enable) {
  3375. SDE_DEBUG_PLANE(psde, "scale data removed\n");
  3376. cfg->enable = 0;
  3377. _sde_plane_clear_predownscale_settings(pstate);
  3378. goto end;
  3379. }
  3380. /* populate from user space */
  3381. sde_set_scaler_v2(cfg, &scale_v2);
  3382. if (_sde_plane_has_pre_downscale(psde)) {
  3383. pd_cfg->pre_downscale_x_0 = scale_v2.pre_downscale_x_0;
  3384. pd_cfg->pre_downscale_x_1 = scale_v2.pre_downscale_x_1;
  3385. pd_cfg->pre_downscale_y_0 = scale_v2.pre_downscale_y_0;
  3386. pd_cfg->pre_downscale_y_1 = scale_v2.pre_downscale_y_1;
  3387. }
  3388. pe = &pstate->pixel_ext;
  3389. memset(pe, 0, sizeof(struct sde_hw_pixel_ext));
  3390. for (i = 0; i < SDE_MAX_PLANES; i++) {
  3391. pe->left_ftch[i] = scale_v2.pe.left_ftch[i];
  3392. pe->right_ftch[i] = scale_v2.pe.right_ftch[i];
  3393. pe->left_rpt[i] = scale_v2.pe.left_rpt[i];
  3394. pe->right_rpt[i] = scale_v2.pe.right_rpt[i];
  3395. pe->roi_w[i] = scale_v2.pe.num_ext_pxls_lr[i];
  3396. pe->top_ftch[i] = scale_v2.pe.top_ftch[i];
  3397. pe->btm_ftch[i] = scale_v2.pe.btm_ftch[i];
  3398. pe->top_rpt[i] = scale_v2.pe.top_rpt[i];
  3399. pe->btm_rpt[i] = scale_v2.pe.btm_rpt[i];
  3400. pe->roi_h[i] = scale_v2.pe.num_ext_pxls_tb[i];
  3401. }
  3402. pstate->scaler_check_state = SDE_PLANE_SCLCHECK_SCALER_V2_CHECK;
  3403. end:
  3404. /* force property to be dirty, even if the pointer didn't change */
  3405. msm_property_set_dirty(&psde->property_info,
  3406. &pstate->property_state, PLANE_PROP_SCALER_V2);
  3407. SDE_EVT32_VERBOSE(DRMID(&psde->base), cfg->enable, cfg->de.enable,
  3408. cfg->src_width[0], cfg->src_height[0],
  3409. cfg->dst_width, cfg->dst_height);
  3410. SDE_DEBUG_PLANE(psde, "user property data copied\n");
  3411. }
  3412. static void _sde_plane_set_excl_rect_v1(struct sde_plane *psde,
  3413. struct sde_plane_state *pstate, void __user *usr_ptr)
  3414. {
  3415. struct drm_clip_rect excl_rect_v1;
  3416. if (!psde || !pstate) {
  3417. SDE_ERROR("invalid argument(s)\n");
  3418. return;
  3419. }
  3420. if (!usr_ptr) {
  3421. memset(&pstate->excl_rect, 0, sizeof(pstate->excl_rect));
  3422. SDE_DEBUG_PLANE(psde, "excl_rect data cleared\n");
  3423. return;
  3424. }
  3425. if (copy_from_user(&excl_rect_v1, usr_ptr, sizeof(excl_rect_v1))) {
  3426. SDE_ERROR_PLANE(psde, "failed to copy excl_rect data\n");
  3427. return;
  3428. }
  3429. /* populate from user space */
  3430. pstate->excl_rect.x = excl_rect_v1.x1;
  3431. pstate->excl_rect.y = excl_rect_v1.y1;
  3432. pstate->excl_rect.w = excl_rect_v1.x2 - excl_rect_v1.x1;
  3433. pstate->excl_rect.h = excl_rect_v1.y2 - excl_rect_v1.y1;
  3434. SDE_DEBUG_PLANE(psde, "excl_rect: {%d,%d,%d,%d}\n",
  3435. pstate->excl_rect.x, pstate->excl_rect.y,
  3436. pstate->excl_rect.w, pstate->excl_rect.h);
  3437. }
  3438. static int sde_plane_atomic_set_property(struct drm_plane *plane,
  3439. struct drm_plane_state *state, struct drm_property *property,
  3440. uint64_t val)
  3441. {
  3442. struct sde_plane *psde = plane ? to_sde_plane(plane) : NULL;
  3443. struct sde_plane_state *pstate;
  3444. int idx, ret = -EINVAL;
  3445. SDE_DEBUG_PLANE(psde, "\n");
  3446. if (!plane) {
  3447. SDE_ERROR("invalid plane\n");
  3448. } else if (!state) {
  3449. SDE_ERROR_PLANE(psde, "invalid state\n");
  3450. } else {
  3451. pstate = to_sde_plane_state(state);
  3452. ret = msm_property_atomic_set(&psde->property_info,
  3453. &pstate->property_state, property, val);
  3454. if (!ret) {
  3455. idx = msm_property_index(&psde->property_info,
  3456. property);
  3457. switch (idx) {
  3458. case PLANE_PROP_INPUT_FENCE:
  3459. _sde_plane_set_input_fence(psde, pstate, val);
  3460. break;
  3461. case PLANE_PROP_CSC_V1:
  3462. case PLANE_PROP_CSC_DMA_V1:
  3463. _sde_plane_set_csc_v1(psde, (void __user *)val);
  3464. break;
  3465. case PLANE_PROP_SCALER_V1:
  3466. _sde_plane_set_scaler_v1(psde, pstate,
  3467. (void *)(uintptr_t)val);
  3468. break;
  3469. case PLANE_PROP_SCALER_V2:
  3470. _sde_plane_set_scaler_v2(psde, pstate,
  3471. (void *)(uintptr_t)val);
  3472. break;
  3473. case PLANE_PROP_EXCL_RECT_V1:
  3474. _sde_plane_set_excl_rect_v1(psde, pstate,
  3475. (void *)(uintptr_t)val);
  3476. break;
  3477. default:
  3478. /* nothing to do */
  3479. break;
  3480. }
  3481. }
  3482. }
  3483. SDE_DEBUG_PLANE(psde, "%s[%d] <= 0x%llx ret=%d\n",
  3484. property->name, property->base.id, val, ret);
  3485. return ret;
  3486. }
  3487. static int sde_plane_atomic_get_property(struct drm_plane *plane,
  3488. const struct drm_plane_state *state,
  3489. struct drm_property *property, uint64_t *val)
  3490. {
  3491. struct sde_plane *psde = plane ? to_sde_plane(plane) : NULL;
  3492. struct sde_plane_state *pstate;
  3493. int ret = -EINVAL;
  3494. if (!plane) {
  3495. SDE_ERROR("invalid plane\n");
  3496. } else if (!state) {
  3497. SDE_ERROR("invalid state\n");
  3498. } else {
  3499. SDE_DEBUG_PLANE(psde, "\n");
  3500. pstate = to_sde_plane_state(state);
  3501. ret = msm_property_atomic_get(&psde->property_info,
  3502. &pstate->property_state, property, val);
  3503. }
  3504. return ret;
  3505. }
  3506. int sde_plane_helper_reset_custom_properties(struct drm_plane *plane,
  3507. struct drm_plane_state *plane_state)
  3508. {
  3509. struct sde_plane *psde;
  3510. struct sde_plane_state *pstate;
  3511. struct drm_property *drm_prop;
  3512. enum msm_mdp_plane_property prop_idx;
  3513. if (!plane || !plane_state) {
  3514. SDE_ERROR("invalid params\n");
  3515. return -EINVAL;
  3516. }
  3517. psde = to_sde_plane(plane);
  3518. pstate = to_sde_plane_state(plane_state);
  3519. for (prop_idx = 0; prop_idx < PLANE_PROP_COUNT; prop_idx++) {
  3520. uint64_t val = pstate->property_values[prop_idx].value;
  3521. uint64_t def;
  3522. int ret;
  3523. drm_prop = msm_property_index_to_drm_property(
  3524. &psde->property_info, prop_idx);
  3525. if (!drm_prop) {
  3526. /* not all props will be installed, based on caps */
  3527. SDE_DEBUG_PLANE(psde, "invalid property index %d\n",
  3528. prop_idx);
  3529. continue;
  3530. }
  3531. def = msm_property_get_default(&psde->property_info, prop_idx);
  3532. if (val == def)
  3533. continue;
  3534. SDE_DEBUG_PLANE(psde, "set prop %s idx %d from %llu to %llu\n",
  3535. drm_prop->name, prop_idx, val, def);
  3536. ret = sde_plane_atomic_set_property(plane, plane_state,
  3537. drm_prop, def);
  3538. if (ret) {
  3539. SDE_ERROR_PLANE(psde,
  3540. "set property failed, idx %d ret %d\n",
  3541. prop_idx, ret);
  3542. continue;
  3543. }
  3544. }
  3545. return 0;
  3546. }
  3547. static void sde_plane_destroy(struct drm_plane *plane)
  3548. {
  3549. struct sde_plane *psde = plane ? to_sde_plane(plane) : NULL;
  3550. SDE_DEBUG_PLANE(psde, "\n");
  3551. if (psde) {
  3552. _sde_plane_set_qos_ctrl(plane, false, SDE_PLANE_QOS_PANIC_CTRL);
  3553. if (psde->blob_info)
  3554. drm_property_blob_put(psde->blob_info);
  3555. msm_property_destroy(&psde->property_info);
  3556. mutex_destroy(&psde->lock);
  3557. /* this will destroy the states as well */
  3558. drm_plane_cleanup(plane);
  3559. if (psde->pipe_hw)
  3560. sde_hw_sspp_destroy(psde->pipe_hw);
  3561. kfree(psde);
  3562. }
  3563. }
  3564. void sde_plane_destroy_fb(struct drm_plane_state *state)
  3565. {
  3566. struct sde_plane_state *pstate;
  3567. if (!state) {
  3568. SDE_ERROR("invalid arg state %d\n", !state);
  3569. return;
  3570. }
  3571. pstate = to_sde_plane_state(state);
  3572. if (sde_plane_get_property(pstate, PLANE_PROP_FB_TRANSLATION_MODE) ==
  3573. SDE_DRM_FB_SEC) {
  3574. /* remove ref count for frame buffers */
  3575. if (state->fb) {
  3576. drm_framebuffer_put(state->fb);
  3577. state->fb = NULL;
  3578. }
  3579. }
  3580. }
  3581. static void sde_plane_destroy_state(struct drm_plane *plane,
  3582. struct drm_plane_state *state)
  3583. {
  3584. struct sde_plane *psde;
  3585. struct sde_plane_state *pstate;
  3586. if (!plane || !state) {
  3587. SDE_ERROR("invalid arg(s), plane %d state %d\n",
  3588. !plane, !state);
  3589. return;
  3590. }
  3591. psde = to_sde_plane(plane);
  3592. pstate = to_sde_plane_state(state);
  3593. SDE_DEBUG_PLANE(psde, "\n");
  3594. /* remove ref count for frame buffers */
  3595. if (state->fb)
  3596. drm_framebuffer_put(state->fb);
  3597. /* remove ref count for fence */
  3598. if (pstate->input_fence)
  3599. sde_sync_put(pstate->input_fence);
  3600. /* destroy value helper */
  3601. msm_property_destroy_state(&psde->property_info, pstate,
  3602. &pstate->property_state);
  3603. }
  3604. static struct drm_plane_state *
  3605. sde_plane_duplicate_state(struct drm_plane *plane)
  3606. {
  3607. struct sde_plane *psde;
  3608. struct sde_plane_state *pstate;
  3609. struct sde_plane_state *old_state;
  3610. struct drm_property *drm_prop;
  3611. uint64_t input_fence_default;
  3612. if (!plane) {
  3613. SDE_ERROR("invalid plane\n");
  3614. return NULL;
  3615. } else if (!plane->state) {
  3616. SDE_ERROR("invalid plane state\n");
  3617. return NULL;
  3618. }
  3619. old_state = to_sde_plane_state(plane->state);
  3620. psde = to_sde_plane(plane);
  3621. pstate = msm_property_alloc_state(&psde->property_info);
  3622. if (!pstate) {
  3623. SDE_ERROR_PLANE(psde, "failed to allocate state\n");
  3624. return NULL;
  3625. }
  3626. SDE_DEBUG_PLANE(psde, "\n");
  3627. /* duplicate value helper */
  3628. msm_property_duplicate_state(&psde->property_info, old_state, pstate,
  3629. &pstate->property_state, pstate->property_values);
  3630. /* clear out any input fence */
  3631. pstate->input_fence = 0;
  3632. input_fence_default = msm_property_get_default(
  3633. &psde->property_info, PLANE_PROP_INPUT_FENCE);
  3634. drm_prop = msm_property_index_to_drm_property(
  3635. &psde->property_info, PLANE_PROP_INPUT_FENCE);
  3636. if (msm_property_atomic_set(&psde->property_info,
  3637. &pstate->property_state, drm_prop,
  3638. input_fence_default))
  3639. SDE_DEBUG_PLANE(psde,
  3640. "error clearing duplicated input fence\n");
  3641. pstate->dirty = 0x0;
  3642. pstate->pending = false;
  3643. __drm_atomic_helper_plane_duplicate_state(plane, &pstate->base);
  3644. /* reset layout offset */
  3645. if (pstate->layout_offset) {
  3646. if (pstate->layout_offset > 0)
  3647. pstate->base.crtc_x += pstate->layout_offset;
  3648. pstate->layout = SDE_LAYOUT_NONE;
  3649. pstate->layout_offset = 0;
  3650. }
  3651. return &pstate->base;
  3652. }
  3653. static void sde_plane_reset(struct drm_plane *plane)
  3654. {
  3655. struct sde_plane *psde;
  3656. struct sde_plane_state *pstate;
  3657. if (!plane) {
  3658. SDE_ERROR("invalid plane\n");
  3659. return;
  3660. }
  3661. psde = to_sde_plane(plane);
  3662. SDE_DEBUG_PLANE(psde, "\n");
  3663. if (plane->state && !sde_crtc_is_reset_required(plane->state->crtc)) {
  3664. SDE_DEBUG_PLANE(psde, "avoid reset for plane\n");
  3665. return;
  3666. }
  3667. /* remove previous state, if present */
  3668. if (plane->state) {
  3669. sde_plane_destroy_state(plane, plane->state);
  3670. plane->state = 0;
  3671. }
  3672. pstate = msm_property_alloc_state(&psde->property_info);
  3673. if (!pstate) {
  3674. SDE_ERROR_PLANE(psde, "failed to allocate state\n");
  3675. return;
  3676. }
  3677. /* reset value helper */
  3678. msm_property_reset_state(&psde->property_info, pstate,
  3679. &pstate->property_state,
  3680. pstate->property_values);
  3681. pstate->base.plane = plane;
  3682. plane->state = &pstate->base;
  3683. }
  3684. u32 sde_plane_get_ubwc_error(struct drm_plane *plane)
  3685. {
  3686. u32 ubwc_error = 0;
  3687. struct sde_plane *psde;
  3688. if (!plane) {
  3689. SDE_ERROR("invalid plane\n");
  3690. return 0;
  3691. }
  3692. psde = to_sde_plane(plane);
  3693. if (!psde->is_virtual && psde->pipe_hw->ops.get_ubwc_error)
  3694. ubwc_error = psde->pipe_hw->ops.get_ubwc_error(psde->pipe_hw);
  3695. return ubwc_error;
  3696. }
  3697. void sde_plane_clear_ubwc_error(struct drm_plane *plane)
  3698. {
  3699. struct sde_plane *psde;
  3700. if (!plane) {
  3701. SDE_ERROR("invalid plane\n");
  3702. return;
  3703. }
  3704. psde = to_sde_plane(plane);
  3705. if (psde->pipe_hw->ops.clear_ubwc_error)
  3706. psde->pipe_hw->ops.clear_ubwc_error(psde->pipe_hw);
  3707. }
  3708. #ifdef CONFIG_DEBUG_FS
  3709. static ssize_t _sde_plane_danger_read(struct file *file,
  3710. char __user *buff, size_t count, loff_t *ppos)
  3711. {
  3712. struct sde_kms *kms = file->private_data;
  3713. struct sde_mdss_cfg *cfg = kms->catalog;
  3714. int len = 0;
  3715. char buf[40] = {'\0'};
  3716. if (!cfg)
  3717. return -ENODEV;
  3718. if (*ppos)
  3719. return 0; /* the end */
  3720. len = snprintf(buf, sizeof(buf), "%d\n", !kms->has_danger_ctrl);
  3721. if (len < 0 || len >= sizeof(buf))
  3722. return 0;
  3723. if ((count < sizeof(buf)) || copy_to_user(buff, buf, len))
  3724. return -EFAULT;
  3725. *ppos += len; /* increase offset */
  3726. return len;
  3727. }
  3728. static void _sde_plane_set_danger_state(struct sde_kms *kms, bool enable)
  3729. {
  3730. struct drm_plane *plane;
  3731. drm_for_each_plane(plane, kms->dev) {
  3732. if (plane->fb && plane->state) {
  3733. sde_plane_danger_signal_ctrl(plane, enable);
  3734. SDE_DEBUG("plane:%d img:%dx%d ",
  3735. plane->base.id, plane->fb->width,
  3736. plane->fb->height);
  3737. SDE_DEBUG("src[%d,%d,%d,%d] dst[%d,%d,%d,%d]\n",
  3738. plane->state->src_x >> 16,
  3739. plane->state->src_y >> 16,
  3740. plane->state->src_w >> 16,
  3741. plane->state->src_h >> 16,
  3742. plane->state->crtc_x, plane->state->crtc_y,
  3743. plane->state->crtc_w, plane->state->crtc_h);
  3744. } else {
  3745. SDE_DEBUG("Inactive plane:%d\n", plane->base.id);
  3746. }
  3747. }
  3748. }
  3749. static ssize_t _sde_plane_danger_write(struct file *file,
  3750. const char __user *user_buf, size_t count, loff_t *ppos)
  3751. {
  3752. struct sde_kms *kms = file->private_data;
  3753. struct sde_mdss_cfg *cfg = kms->catalog;
  3754. int disable_panic;
  3755. char buf[10];
  3756. if (!cfg)
  3757. return -EFAULT;
  3758. if (count >= sizeof(buf))
  3759. return -EFAULT;
  3760. if (copy_from_user(buf, user_buf, count))
  3761. return -EFAULT;
  3762. buf[count] = 0; /* end of string */
  3763. if (kstrtoint(buf, 0, &disable_panic))
  3764. return -EFAULT;
  3765. if (disable_panic) {
  3766. /* Disable panic signal for all active pipes */
  3767. SDE_DEBUG("Disabling danger:\n");
  3768. _sde_plane_set_danger_state(kms, false);
  3769. kms->has_danger_ctrl = false;
  3770. } else {
  3771. /* Enable panic signal for all active pipes */
  3772. SDE_DEBUG("Enabling danger:\n");
  3773. kms->has_danger_ctrl = true;
  3774. _sde_plane_set_danger_state(kms, true);
  3775. }
  3776. return count;
  3777. }
  3778. static const struct file_operations sde_plane_danger_enable = {
  3779. .open = simple_open,
  3780. .read = _sde_plane_danger_read,
  3781. .write = _sde_plane_danger_write,
  3782. };
  3783. static int _sde_plane_init_debugfs(struct drm_plane *plane)
  3784. {
  3785. struct sde_plane *psde;
  3786. struct sde_kms *kms;
  3787. struct msm_drm_private *priv;
  3788. const struct sde_sspp_sub_blks *sblk = 0;
  3789. const struct sde_sspp_cfg *cfg = 0;
  3790. if (!plane || !plane->dev) {
  3791. SDE_ERROR("invalid arguments\n");
  3792. return -EINVAL;
  3793. }
  3794. priv = plane->dev->dev_private;
  3795. if (!priv || !priv->kms) {
  3796. SDE_ERROR("invalid KMS reference\n");
  3797. return -EINVAL;
  3798. }
  3799. kms = to_sde_kms(priv->kms);
  3800. psde = to_sde_plane(plane);
  3801. if (psde && psde->pipe_hw)
  3802. cfg = psde->pipe_hw->cap;
  3803. if (cfg)
  3804. sblk = cfg->sblk;
  3805. if (!sblk)
  3806. return 0;
  3807. /* create overall sub-directory for the pipe */
  3808. psde->debugfs_root =
  3809. debugfs_create_dir(psde->pipe_name,
  3810. plane->dev->primary->debugfs_root);
  3811. if (!psde->debugfs_root)
  3812. return -ENOMEM;
  3813. /* don't error check these */
  3814. debugfs_create_x32("features", 0400,
  3815. psde->debugfs_root, &psde->features);
  3816. if (cfg->features & BIT(SDE_SSPP_SCALER_QSEED3) ||
  3817. cfg->features & BIT(SDE_SSPP_SCALER_QSEED3LITE) ||
  3818. cfg->features & BIT(SDE_SSPP_SCALER_QSEED2))
  3819. debugfs_create_bool("default_scaling",
  3820. 0600,
  3821. psde->debugfs_root,
  3822. &psde->debugfs_default_scale);
  3823. if (cfg->features & BIT(SDE_SSPP_TRUE_INLINE_ROT)) {
  3824. debugfs_create_u32("in_rot_max_downscale_rt_num",
  3825. 0600,
  3826. psde->debugfs_root,
  3827. (u32 *) &psde->pipe_sblk->in_rot_maxdwnscale_rt_num);
  3828. debugfs_create_u32("in_rot_max_downscale_rt_denom",
  3829. 0600,
  3830. psde->debugfs_root,
  3831. (u32 *) &psde->pipe_sblk->in_rot_maxdwnscale_rt_denom);
  3832. debugfs_create_u32("in_rot_max_downscale_nrt",
  3833. 0600,
  3834. psde->debugfs_root,
  3835. (u32 *) &psde->pipe_sblk->in_rot_maxdwnscale_nrt);
  3836. debugfs_create_u32("in_rot_max_height",
  3837. 0600,
  3838. psde->debugfs_root,
  3839. (u32 *) &psde->pipe_sblk->in_rot_maxheight);
  3840. }
  3841. debugfs_create_u32("xin_id",
  3842. 0400,
  3843. psde->debugfs_root,
  3844. (u32 *) &cfg->xin_id);
  3845. debugfs_create_x32("creq_vblank",
  3846. 0600,
  3847. psde->debugfs_root,
  3848. (u32 *) &sblk->creq_vblank);
  3849. debugfs_create_x32("danger_vblank",
  3850. 0600,
  3851. psde->debugfs_root,
  3852. (u32 *) &sblk->danger_vblank);
  3853. debugfs_create_file("disable_danger",
  3854. 0600,
  3855. psde->debugfs_root,
  3856. kms, &sde_plane_danger_enable);
  3857. return 0;
  3858. }
  3859. static void _sde_plane_destroy_debugfs(struct drm_plane *plane)
  3860. {
  3861. struct sde_plane *psde;
  3862. if (!plane)
  3863. return;
  3864. psde = to_sde_plane(plane);
  3865. debugfs_remove_recursive(psde->debugfs_root);
  3866. }
  3867. #else
  3868. static int _sde_plane_init_debugfs(struct drm_plane *plane)
  3869. {
  3870. return 0;
  3871. }
  3872. static void _sde_plane_destroy_debugfs(struct drm_plane *plane)
  3873. {
  3874. }
  3875. #endif
  3876. static int sde_plane_late_register(struct drm_plane *plane)
  3877. {
  3878. return _sde_plane_init_debugfs(plane);
  3879. }
  3880. static void sde_plane_early_unregister(struct drm_plane *plane)
  3881. {
  3882. _sde_plane_destroy_debugfs(plane);
  3883. }
  3884. static const struct drm_plane_funcs sde_plane_funcs = {
  3885. .update_plane = drm_atomic_helper_update_plane,
  3886. .disable_plane = drm_atomic_helper_disable_plane,
  3887. .destroy = sde_plane_destroy,
  3888. .atomic_set_property = sde_plane_atomic_set_property,
  3889. .atomic_get_property = sde_plane_atomic_get_property,
  3890. .reset = sde_plane_reset,
  3891. .atomic_duplicate_state = sde_plane_duplicate_state,
  3892. .atomic_destroy_state = sde_plane_destroy_state,
  3893. .late_register = sde_plane_late_register,
  3894. .early_unregister = sde_plane_early_unregister,
  3895. };
  3896. static const struct drm_plane_helper_funcs sde_plane_helper_funcs = {
  3897. .prepare_fb = sde_plane_prepare_fb,
  3898. .cleanup_fb = sde_plane_cleanup_fb,
  3899. .atomic_check = sde_plane_atomic_check,
  3900. .atomic_update = sde_plane_atomic_update,
  3901. };
  3902. enum sde_sspp sde_plane_pipe(struct drm_plane *plane)
  3903. {
  3904. return plane ? to_sde_plane(plane)->pipe : SSPP_NONE;
  3905. }
  3906. bool is_sde_plane_virtual(struct drm_plane *plane)
  3907. {
  3908. return plane ? to_sde_plane(plane)->is_virtual : false;
  3909. }
  3910. /* initialize plane */
  3911. struct drm_plane *sde_plane_init(struct drm_device *dev,
  3912. uint32_t pipe, bool primary_plane,
  3913. unsigned long possible_crtcs, u32 master_plane_id)
  3914. {
  3915. struct drm_plane *plane = NULL, *master_plane = NULL;
  3916. const struct sde_format_extended *format_list;
  3917. struct sde_plane *psde;
  3918. struct msm_drm_private *priv;
  3919. struct sde_kms *kms;
  3920. enum drm_plane_type type;
  3921. int ret = -EINVAL;
  3922. if (!dev) {
  3923. SDE_ERROR("[%u]device is NULL\n", pipe);
  3924. goto exit;
  3925. }
  3926. priv = dev->dev_private;
  3927. if (!priv) {
  3928. SDE_ERROR("[%u]private data is NULL\n", pipe);
  3929. goto exit;
  3930. }
  3931. if (!priv->kms) {
  3932. SDE_ERROR("[%u]invalid KMS reference\n", pipe);
  3933. goto exit;
  3934. }
  3935. kms = to_sde_kms(priv->kms);
  3936. if (!kms->catalog) {
  3937. SDE_ERROR("[%u]invalid catalog reference\n", pipe);
  3938. goto exit;
  3939. }
  3940. /* create and zero local structure */
  3941. psde = kzalloc(sizeof(*psde), GFP_KERNEL);
  3942. if (!psde) {
  3943. SDE_ERROR("[%u]failed to allocate local plane struct\n", pipe);
  3944. ret = -ENOMEM;
  3945. goto exit;
  3946. }
  3947. /* cache local stuff for later */
  3948. plane = &psde->base;
  3949. psde->pipe = pipe;
  3950. psde->is_virtual = (master_plane_id != 0);
  3951. INIT_LIST_HEAD(&psde->mplane_list);
  3952. master_plane = drm_plane_find(dev, NULL, master_plane_id);
  3953. if (master_plane) {
  3954. struct sde_plane *mpsde = to_sde_plane(master_plane);
  3955. list_add_tail(&psde->mplane_list, &mpsde->mplane_list);
  3956. }
  3957. /* initialize underlying h/w driver */
  3958. psde->pipe_hw = sde_hw_sspp_init(pipe, kms->mmio, kms->catalog,
  3959. psde->is_virtual);
  3960. if (IS_ERR(psde->pipe_hw)) {
  3961. SDE_ERROR("[%u]SSPP init failed\n", pipe);
  3962. ret = PTR_ERR(psde->pipe_hw);
  3963. goto clean_plane;
  3964. } else if (!psde->pipe_hw->cap || !psde->pipe_hw->cap->sblk) {
  3965. SDE_ERROR("[%u]SSPP init returned invalid cfg\n", pipe);
  3966. goto clean_sspp;
  3967. }
  3968. /* cache features mask for later */
  3969. psde->features = psde->pipe_hw->cap->features;
  3970. psde->perf_features = psde->pipe_hw->cap->perf_features;
  3971. psde->pipe_sblk = psde->pipe_hw->cap->sblk;
  3972. if (!psde->pipe_sblk) {
  3973. SDE_ERROR("[%u]invalid sblk\n", pipe);
  3974. goto clean_sspp;
  3975. }
  3976. if (psde->is_virtual)
  3977. format_list = psde->pipe_sblk->virt_format_list;
  3978. else
  3979. format_list = psde->pipe_sblk->format_list;
  3980. psde->nformats = sde_populate_formats(format_list,
  3981. psde->formats,
  3982. 0,
  3983. ARRAY_SIZE(psde->formats));
  3984. if (!psde->nformats) {
  3985. SDE_ERROR("[%u]no valid formats for plane\n", pipe);
  3986. goto clean_sspp;
  3987. }
  3988. if (psde->features & BIT(SDE_SSPP_CURSOR))
  3989. type = DRM_PLANE_TYPE_CURSOR;
  3990. else if (primary_plane)
  3991. type = DRM_PLANE_TYPE_PRIMARY;
  3992. else
  3993. type = DRM_PLANE_TYPE_OVERLAY;
  3994. ret = drm_universal_plane_init(dev, plane, 0xff, &sde_plane_funcs,
  3995. psde->formats, psde->nformats,
  3996. NULL, type, NULL);
  3997. if (ret)
  3998. goto clean_sspp;
  3999. /* Populate static array of plane property flags */
  4000. _sde_plane_map_prop_to_dirty_bits();
  4001. /* success! finalize initialization */
  4002. drm_plane_helper_add(plane, &sde_plane_helper_funcs);
  4003. msm_property_init(&psde->property_info, &plane->base, dev,
  4004. priv->plane_property, psde->property_data,
  4005. PLANE_PROP_COUNT, PLANE_PROP_BLOBCOUNT,
  4006. sizeof(struct sde_plane_state));
  4007. _sde_plane_install_properties(plane, kms->catalog, master_plane_id);
  4008. /* save user friendly pipe name for later */
  4009. snprintf(psde->pipe_name, SDE_NAME_SIZE, "plane%u", plane->base.id);
  4010. mutex_init(&psde->lock);
  4011. SDE_DEBUG("%s created for pipe:%u id:%u master:%u\n", psde->pipe_name,
  4012. pipe, plane->base.id, master_plane_id);
  4013. return plane;
  4014. clean_sspp:
  4015. if (psde && psde->pipe_hw)
  4016. sde_hw_sspp_destroy(psde->pipe_hw);
  4017. clean_plane:
  4018. kfree(psde);
  4019. exit:
  4020. return ERR_PTR(ret);
  4021. }