dp_main.c 254 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666866786688669867086718672867386748675867686778678867986808681868286838684868586868687868886898690869186928693869486958696869786988699870087018702870387048705870687078708870987108711871287138714871587168717871887198720872187228723872487258726872787288729873087318732873387348735873687378738873987408741874287438744874587468747874887498750875187528753875487558756875787588759876087618762876387648765876687678768876987708771877287738774877587768777877887798780878187828783878487858786878787888789879087918792879387948795879687978798879988008801880288038804880588068807880888098810881188128813881488158816881788188819882088218822882388248825882688278828882988308831883288338834883588368837883888398840884188428843884488458846884788488849885088518852885388548855885688578858885988608861886288638864886588668867886888698870887188728873887488758876887788788879888088818882888388848885888688878888888988908891889288938894889588968897889888998900890189028903890489058906890789088909891089118912891389148915891689178918891989208921892289238924892589268927892889298930893189328933893489358936893789388939894089418942894389448945894689478948894989508951895289538954895589568957895889598960896189628963896489658966896789688969897089718972897389748975897689778978897989808981898289838984898589868987898889898990899189928993899489958996899789988999900090019002900390049005900690079008900990109011901290139014901590169017901890199020902190229023902490259026902790289029903090319032903390349035903690379038903990409041904290439044904590469047904890499050905190529053905490559056905790589059906090619062906390649065906690679068906990709071907290739074907590769077907890799080908190829083908490859086908790889089909090919092909390949095909690979098909991009101910291039104910591069107910891099110911191129113911491159116911791189119912091219122912391249125912691279128912991309131913291339134913591369137913891399140914191429143914491459146914791489149915091519152915391549155915691579158915991609161916291639164916591669167916891699170917191729173917491759176917791789179918091819182918391849185918691879188918991909191919291939194
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. extern int con_mode_monitor;
  59. #ifndef REMOVE_PKT_LOG
  60. #include <pktlog_ac_api.h>
  61. #include <pktlog_ac.h>
  62. #endif
  63. #endif
  64. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  65. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  66. uint8_t *peer_mac_addr,
  67. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  68. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  69. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  70. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  71. #define DP_INTR_POLL_TIMER_MS 10
  72. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  73. #define DP_MCS_LENGTH (6*MAX_MCS)
  74. #define DP_NSS_LENGTH (6*SS_COUNT)
  75. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  76. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  77. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  78. #define DP_MAX_MCS_STRING_LEN 30
  79. #define DP_CURR_FW_STATS_AVAIL 19
  80. #define DP_HTT_DBG_EXT_STATS_MAX 256
  81. #define DP_MAX_SLEEP_TIME 100
  82. #ifdef IPA_OFFLOAD
  83. /* Exclude IPA rings from the interrupt context */
  84. #define TX_RING_MASK_VAL 0xb
  85. #define RX_RING_MASK_VAL 0x7
  86. #else
  87. #define TX_RING_MASK_VAL 0xF
  88. #define RX_RING_MASK_VAL 0xF
  89. #endif
  90. #define STR_MAXLEN 64
  91. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  92. /* PPDU stats mask sent to FW to enable enhanced stats */
  93. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  94. /* PPDU stats mask sent to FW to support debug sniffer feature */
  95. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  96. /* PPDU stats mask sent to FW to support BPR feature*/
  97. #define DP_PPDU_STATS_CFG_BPR 0x2000
  98. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  99. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  100. DP_PPDU_STATS_CFG_ENH_STATS)
  101. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  102. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  103. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  104. #define RNG_ERR "SRNG setup failed for"
  105. /**
  106. * default_dscp_tid_map - Default DSCP-TID mapping
  107. *
  108. * DSCP TID
  109. * 000000 0
  110. * 001000 1
  111. * 010000 2
  112. * 011000 3
  113. * 100000 4
  114. * 101000 5
  115. * 110000 6
  116. * 111000 7
  117. */
  118. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  119. 0, 0, 0, 0, 0, 0, 0, 0,
  120. 1, 1, 1, 1, 1, 1, 1, 1,
  121. 2, 2, 2, 2, 2, 2, 2, 2,
  122. 3, 3, 3, 3, 3, 3, 3, 3,
  123. 4, 4, 4, 4, 4, 4, 4, 4,
  124. 5, 5, 5, 5, 5, 5, 5, 5,
  125. 6, 6, 6, 6, 6, 6, 6, 6,
  126. 7, 7, 7, 7, 7, 7, 7, 7,
  127. };
  128. /*
  129. * struct dp_rate_debug
  130. *
  131. * @mcs_type: print string for a given mcs
  132. * @valid: valid mcs rate?
  133. */
  134. struct dp_rate_debug {
  135. char mcs_type[DP_MAX_MCS_STRING_LEN];
  136. uint8_t valid;
  137. };
  138. #define MCS_VALID 1
  139. #define MCS_INVALID 0
  140. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  141. {
  142. {"OFDM 48 Mbps", MCS_VALID},
  143. {"OFDM 24 Mbps", MCS_VALID},
  144. {"OFDM 12 Mbps", MCS_VALID},
  145. {"OFDM 6 Mbps ", MCS_VALID},
  146. {"OFDM 54 Mbps", MCS_VALID},
  147. {"OFDM 36 Mbps", MCS_VALID},
  148. {"OFDM 18 Mbps", MCS_VALID},
  149. {"OFDM 9 Mbps ", MCS_VALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_INVALID},
  152. {"INVALID ", MCS_INVALID},
  153. {"INVALID ", MCS_INVALID},
  154. {"INVALID ", MCS_VALID},
  155. },
  156. {
  157. {"CCK 11 Mbps Long ", MCS_VALID},
  158. {"CCK 5.5 Mbps Long ", MCS_VALID},
  159. {"CCK 2 Mbps Long ", MCS_VALID},
  160. {"CCK 1 Mbps Long ", MCS_VALID},
  161. {"CCK 11 Mbps Short ", MCS_VALID},
  162. {"CCK 5.5 Mbps Short", MCS_VALID},
  163. {"CCK 2 Mbps Short ", MCS_VALID},
  164. {"INVALID ", MCS_INVALID},
  165. {"INVALID ", MCS_INVALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_INVALID},
  168. {"INVALID ", MCS_INVALID},
  169. {"INVALID ", MCS_VALID},
  170. },
  171. {
  172. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  173. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  174. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  175. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  176. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  177. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  178. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  179. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  180. {"INVALID ", MCS_INVALID},
  181. {"INVALID ", MCS_INVALID},
  182. {"INVALID ", MCS_INVALID},
  183. {"INVALID ", MCS_INVALID},
  184. {"INVALID ", MCS_VALID},
  185. },
  186. {
  187. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  188. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  189. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  190. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  191. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  192. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  193. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  194. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  195. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  196. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  197. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  198. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  199. {"INVALID ", MCS_VALID},
  200. },
  201. {
  202. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  203. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  204. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  205. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  206. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  207. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  208. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  209. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  210. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  211. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  212. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  213. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  214. {"INVALID ", MCS_VALID},
  215. }
  216. };
  217. /**
  218. * dp_cpu_ring_map_type - dp tx cpu ring map
  219. * @DP_NSS_DEFAULT_MAP: Default mode with no NSS offloaded
  220. * @DP_NSS_FIRST_RADIO_OFFLOADED_MAP: Only First Radio is offloaded
  221. * @DP_NSS_SECOND_RADIO_OFFLOADED_MAP: Only second radio is offloaded
  222. * @DP_NSS_DBDC_OFFLOADED_MAP: Both radios are offloaded
  223. * @DP_NSS_DBTC_OFFLOADED_MAP: All three radios are offloaded
  224. * @DP_NSS_CPU_RING_MAP_MAX: Max cpu ring map val
  225. */
  226. enum dp_cpu_ring_map_types {
  227. DP_NSS_DEFAULT_MAP,
  228. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  229. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  230. DP_NSS_DBDC_OFFLOADED_MAP,
  231. DP_NSS_DBTC_OFFLOADED_MAP,
  232. DP_NSS_CPU_RING_MAP_MAX
  233. };
  234. /**
  235. * @brief Cpu to tx ring map
  236. */
  237. #ifdef CONFIG_WIN
  238. static uint8_t
  239. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  240. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  241. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  242. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  243. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  244. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  245. };
  246. #else
  247. static uint8_t
  248. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  249. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  250. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  251. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  252. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  253. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  254. };
  255. #endif
  256. /**
  257. * @brief Select the type of statistics
  258. */
  259. enum dp_stats_type {
  260. STATS_FW = 0,
  261. STATS_HOST = 1,
  262. STATS_TYPE_MAX = 2,
  263. };
  264. /**
  265. * @brief General Firmware statistics options
  266. *
  267. */
  268. enum dp_fw_stats {
  269. TXRX_FW_STATS_INVALID = -1,
  270. };
  271. /**
  272. * dp_stats_mapping_table - Firmware and Host statistics
  273. * currently supported
  274. */
  275. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  276. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  277. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  278. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  279. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  280. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  281. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  282. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  283. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  284. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  285. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  286. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  287. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  288. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  289. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  290. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  291. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  292. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  293. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  294. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  295. /* Last ENUM for HTT FW STATS */
  296. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  297. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  298. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  299. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  300. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  301. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  302. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  303. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  304. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  305. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  306. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  307. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  308. };
  309. /* MCL specific functions */
  310. #ifdef CONFIG_MCL
  311. /**
  312. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  313. * @soc: pointer to dp_soc handle
  314. * @intr_ctx_num: interrupt context number for which mon mask is needed
  315. *
  316. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  317. * This function is returning 0, since in interrupt mode(softirq based RX),
  318. * we donot want to process monitor mode rings in a softirq.
  319. *
  320. * So, in case packet log is enabled for SAP/STA/P2P modes,
  321. * regular interrupt processing will not process monitor mode rings. It would be
  322. * done in a separate timer context.
  323. *
  324. * Return: 0
  325. */
  326. static inline
  327. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  328. {
  329. return 0;
  330. }
  331. /*
  332. * dp_service_mon_rings()- timer to reap monitor rings
  333. * reqd as we are not getting ppdu end interrupts
  334. * @arg: SoC Handle
  335. *
  336. * Return:
  337. *
  338. */
  339. static void dp_service_mon_rings(void *arg)
  340. {
  341. struct dp_soc *soc = (struct dp_soc *)arg;
  342. int ring = 0, work_done, mac_id;
  343. struct dp_pdev *pdev = NULL;
  344. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  345. pdev = soc->pdev_list[ring];
  346. if (!pdev)
  347. continue;
  348. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  349. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  350. pdev->pdev_id);
  351. work_done = dp_mon_process(soc, mac_for_pdev,
  352. QCA_NAPI_BUDGET);
  353. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  354. FL("Reaped %d descs from Monitor rings"),
  355. work_done);
  356. }
  357. }
  358. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  359. }
  360. #ifndef REMOVE_PKT_LOG
  361. /**
  362. * dp_pkt_log_init() - API to initialize packet log
  363. * @ppdev: physical device handle
  364. * @scn: HIF context
  365. *
  366. * Return: none
  367. */
  368. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  369. {
  370. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  371. if (handle->pkt_log_init) {
  372. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  373. "%s: Packet log not initialized", __func__);
  374. return;
  375. }
  376. pktlog_sethandle(&handle->pl_dev, scn);
  377. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  378. if (pktlogmod_init(scn)) {
  379. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  380. "%s: pktlogmod_init failed", __func__);
  381. handle->pkt_log_init = false;
  382. } else {
  383. handle->pkt_log_init = true;
  384. }
  385. }
  386. /**
  387. * dp_pkt_log_con_service() - connect packet log service
  388. * @ppdev: physical device handle
  389. * @scn: device context
  390. *
  391. * Return: none
  392. */
  393. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  394. {
  395. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  396. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  397. pktlog_htc_attach();
  398. }
  399. /**
  400. * dp_pktlogmod_exit() - API to cleanup pktlog info
  401. * @handle: Pdev handle
  402. *
  403. * Return: none
  404. */
  405. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  406. {
  407. void *scn = (void *)handle->soc->hif_handle;
  408. if (!scn) {
  409. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  410. "%s: Invalid hif(scn) handle", __func__);
  411. return;
  412. }
  413. pktlogmod_exit(scn);
  414. handle->pkt_log_init = false;
  415. }
  416. #endif
  417. #else
  418. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  419. /**
  420. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  421. * @soc: pointer to dp_soc handle
  422. * @intr_ctx_num: interrupt context number for which mon mask is needed
  423. *
  424. * Return: mon mask value
  425. */
  426. static inline
  427. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  428. {
  429. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  430. }
  431. #endif
  432. /**
  433. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  434. * @cdp_opaque_vdev: pointer to cdp_vdev
  435. *
  436. * Return: pointer to dp_vdev
  437. */
  438. static
  439. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  440. {
  441. return (struct dp_vdev *)cdp_opaque_vdev;
  442. }
  443. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  444. struct cdp_peer *peer_hdl,
  445. uint8_t *mac_addr,
  446. enum cdp_txrx_ast_entry_type type,
  447. uint32_t flags)
  448. {
  449. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  450. (struct dp_peer *)peer_hdl,
  451. mac_addr,
  452. type,
  453. flags);
  454. }
  455. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  456. void *ast_entry_hdl)
  457. {
  458. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  459. qdf_spin_lock_bh(&soc->ast_lock);
  460. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  461. (struct dp_ast_entry *)ast_entry_hdl);
  462. qdf_spin_unlock_bh(&soc->ast_lock);
  463. }
  464. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  465. struct cdp_peer *peer_hdl,
  466. uint8_t *wds_macaddr,
  467. uint32_t flags)
  468. {
  469. int status = -1;
  470. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  471. struct dp_ast_entry *ast_entry = NULL;
  472. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  473. qdf_spin_lock_bh(&soc->ast_lock);
  474. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  475. peer->vdev->pdev->pdev_id);
  476. if (ast_entry) {
  477. status = dp_peer_update_ast(soc,
  478. peer,
  479. ast_entry, flags);
  480. }
  481. qdf_spin_unlock_bh(&soc->ast_lock);
  482. return status;
  483. }
  484. /*
  485. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  486. * @soc_handle: Datapath SOC handle
  487. * @wds_macaddr: WDS entry MAC Address
  488. * Return: None
  489. */
  490. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  491. uint8_t *wds_macaddr, void *vdev_handle)
  492. {
  493. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  494. struct dp_ast_entry *ast_entry = NULL;
  495. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  496. qdf_spin_lock_bh(&soc->ast_lock);
  497. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  498. vdev->pdev->pdev_id);
  499. if (ast_entry) {
  500. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  501. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  502. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  503. ast_entry->is_active = TRUE;
  504. }
  505. }
  506. qdf_spin_unlock_bh(&soc->ast_lock);
  507. }
  508. /*
  509. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  510. * @soc: Datapath SOC handle
  511. *
  512. * Return: None
  513. */
  514. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  515. void *vdev_hdl)
  516. {
  517. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  518. struct dp_pdev *pdev;
  519. struct dp_vdev *vdev;
  520. struct dp_peer *peer;
  521. struct dp_ast_entry *ase, *temp_ase;
  522. int i;
  523. qdf_spin_lock_bh(&soc->ast_lock);
  524. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  525. pdev = soc->pdev_list[i];
  526. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  527. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  528. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  529. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  530. if ((ase->type ==
  531. CDP_TXRX_AST_TYPE_STATIC) ||
  532. (ase->type ==
  533. CDP_TXRX_AST_TYPE_SELF) ||
  534. (ase->type ==
  535. CDP_TXRX_AST_TYPE_STA_BSS))
  536. continue;
  537. ase->is_active = TRUE;
  538. }
  539. }
  540. }
  541. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  542. }
  543. qdf_spin_unlock_bh(&soc->ast_lock);
  544. }
  545. /*
  546. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  547. * @soc: Datapath SOC handle
  548. *
  549. * Return: None
  550. */
  551. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  552. {
  553. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  554. struct dp_pdev *pdev;
  555. struct dp_vdev *vdev;
  556. struct dp_peer *peer;
  557. struct dp_ast_entry *ase, *temp_ase;
  558. int i;
  559. qdf_spin_lock_bh(&soc->ast_lock);
  560. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  561. pdev = soc->pdev_list[i];
  562. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  563. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  564. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  565. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  566. if ((ase->type ==
  567. CDP_TXRX_AST_TYPE_STATIC) ||
  568. (ase->type ==
  569. CDP_TXRX_AST_TYPE_SELF) ||
  570. (ase->type ==
  571. CDP_TXRX_AST_TYPE_STA_BSS))
  572. continue;
  573. dp_peer_del_ast(soc, ase);
  574. }
  575. }
  576. }
  577. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  578. }
  579. qdf_spin_unlock_bh(&soc->ast_lock);
  580. }
  581. static void *dp_peer_ast_hash_find_soc_wifi3(struct cdp_soc_t *soc_hdl,
  582. uint8_t *ast_mac_addr)
  583. {
  584. struct dp_ast_entry *ast_entry;
  585. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  586. qdf_spin_lock_bh(&soc->ast_lock);
  587. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  588. qdf_spin_unlock_bh(&soc->ast_lock);
  589. return (void *)ast_entry;
  590. }
  591. static void *dp_peer_ast_hash_find_by_pdevid_wifi3(struct cdp_soc_t *soc_hdl,
  592. uint8_t *ast_mac_addr,
  593. uint8_t pdev_id)
  594. {
  595. struct dp_ast_entry *ast_entry;
  596. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  597. qdf_spin_lock_bh(&soc->ast_lock);
  598. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  599. qdf_spin_unlock_bh(&soc->ast_lock);
  600. return (void *)ast_entry;
  601. }
  602. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  603. void *ast_entry_hdl)
  604. {
  605. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  606. (struct dp_ast_entry *)ast_entry_hdl);
  607. }
  608. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  609. void *ast_entry_hdl)
  610. {
  611. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  612. (struct dp_ast_entry *)ast_entry_hdl);
  613. }
  614. static void dp_peer_ast_set_type_wifi3(
  615. struct cdp_soc_t *soc_hdl,
  616. void *ast_entry_hdl,
  617. enum cdp_txrx_ast_entry_type type)
  618. {
  619. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  620. (struct dp_ast_entry *)ast_entry_hdl,
  621. type);
  622. }
  623. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  624. struct cdp_soc_t *soc_hdl,
  625. void *ast_entry_hdl)
  626. {
  627. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  628. }
  629. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  630. void dp_peer_ast_set_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  631. void *ast_entry,
  632. void *cp_ctx)
  633. {
  634. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  635. qdf_spin_lock_bh(&soc->ast_lock);
  636. dp_peer_ast_set_cp_ctx(soc,
  637. (struct dp_ast_entry *)ast_entry, cp_ctx);
  638. qdf_spin_unlock_bh(&soc->ast_lock);
  639. }
  640. void *dp_peer_ast_get_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  641. void *ast_entry)
  642. {
  643. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  644. void *cp_ctx = NULL;
  645. qdf_spin_lock_bh(&soc->ast_lock);
  646. cp_ctx = dp_peer_ast_get_cp_ctx(soc,
  647. (struct dp_ast_entry *)ast_entry);
  648. qdf_spin_unlock_bh(&soc->ast_lock);
  649. return cp_ctx;
  650. }
  651. bool dp_peer_ast_get_wmi_sent_wifi3(struct cdp_soc_t *soc_handle,
  652. void *ast_entry)
  653. {
  654. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  655. bool wmi_sent = false;
  656. qdf_spin_lock_bh(&soc->ast_lock);
  657. wmi_sent = dp_peer_ast_get_wmi_sent(soc,
  658. (struct dp_ast_entry *)ast_entry);
  659. qdf_spin_unlock_bh(&soc->ast_lock);
  660. return wmi_sent;
  661. }
  662. void dp_peer_ast_free_entry_wifi3(struct cdp_soc_t *soc_handle,
  663. void *ast_entry)
  664. {
  665. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  666. qdf_spin_lock_bh(&soc->ast_lock);
  667. dp_peer_ast_free_entry(soc, (struct dp_ast_entry *)ast_entry);
  668. qdf_spin_unlock_bh(&soc->ast_lock);
  669. }
  670. #endif
  671. static struct cdp_peer *dp_peer_ast_get_peer_wifi3(
  672. struct cdp_soc_t *soc_hdl,
  673. void *ast_entry_hdl)
  674. {
  675. return (struct cdp_peer *)((struct dp_ast_entry *)ast_entry_hdl)->peer;
  676. }
  677. static uint32_t dp_peer_ast_get_nexhop_peer_id_wifi3(
  678. struct cdp_soc_t *soc_hdl,
  679. void *ast_entry_hdl)
  680. {
  681. return ((struct dp_ast_entry *)ast_entry_hdl)->peer->peer_ids[0];
  682. }
  683. /**
  684. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  685. * @ring_num: ring num of the ring being queried
  686. * @grp_mask: the grp_mask array for the ring type in question.
  687. *
  688. * The grp_mask array is indexed by group number and the bit fields correspond
  689. * to ring numbers. We are finding which interrupt group a ring belongs to.
  690. *
  691. * Return: the index in the grp_mask array with the ring number.
  692. * -QDF_STATUS_E_NOENT if no entry is found
  693. */
  694. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  695. {
  696. int ext_group_num;
  697. int mask = 1 << ring_num;
  698. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  699. ext_group_num++) {
  700. if (mask & grp_mask[ext_group_num])
  701. return ext_group_num;
  702. }
  703. return -QDF_STATUS_E_NOENT;
  704. }
  705. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  706. enum hal_ring_type ring_type,
  707. int ring_num)
  708. {
  709. int *grp_mask;
  710. switch (ring_type) {
  711. case WBM2SW_RELEASE:
  712. /* dp_tx_comp_handler - soc->tx_comp_ring */
  713. if (ring_num < 3)
  714. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  715. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  716. else if (ring_num == 3) {
  717. /* sw treats this as a separate ring type */
  718. grp_mask = &soc->wlan_cfg_ctx->
  719. int_rx_wbm_rel_ring_mask[0];
  720. ring_num = 0;
  721. } else {
  722. qdf_assert(0);
  723. return -QDF_STATUS_E_NOENT;
  724. }
  725. break;
  726. case REO_EXCEPTION:
  727. /* dp_rx_err_process - &soc->reo_exception_ring */
  728. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  729. break;
  730. case REO_DST:
  731. /* dp_rx_process - soc->reo_dest_ring */
  732. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  733. break;
  734. case REO_STATUS:
  735. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  736. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  737. break;
  738. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  739. case RXDMA_MONITOR_STATUS:
  740. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  741. case RXDMA_MONITOR_DST:
  742. /* dp_mon_process */
  743. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  744. break;
  745. case RXDMA_DST:
  746. /* dp_rxdma_err_process */
  747. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  748. break;
  749. case RXDMA_BUF:
  750. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  751. break;
  752. case RXDMA_MONITOR_BUF:
  753. /* TODO: support low_thresh interrupt */
  754. return -QDF_STATUS_E_NOENT;
  755. break;
  756. case TCL_DATA:
  757. case TCL_CMD:
  758. case REO_CMD:
  759. case SW2WBM_RELEASE:
  760. case WBM_IDLE_LINK:
  761. /* normally empty SW_TO_HW rings */
  762. return -QDF_STATUS_E_NOENT;
  763. break;
  764. case TCL_STATUS:
  765. case REO_REINJECT:
  766. /* misc unused rings */
  767. return -QDF_STATUS_E_NOENT;
  768. break;
  769. case CE_SRC:
  770. case CE_DST:
  771. case CE_DST_STATUS:
  772. /* CE_rings - currently handled by hif */
  773. default:
  774. return -QDF_STATUS_E_NOENT;
  775. break;
  776. }
  777. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  778. }
  779. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  780. *ring_params, int ring_type, int ring_num)
  781. {
  782. int msi_group_number;
  783. int msi_data_count;
  784. int ret;
  785. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  786. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  787. &msi_data_count, &msi_data_start,
  788. &msi_irq_start);
  789. if (ret)
  790. return;
  791. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  792. ring_num);
  793. if (msi_group_number < 0) {
  794. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  795. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  796. ring_type, ring_num);
  797. ring_params->msi_addr = 0;
  798. ring_params->msi_data = 0;
  799. return;
  800. }
  801. if (msi_group_number > msi_data_count) {
  802. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  803. FL("2 msi_groups will share an msi; msi_group_num %d"),
  804. msi_group_number);
  805. QDF_ASSERT(0);
  806. }
  807. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  808. ring_params->msi_addr = addr_low;
  809. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  810. ring_params->msi_data = (msi_group_number % msi_data_count)
  811. + msi_data_start;
  812. ring_params->flags |= HAL_SRNG_MSI_INTR;
  813. }
  814. /**
  815. * dp_print_ast_stats() - Dump AST table contents
  816. * @soc: Datapath soc handle
  817. *
  818. * return void
  819. */
  820. #ifdef FEATURE_AST
  821. static void dp_print_ast_stats(struct dp_soc *soc)
  822. {
  823. uint8_t i;
  824. uint8_t num_entries = 0;
  825. struct dp_vdev *vdev;
  826. struct dp_pdev *pdev;
  827. struct dp_peer *peer;
  828. struct dp_ast_entry *ase, *tmp_ase;
  829. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  830. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  831. "DA", "HMWDS_SEC"};
  832. DP_PRINT_STATS("AST Stats:");
  833. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  834. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  835. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  836. DP_PRINT_STATS("AST Table:");
  837. qdf_spin_lock_bh(&soc->ast_lock);
  838. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  839. pdev = soc->pdev_list[i];
  840. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  841. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  842. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  843. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  844. DP_PRINT_STATS("%6d mac_addr = %pM"
  845. " peer_mac_addr = %pM"
  846. " type = %s"
  847. " next_hop = %d"
  848. " is_active = %d"
  849. " is_bss = %d"
  850. " ast_idx = %d"
  851. " ast_hash = %d"
  852. " pdev_id = %d"
  853. " vdev_id = %d"
  854. " wmi_sent = %d",
  855. ++num_entries,
  856. ase->mac_addr.raw,
  857. ase->peer->mac_addr.raw,
  858. type[ase->type],
  859. ase->next_hop,
  860. ase->is_active,
  861. ase->is_bss,
  862. ase->ast_idx,
  863. ase->ast_hash_value,
  864. ase->pdev_id,
  865. ase->vdev_id,
  866. ase->wmi_sent);
  867. }
  868. }
  869. }
  870. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  871. }
  872. qdf_spin_unlock_bh(&soc->ast_lock);
  873. }
  874. #else
  875. static void dp_print_ast_stats(struct dp_soc *soc)
  876. {
  877. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  878. return;
  879. }
  880. #endif
  881. static void dp_print_peer_table(struct dp_vdev *vdev)
  882. {
  883. struct dp_peer *peer = NULL;
  884. DP_PRINT_STATS("Dumping Peer Table Stats:");
  885. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  886. if (!peer) {
  887. DP_PRINT_STATS("Invalid Peer");
  888. return;
  889. }
  890. DP_PRINT_STATS(" peer_mac_addr = %pM"
  891. " nawds_enabled = %d"
  892. " bss_peer = %d"
  893. " wapi = %d"
  894. " wds_enabled = %d"
  895. " delete in progress = %d",
  896. peer->mac_addr.raw,
  897. peer->nawds_enabled,
  898. peer->bss_peer,
  899. peer->wapi,
  900. peer->wds_enabled,
  901. peer->delete_in_progress);
  902. }
  903. }
  904. /*
  905. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  906. */
  907. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  908. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  909. {
  910. void *hal_soc = soc->hal_soc;
  911. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  912. /* TODO: See if we should get align size from hal */
  913. uint32_t ring_base_align = 8;
  914. struct hal_srng_params ring_params;
  915. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  916. /* TODO: Currently hal layer takes care of endianness related settings.
  917. * See if these settings need to passed from DP layer
  918. */
  919. ring_params.flags = 0;
  920. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  921. srng->hal_srng = NULL;
  922. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  923. srng->num_entries = num_entries;
  924. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  925. soc->osdev, soc->osdev->dev, srng->alloc_size,
  926. &(srng->base_paddr_unaligned));
  927. if (!srng->base_vaddr_unaligned) {
  928. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  929. FL("alloc failed - ring_type: %d, ring_num %d"),
  930. ring_type, ring_num);
  931. return QDF_STATUS_E_NOMEM;
  932. }
  933. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  934. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  935. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  936. ((unsigned long)(ring_params.ring_base_vaddr) -
  937. (unsigned long)srng->base_vaddr_unaligned);
  938. ring_params.num_entries = num_entries;
  939. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  940. FL("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u"),
  941. ring_type, ring_num, (void *)ring_params.ring_base_vaddr,
  942. (void *)ring_params.ring_base_paddr, ring_params.num_entries);
  943. if (soc->intr_mode == DP_INTR_MSI) {
  944. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  945. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  946. FL("Using MSI for ring_type: %d, ring_num %d"),
  947. ring_type, ring_num);
  948. } else {
  949. ring_params.msi_data = 0;
  950. ring_params.msi_addr = 0;
  951. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  952. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  953. ring_type, ring_num);
  954. }
  955. /*
  956. * Setup interrupt timer and batch counter thresholds for
  957. * interrupt mitigation based on ring type
  958. */
  959. if (ring_type == REO_DST) {
  960. ring_params.intr_timer_thres_us =
  961. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  962. ring_params.intr_batch_cntr_thres_entries =
  963. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  964. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  965. ring_params.intr_timer_thres_us =
  966. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  967. ring_params.intr_batch_cntr_thres_entries =
  968. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  969. } else {
  970. ring_params.intr_timer_thres_us =
  971. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  972. ring_params.intr_batch_cntr_thres_entries =
  973. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  974. }
  975. /* Enable low threshold interrupts for rx buffer rings (regular and
  976. * monitor buffer rings.
  977. * TODO: See if this is required for any other ring
  978. */
  979. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  980. (ring_type == RXDMA_MONITOR_STATUS)) {
  981. /* TODO: Setting low threshold to 1/8th of ring size
  982. * see if this needs to be configurable
  983. */
  984. ring_params.low_threshold = num_entries >> 3;
  985. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  986. ring_params.intr_timer_thres_us =
  987. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  988. ring_params.intr_batch_cntr_thres_entries = 0;
  989. }
  990. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  991. mac_id, &ring_params);
  992. if (!srng->hal_srng) {
  993. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  994. srng->alloc_size,
  995. srng->base_vaddr_unaligned,
  996. srng->base_paddr_unaligned, 0);
  997. }
  998. return 0;
  999. }
  1000. /**
  1001. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1002. * Any buffers allocated and attached to ring entries are expected to be freed
  1003. * before calling this function.
  1004. */
  1005. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1006. int ring_type, int ring_num)
  1007. {
  1008. if (!srng->hal_srng) {
  1009. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1010. FL("Ring type: %d, num:%d not setup"),
  1011. ring_type, ring_num);
  1012. return;
  1013. }
  1014. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1015. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1016. srng->alloc_size,
  1017. srng->base_vaddr_unaligned,
  1018. srng->base_paddr_unaligned, 0);
  1019. srng->hal_srng = NULL;
  1020. }
  1021. /* TODO: Need this interface from HIF */
  1022. void *hif_get_hal_handle(void *hif_handle);
  1023. /*
  1024. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1025. * @dp_ctx: DP SOC handle
  1026. * @budget: Number of frames/descriptors that can be processed in one shot
  1027. *
  1028. * Return: remaining budget/quota for the soc device
  1029. */
  1030. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1031. {
  1032. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1033. struct dp_soc *soc = int_ctx->soc;
  1034. int ring = 0;
  1035. uint32_t work_done = 0;
  1036. int budget = dp_budget;
  1037. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1038. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1039. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1040. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1041. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1042. uint32_t remaining_quota = dp_budget;
  1043. struct dp_pdev *pdev = NULL;
  1044. int mac_id;
  1045. /* Process Tx completion interrupts first to return back buffers */
  1046. while (tx_mask) {
  1047. if (tx_mask & 0x1) {
  1048. work_done = dp_tx_comp_handler(soc,
  1049. soc->tx_comp_ring[ring].hal_srng,
  1050. remaining_quota);
  1051. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1052. "tx mask 0x%x ring %d, budget %d, work_done %d",
  1053. tx_mask, ring, budget, work_done);
  1054. budget -= work_done;
  1055. if (budget <= 0)
  1056. goto budget_done;
  1057. remaining_quota = budget;
  1058. }
  1059. tx_mask = tx_mask >> 1;
  1060. ring++;
  1061. }
  1062. /* Process REO Exception ring interrupt */
  1063. if (rx_err_mask) {
  1064. work_done = dp_rx_err_process(soc,
  1065. soc->reo_exception_ring.hal_srng,
  1066. remaining_quota);
  1067. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1068. "REO Exception Ring: work_done %d budget %d",
  1069. work_done, budget);
  1070. budget -= work_done;
  1071. if (budget <= 0) {
  1072. goto budget_done;
  1073. }
  1074. remaining_quota = budget;
  1075. }
  1076. /* Process Rx WBM release ring interrupt */
  1077. if (rx_wbm_rel_mask) {
  1078. work_done = dp_rx_wbm_err_process(soc,
  1079. soc->rx_rel_ring.hal_srng, remaining_quota);
  1080. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1081. "WBM Release Ring: work_done %d budget %d",
  1082. work_done, budget);
  1083. budget -= work_done;
  1084. if (budget <= 0) {
  1085. goto budget_done;
  1086. }
  1087. remaining_quota = budget;
  1088. }
  1089. /* Process Rx interrupts */
  1090. if (rx_mask) {
  1091. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1092. if (rx_mask & (1 << ring)) {
  1093. work_done = dp_rx_process(int_ctx,
  1094. soc->reo_dest_ring[ring].hal_srng,
  1095. ring,
  1096. remaining_quota);
  1097. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1098. "rx mask 0x%x ring %d, work_done %d budget %d",
  1099. rx_mask, ring, work_done, budget);
  1100. budget -= work_done;
  1101. if (budget <= 0)
  1102. goto budget_done;
  1103. remaining_quota = budget;
  1104. }
  1105. }
  1106. }
  1107. if (reo_status_mask)
  1108. dp_reo_status_ring_handler(soc);
  1109. /* Process LMAC interrupts */
  1110. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1111. pdev = soc->pdev_list[ring];
  1112. if (pdev == NULL)
  1113. continue;
  1114. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1115. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1116. pdev->pdev_id);
  1117. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1118. work_done = dp_mon_process(soc, mac_for_pdev,
  1119. remaining_quota);
  1120. budget -= work_done;
  1121. if (budget <= 0)
  1122. goto budget_done;
  1123. remaining_quota = budget;
  1124. }
  1125. if (int_ctx->rxdma2host_ring_mask &
  1126. (1 << mac_for_pdev)) {
  1127. work_done = dp_rxdma_err_process(soc,
  1128. mac_for_pdev,
  1129. remaining_quota);
  1130. budget -= work_done;
  1131. if (budget <= 0)
  1132. goto budget_done;
  1133. remaining_quota = budget;
  1134. }
  1135. if (int_ctx->host2rxdma_ring_mask &
  1136. (1 << mac_for_pdev)) {
  1137. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1138. union dp_rx_desc_list_elem_t *tail = NULL;
  1139. struct dp_srng *rx_refill_buf_ring =
  1140. &pdev->rx_refill_buf_ring;
  1141. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1142. 1);
  1143. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1144. rx_refill_buf_ring,
  1145. &soc->rx_desc_buf[mac_for_pdev], 0,
  1146. &desc_list, &tail);
  1147. }
  1148. }
  1149. }
  1150. qdf_lro_flush(int_ctx->lro_ctx);
  1151. budget_done:
  1152. return dp_budget - budget;
  1153. }
  1154. /* dp_interrupt_timer()- timer poll for interrupts
  1155. *
  1156. * @arg: SoC Handle
  1157. *
  1158. * Return:
  1159. *
  1160. */
  1161. static void dp_interrupt_timer(void *arg)
  1162. {
  1163. struct dp_soc *soc = (struct dp_soc *) arg;
  1164. int i;
  1165. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1166. for (i = 0;
  1167. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1168. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1169. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1170. }
  1171. }
  1172. /*
  1173. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1174. * @txrx_soc: DP SOC handle
  1175. *
  1176. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1177. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1178. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1179. *
  1180. * Return: 0 for success, nonzero for failure.
  1181. */
  1182. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1183. {
  1184. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1185. int i;
  1186. soc->intr_mode = DP_INTR_POLL;
  1187. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1188. soc->intr_ctx[i].dp_intr_id = i;
  1189. soc->intr_ctx[i].tx_ring_mask =
  1190. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1191. soc->intr_ctx[i].rx_ring_mask =
  1192. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1193. soc->intr_ctx[i].rx_mon_ring_mask =
  1194. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1195. soc->intr_ctx[i].rx_err_ring_mask =
  1196. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1197. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1198. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1199. soc->intr_ctx[i].reo_status_ring_mask =
  1200. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1201. soc->intr_ctx[i].rxdma2host_ring_mask =
  1202. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1203. soc->intr_ctx[i].soc = soc;
  1204. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1205. }
  1206. qdf_timer_init(soc->osdev, &soc->int_timer,
  1207. dp_interrupt_timer, (void *)soc,
  1208. QDF_TIMER_TYPE_WAKE_APPS);
  1209. return QDF_STATUS_SUCCESS;
  1210. }
  1211. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1212. #if defined(CONFIG_MCL)
  1213. /*
  1214. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1215. * @txrx_soc: DP SOC handle
  1216. *
  1217. * Call the appropriate attach function based on the mode of operation.
  1218. * This is a WAR for enabling monitor mode.
  1219. *
  1220. * Return: 0 for success. nonzero for failure.
  1221. */
  1222. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1223. {
  1224. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1225. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1226. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1227. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1228. "%s: Poll mode", __func__);
  1229. return dp_soc_attach_poll(txrx_soc);
  1230. } else {
  1231. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1232. "%s: Interrupt mode", __func__);
  1233. return dp_soc_interrupt_attach(txrx_soc);
  1234. }
  1235. }
  1236. #else
  1237. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1238. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1239. {
  1240. return dp_soc_attach_poll(txrx_soc);
  1241. }
  1242. #else
  1243. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1244. {
  1245. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1246. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1247. return dp_soc_attach_poll(txrx_soc);
  1248. else
  1249. return dp_soc_interrupt_attach(txrx_soc);
  1250. }
  1251. #endif
  1252. #endif
  1253. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1254. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1255. {
  1256. int j;
  1257. int num_irq = 0;
  1258. int tx_mask =
  1259. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1260. int rx_mask =
  1261. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1262. int rx_mon_mask =
  1263. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1264. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1265. soc->wlan_cfg_ctx, intr_ctx_num);
  1266. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1267. soc->wlan_cfg_ctx, intr_ctx_num);
  1268. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1269. soc->wlan_cfg_ctx, intr_ctx_num);
  1270. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1271. soc->wlan_cfg_ctx, intr_ctx_num);
  1272. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1273. soc->wlan_cfg_ctx, intr_ctx_num);
  1274. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1275. if (tx_mask & (1 << j)) {
  1276. irq_id_map[num_irq++] =
  1277. (wbm2host_tx_completions_ring1 - j);
  1278. }
  1279. if (rx_mask & (1 << j)) {
  1280. irq_id_map[num_irq++] =
  1281. (reo2host_destination_ring1 - j);
  1282. }
  1283. if (rxdma2host_ring_mask & (1 << j)) {
  1284. irq_id_map[num_irq++] =
  1285. rxdma2host_destination_ring_mac1 -
  1286. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1287. }
  1288. if (host2rxdma_ring_mask & (1 << j)) {
  1289. irq_id_map[num_irq++] =
  1290. host2rxdma_host_buf_ring_mac1 -
  1291. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1292. }
  1293. if (rx_mon_mask & (1 << j)) {
  1294. irq_id_map[num_irq++] =
  1295. ppdu_end_interrupts_mac1 -
  1296. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1297. irq_id_map[num_irq++] =
  1298. rxdma2host_monitor_status_ring_mac1 -
  1299. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1300. }
  1301. if (rx_wbm_rel_ring_mask & (1 << j))
  1302. irq_id_map[num_irq++] = wbm2host_rx_release;
  1303. if (rx_err_ring_mask & (1 << j))
  1304. irq_id_map[num_irq++] = reo2host_exception;
  1305. if (reo_status_ring_mask & (1 << j))
  1306. irq_id_map[num_irq++] = reo2host_status;
  1307. }
  1308. *num_irq_r = num_irq;
  1309. }
  1310. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1311. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1312. int msi_vector_count, int msi_vector_start)
  1313. {
  1314. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1315. soc->wlan_cfg_ctx, intr_ctx_num);
  1316. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1317. soc->wlan_cfg_ctx, intr_ctx_num);
  1318. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1319. soc->wlan_cfg_ctx, intr_ctx_num);
  1320. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1321. soc->wlan_cfg_ctx, intr_ctx_num);
  1322. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1323. soc->wlan_cfg_ctx, intr_ctx_num);
  1324. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1325. soc->wlan_cfg_ctx, intr_ctx_num);
  1326. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1327. soc->wlan_cfg_ctx, intr_ctx_num);
  1328. unsigned int vector =
  1329. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1330. int num_irq = 0;
  1331. soc->intr_mode = DP_INTR_MSI;
  1332. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1333. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1334. irq_id_map[num_irq++] =
  1335. pld_get_msi_irq(soc->osdev->dev, vector);
  1336. *num_irq_r = num_irq;
  1337. }
  1338. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1339. int *irq_id_map, int *num_irq)
  1340. {
  1341. int msi_vector_count, ret;
  1342. uint32_t msi_base_data, msi_vector_start;
  1343. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1344. &msi_vector_count,
  1345. &msi_base_data,
  1346. &msi_vector_start);
  1347. if (ret)
  1348. return dp_soc_interrupt_map_calculate_integrated(soc,
  1349. intr_ctx_num, irq_id_map, num_irq);
  1350. else
  1351. dp_soc_interrupt_map_calculate_msi(soc,
  1352. intr_ctx_num, irq_id_map, num_irq,
  1353. msi_vector_count, msi_vector_start);
  1354. }
  1355. /*
  1356. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1357. * @txrx_soc: DP SOC handle
  1358. *
  1359. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1360. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1361. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1362. *
  1363. * Return: 0 for success. nonzero for failure.
  1364. */
  1365. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1366. {
  1367. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1368. int i = 0;
  1369. int num_irq = 0;
  1370. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1371. int ret = 0;
  1372. /* Map of IRQ ids registered with one interrupt context */
  1373. int irq_id_map[HIF_MAX_GRP_IRQ];
  1374. int tx_mask =
  1375. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1376. int rx_mask =
  1377. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1378. int rx_mon_mask =
  1379. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1380. int rx_err_ring_mask =
  1381. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1382. int rx_wbm_rel_ring_mask =
  1383. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1384. int reo_status_ring_mask =
  1385. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1386. int rxdma2host_ring_mask =
  1387. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1388. int host2rxdma_ring_mask =
  1389. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1390. soc->intr_ctx[i].dp_intr_id = i;
  1391. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1392. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1393. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1394. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1395. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1396. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1397. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1398. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1399. soc->intr_ctx[i].soc = soc;
  1400. num_irq = 0;
  1401. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1402. &num_irq);
  1403. ret = hif_register_ext_group(soc->hif_handle,
  1404. num_irq, irq_id_map, dp_service_srngs,
  1405. &soc->intr_ctx[i], "dp_intr",
  1406. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1407. if (ret) {
  1408. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1409. FL("failed, ret = %d"), ret);
  1410. return QDF_STATUS_E_FAILURE;
  1411. }
  1412. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1413. }
  1414. hif_configure_ext_group_interrupts(soc->hif_handle);
  1415. return QDF_STATUS_SUCCESS;
  1416. }
  1417. /*
  1418. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1419. * @txrx_soc: DP SOC handle
  1420. *
  1421. * Return: void
  1422. */
  1423. static void dp_soc_interrupt_detach(void *txrx_soc)
  1424. {
  1425. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1426. int i;
  1427. if (soc->intr_mode == DP_INTR_POLL) {
  1428. qdf_timer_stop(&soc->int_timer);
  1429. qdf_timer_free(&soc->int_timer);
  1430. } else {
  1431. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1432. }
  1433. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1434. soc->intr_ctx[i].tx_ring_mask = 0;
  1435. soc->intr_ctx[i].rx_ring_mask = 0;
  1436. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1437. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1438. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1439. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1440. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1441. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1442. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1443. }
  1444. }
  1445. #define AVG_MAX_MPDUS_PER_TID 128
  1446. #define AVG_TIDS_PER_CLIENT 2
  1447. #define AVG_FLOWS_PER_TID 2
  1448. #define AVG_MSDUS_PER_FLOW 128
  1449. #define AVG_MSDUS_PER_MPDU 4
  1450. /*
  1451. * Allocate and setup link descriptor pool that will be used by HW for
  1452. * various link and queue descriptors and managed by WBM
  1453. */
  1454. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1455. {
  1456. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1457. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1458. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1459. uint32_t num_mpdus_per_link_desc =
  1460. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1461. uint32_t num_msdus_per_link_desc =
  1462. hal_num_msdus_per_link_desc(soc->hal_soc);
  1463. uint32_t num_mpdu_links_per_queue_desc =
  1464. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1465. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1466. uint32_t total_link_descs, total_mem_size;
  1467. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1468. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1469. uint32_t num_link_desc_banks;
  1470. uint32_t last_bank_size = 0;
  1471. uint32_t entry_size, num_entries;
  1472. int i;
  1473. uint32_t desc_id = 0;
  1474. /* Only Tx queue descriptors are allocated from common link descriptor
  1475. * pool Rx queue descriptors are not included in this because (REO queue
  1476. * extension descriptors) they are expected to be allocated contiguously
  1477. * with REO queue descriptors
  1478. */
  1479. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1480. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1481. num_mpdu_queue_descs = num_mpdu_link_descs /
  1482. num_mpdu_links_per_queue_desc;
  1483. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1484. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1485. num_msdus_per_link_desc;
  1486. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1487. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1488. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1489. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1490. /* Round up to power of 2 */
  1491. total_link_descs = 1;
  1492. while (total_link_descs < num_entries)
  1493. total_link_descs <<= 1;
  1494. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1495. FL("total_link_descs: %u, link_desc_size: %d"),
  1496. total_link_descs, link_desc_size);
  1497. total_mem_size = total_link_descs * link_desc_size;
  1498. total_mem_size += link_desc_align;
  1499. if (total_mem_size <= max_alloc_size) {
  1500. num_link_desc_banks = 0;
  1501. last_bank_size = total_mem_size;
  1502. } else {
  1503. num_link_desc_banks = (total_mem_size) /
  1504. (max_alloc_size - link_desc_align);
  1505. last_bank_size = total_mem_size %
  1506. (max_alloc_size - link_desc_align);
  1507. }
  1508. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1509. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1510. total_mem_size, num_link_desc_banks);
  1511. for (i = 0; i < num_link_desc_banks; i++) {
  1512. soc->link_desc_banks[i].base_vaddr_unaligned =
  1513. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1514. max_alloc_size,
  1515. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1516. soc->link_desc_banks[i].size = max_alloc_size;
  1517. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1518. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1519. ((unsigned long)(
  1520. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1521. link_desc_align));
  1522. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1523. soc->link_desc_banks[i].base_paddr_unaligned) +
  1524. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1525. (unsigned long)(
  1526. soc->link_desc_banks[i].base_vaddr_unaligned));
  1527. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1528. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1529. FL("Link descriptor memory alloc failed"));
  1530. goto fail;
  1531. }
  1532. }
  1533. if (last_bank_size) {
  1534. /* Allocate last bank in case total memory required is not exact
  1535. * multiple of max_alloc_size
  1536. */
  1537. soc->link_desc_banks[i].base_vaddr_unaligned =
  1538. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1539. last_bank_size,
  1540. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1541. soc->link_desc_banks[i].size = last_bank_size;
  1542. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1543. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1544. ((unsigned long)(
  1545. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1546. link_desc_align));
  1547. soc->link_desc_banks[i].base_paddr =
  1548. (unsigned long)(
  1549. soc->link_desc_banks[i].base_paddr_unaligned) +
  1550. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1551. (unsigned long)(
  1552. soc->link_desc_banks[i].base_vaddr_unaligned));
  1553. }
  1554. /* Allocate and setup link descriptor idle list for HW internal use */
  1555. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1556. total_mem_size = entry_size * total_link_descs;
  1557. if (total_mem_size <= max_alloc_size) {
  1558. void *desc;
  1559. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1560. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1561. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1562. FL("Link desc idle ring setup failed"));
  1563. goto fail;
  1564. }
  1565. hal_srng_access_start_unlocked(soc->hal_soc,
  1566. soc->wbm_idle_link_ring.hal_srng);
  1567. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1568. soc->link_desc_banks[i].base_paddr; i++) {
  1569. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1570. ((unsigned long)(
  1571. soc->link_desc_banks[i].base_vaddr) -
  1572. (unsigned long)(
  1573. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1574. / link_desc_size;
  1575. unsigned long paddr = (unsigned long)(
  1576. soc->link_desc_banks[i].base_paddr);
  1577. while (num_entries && (desc = hal_srng_src_get_next(
  1578. soc->hal_soc,
  1579. soc->wbm_idle_link_ring.hal_srng))) {
  1580. hal_set_link_desc_addr(desc,
  1581. LINK_DESC_COOKIE(desc_id, i), paddr);
  1582. num_entries--;
  1583. desc_id++;
  1584. paddr += link_desc_size;
  1585. }
  1586. }
  1587. hal_srng_access_end_unlocked(soc->hal_soc,
  1588. soc->wbm_idle_link_ring.hal_srng);
  1589. } else {
  1590. uint32_t num_scatter_bufs;
  1591. uint32_t num_entries_per_buf;
  1592. uint32_t rem_entries;
  1593. uint8_t *scatter_buf_ptr;
  1594. uint16_t scatter_buf_num;
  1595. soc->wbm_idle_scatter_buf_size =
  1596. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1597. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1598. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1599. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1600. soc->hal_soc, total_mem_size,
  1601. soc->wbm_idle_scatter_buf_size);
  1602. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1603. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1604. FL("scatter bufs size out of bounds"));
  1605. goto fail;
  1606. }
  1607. for (i = 0; i < num_scatter_bufs; i++) {
  1608. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1609. qdf_mem_alloc_consistent(soc->osdev,
  1610. soc->osdev->dev,
  1611. soc->wbm_idle_scatter_buf_size,
  1612. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1613. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1614. QDF_TRACE(QDF_MODULE_ID_DP,
  1615. QDF_TRACE_LEVEL_ERROR,
  1616. FL("Scatter list memory alloc failed"));
  1617. goto fail;
  1618. }
  1619. }
  1620. /* Populate idle list scatter buffers with link descriptor
  1621. * pointers
  1622. */
  1623. scatter_buf_num = 0;
  1624. scatter_buf_ptr = (uint8_t *)(
  1625. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1626. rem_entries = num_entries_per_buf;
  1627. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1628. soc->link_desc_banks[i].base_paddr; i++) {
  1629. uint32_t num_link_descs =
  1630. (soc->link_desc_banks[i].size -
  1631. ((unsigned long)(
  1632. soc->link_desc_banks[i].base_vaddr) -
  1633. (unsigned long)(
  1634. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1635. / link_desc_size;
  1636. unsigned long paddr = (unsigned long)(
  1637. soc->link_desc_banks[i].base_paddr);
  1638. while (num_link_descs) {
  1639. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1640. LINK_DESC_COOKIE(desc_id, i), paddr);
  1641. num_link_descs--;
  1642. desc_id++;
  1643. paddr += link_desc_size;
  1644. rem_entries--;
  1645. if (rem_entries) {
  1646. scatter_buf_ptr += entry_size;
  1647. } else {
  1648. rem_entries = num_entries_per_buf;
  1649. scatter_buf_num++;
  1650. if (scatter_buf_num >= num_scatter_bufs)
  1651. break;
  1652. scatter_buf_ptr = (uint8_t *)(
  1653. soc->wbm_idle_scatter_buf_base_vaddr[
  1654. scatter_buf_num]);
  1655. }
  1656. }
  1657. }
  1658. /* Setup link descriptor idle list in HW */
  1659. hal_setup_link_idle_list(soc->hal_soc,
  1660. soc->wbm_idle_scatter_buf_base_paddr,
  1661. soc->wbm_idle_scatter_buf_base_vaddr,
  1662. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1663. (uint32_t)(scatter_buf_ptr -
  1664. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1665. scatter_buf_num-1])), total_link_descs);
  1666. }
  1667. return 0;
  1668. fail:
  1669. if (soc->wbm_idle_link_ring.hal_srng) {
  1670. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1671. WBM_IDLE_LINK, 0);
  1672. }
  1673. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1674. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1675. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1676. soc->wbm_idle_scatter_buf_size,
  1677. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1678. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1679. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1680. }
  1681. }
  1682. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1683. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1684. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1685. soc->link_desc_banks[i].size,
  1686. soc->link_desc_banks[i].base_vaddr_unaligned,
  1687. soc->link_desc_banks[i].base_paddr_unaligned,
  1688. 0);
  1689. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1690. }
  1691. }
  1692. return QDF_STATUS_E_FAILURE;
  1693. }
  1694. /*
  1695. * Free link descriptor pool that was setup HW
  1696. */
  1697. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1698. {
  1699. int i;
  1700. if (soc->wbm_idle_link_ring.hal_srng) {
  1701. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1702. WBM_IDLE_LINK, 0);
  1703. }
  1704. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1705. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1706. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1707. soc->wbm_idle_scatter_buf_size,
  1708. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1709. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1710. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1711. }
  1712. }
  1713. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1714. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1715. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1716. soc->link_desc_banks[i].size,
  1717. soc->link_desc_banks[i].base_vaddr_unaligned,
  1718. soc->link_desc_banks[i].base_paddr_unaligned,
  1719. 0);
  1720. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1721. }
  1722. }
  1723. }
  1724. #ifdef IPA_OFFLOAD
  1725. #define REO_DST_RING_SIZE_QCA6290 1023
  1726. #ifndef QCA_WIFI_QCA8074_VP
  1727. #define REO_DST_RING_SIZE_QCA8074 1023
  1728. #else
  1729. #define REO_DST_RING_SIZE_QCA8074 8
  1730. #endif /* QCA_WIFI_QCA8074_VP */
  1731. #else
  1732. #define REO_DST_RING_SIZE_QCA6290 1024
  1733. #ifndef QCA_WIFI_QCA8074_VP
  1734. #define REO_DST_RING_SIZE_QCA8074 2048
  1735. #else
  1736. #define REO_DST_RING_SIZE_QCA8074 8
  1737. #endif /* QCA_WIFI_QCA8074_VP */
  1738. #endif /* IPA_OFFLOAD */
  1739. /*
  1740. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1741. * @soc: Datapath SOC handle
  1742. *
  1743. * This is a timer function used to age out stale AST nodes from
  1744. * AST table
  1745. */
  1746. #ifdef FEATURE_WDS
  1747. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1748. {
  1749. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1750. struct dp_pdev *pdev;
  1751. struct dp_vdev *vdev;
  1752. struct dp_peer *peer;
  1753. struct dp_ast_entry *ase, *temp_ase;
  1754. int i;
  1755. qdf_spin_lock_bh(&soc->ast_lock);
  1756. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1757. pdev = soc->pdev_list[i];
  1758. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1759. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1760. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1761. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1762. /*
  1763. * Do not expire static ast entries
  1764. * and HM WDS entries
  1765. */
  1766. if (ase->type !=
  1767. CDP_TXRX_AST_TYPE_WDS &&
  1768. ase->type != CDP_TXRX_AST_TYPE_MEC)
  1769. continue;
  1770. if (ase->is_active) {
  1771. ase->is_active = FALSE;
  1772. continue;
  1773. }
  1774. DP_STATS_INC(soc, ast.aged_out, 1);
  1775. dp_peer_del_ast(soc, ase);
  1776. }
  1777. }
  1778. }
  1779. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1780. }
  1781. qdf_spin_unlock_bh(&soc->ast_lock);
  1782. if (qdf_atomic_read(&soc->cmn_init_done))
  1783. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1784. }
  1785. /*
  1786. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1787. * @soc: Datapath SOC handle
  1788. *
  1789. * Return: None
  1790. */
  1791. static void dp_soc_wds_attach(struct dp_soc *soc)
  1792. {
  1793. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1794. dp_wds_aging_timer_fn, (void *)soc,
  1795. QDF_TIMER_TYPE_WAKE_APPS);
  1796. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1797. }
  1798. /*
  1799. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1800. * @txrx_soc: DP SOC handle
  1801. *
  1802. * Return: None
  1803. */
  1804. static void dp_soc_wds_detach(struct dp_soc *soc)
  1805. {
  1806. qdf_timer_stop(&soc->wds_aging_timer);
  1807. qdf_timer_free(&soc->wds_aging_timer);
  1808. }
  1809. #else
  1810. static void dp_soc_wds_attach(struct dp_soc *soc)
  1811. {
  1812. }
  1813. static void dp_soc_wds_detach(struct dp_soc *soc)
  1814. {
  1815. }
  1816. #endif
  1817. /*
  1818. * dp_soc_reset_ring_map() - Reset cpu ring map
  1819. * @soc: Datapath soc handler
  1820. *
  1821. * This api resets the default cpu ring map
  1822. */
  1823. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1824. {
  1825. uint8_t i;
  1826. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1827. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1828. switch (nss_config) {
  1829. case dp_nss_cfg_first_radio:
  1830. /*
  1831. * Setting Tx ring map for one nss offloaded radio
  1832. */
  1833. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1834. break;
  1835. case dp_nss_cfg_second_radio:
  1836. /*
  1837. * Setting Tx ring for two nss offloaded radios
  1838. */
  1839. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1840. break;
  1841. case dp_nss_cfg_dbdc:
  1842. /*
  1843. * Setting Tx ring map for 2 nss offloaded radios
  1844. */
  1845. soc->tx_ring_map[i] =
  1846. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  1847. break;
  1848. case dp_nss_cfg_dbtc:
  1849. /*
  1850. * Setting Tx ring map for 3 nss offloaded radios
  1851. */
  1852. soc->tx_ring_map[i] =
  1853. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  1854. break;
  1855. default:
  1856. dp_err("tx_ring_map failed due to invalid nss cfg");
  1857. break;
  1858. }
  1859. }
  1860. }
  1861. /*
  1862. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1863. * @dp_soc - DP soc handle
  1864. * @ring_type - ring type
  1865. * @ring_num - ring_num
  1866. *
  1867. * return 0 or 1
  1868. */
  1869. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1870. {
  1871. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1872. uint8_t status = 0;
  1873. switch (ring_type) {
  1874. case WBM2SW_RELEASE:
  1875. case REO_DST:
  1876. case RXDMA_BUF:
  1877. status = ((nss_config) & (1 << ring_num));
  1878. break;
  1879. default:
  1880. break;
  1881. }
  1882. return status;
  1883. }
  1884. /*
  1885. * dp_soc_reset_intr_mask() - reset interrupt mask
  1886. * @dp_soc - DP Soc handle
  1887. *
  1888. * Return: Return void
  1889. */
  1890. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1891. {
  1892. uint8_t j;
  1893. int *grp_mask = NULL;
  1894. int group_number, mask, num_ring;
  1895. /* number of tx ring */
  1896. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1897. /*
  1898. * group mask for tx completion ring.
  1899. */
  1900. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1901. /* loop and reset the mask for only offloaded ring */
  1902. for (j = 0; j < num_ring; j++) {
  1903. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1904. continue;
  1905. }
  1906. /*
  1907. * Group number corresponding to tx offloaded ring.
  1908. */
  1909. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1910. if (group_number < 0) {
  1911. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1912. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1913. WBM2SW_RELEASE, j);
  1914. return;
  1915. }
  1916. /* reset the tx mask for offloaded ring */
  1917. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1918. mask &= (~(1 << j));
  1919. /*
  1920. * reset the interrupt mask for offloaded ring.
  1921. */
  1922. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1923. }
  1924. /* number of rx rings */
  1925. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1926. /*
  1927. * group mask for reo destination ring.
  1928. */
  1929. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1930. /* loop and reset the mask for only offloaded ring */
  1931. for (j = 0; j < num_ring; j++) {
  1932. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1933. continue;
  1934. }
  1935. /*
  1936. * Group number corresponding to rx offloaded ring.
  1937. */
  1938. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1939. if (group_number < 0) {
  1940. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1941. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1942. REO_DST, j);
  1943. return;
  1944. }
  1945. /* set the interrupt mask for offloaded ring */
  1946. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1947. mask &= (~(1 << j));
  1948. /*
  1949. * set the interrupt mask to zero for rx offloaded radio.
  1950. */
  1951. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1952. }
  1953. /*
  1954. * group mask for Rx buffer refill ring
  1955. */
  1956. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1957. /* loop and reset the mask for only offloaded ring */
  1958. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1959. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1960. continue;
  1961. }
  1962. /*
  1963. * Group number corresponding to rx offloaded ring.
  1964. */
  1965. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1966. if (group_number < 0) {
  1967. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1968. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1969. REO_DST, j);
  1970. return;
  1971. }
  1972. /* set the interrupt mask for offloaded ring */
  1973. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1974. group_number);
  1975. mask &= (~(1 << j));
  1976. /*
  1977. * set the interrupt mask to zero for rx offloaded radio.
  1978. */
  1979. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1980. group_number, mask);
  1981. }
  1982. }
  1983. #ifdef IPA_OFFLOAD
  1984. /**
  1985. * dp_reo_remap_config() - configure reo remap register value based
  1986. * nss configuration.
  1987. * based on offload_radio value below remap configuration
  1988. * get applied.
  1989. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1990. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1991. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1992. * 3 - both Radios handled by NSS (remap not required)
  1993. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1994. *
  1995. * @remap1: output parameter indicates reo remap 1 register value
  1996. * @remap2: output parameter indicates reo remap 2 register value
  1997. * Return: bool type, true if remap is configured else false.
  1998. */
  1999. static bool dp_reo_remap_config(struct dp_soc *soc,
  2000. uint32_t *remap1,
  2001. uint32_t *remap2)
  2002. {
  2003. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2004. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2005. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2006. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2007. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2008. return true;
  2009. }
  2010. #else
  2011. static bool dp_reo_remap_config(struct dp_soc *soc,
  2012. uint32_t *remap1,
  2013. uint32_t *remap2)
  2014. {
  2015. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2016. switch (offload_radio) {
  2017. case dp_nss_cfg_default:
  2018. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2019. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2020. (0x3 << 18) | (0x4 << 21)) << 8;
  2021. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2022. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2023. (0x3 << 18) | (0x4 << 21)) << 8;
  2024. break;
  2025. case dp_nss_cfg_first_radio:
  2026. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2027. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2028. (0x2 << 18) | (0x3 << 21)) << 8;
  2029. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2030. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2031. (0x4 << 18) | (0x2 << 21)) << 8;
  2032. break;
  2033. case dp_nss_cfg_second_radio:
  2034. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2035. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2036. (0x1 << 18) | (0x3 << 21)) << 8;
  2037. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2038. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2039. (0x4 << 18) | (0x1 << 21)) << 8;
  2040. break;
  2041. case dp_nss_cfg_dbdc:
  2042. case dp_nss_cfg_dbtc:
  2043. /* return false if both or all are offloaded to NSS */
  2044. return false;
  2045. }
  2046. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2047. *remap1, *remap2, offload_radio);
  2048. return true;
  2049. }
  2050. #endif
  2051. /*
  2052. * dp_reo_frag_dst_set() - configure reo register to set the
  2053. * fragment destination ring
  2054. * @soc : Datapath soc
  2055. * @frag_dst_ring : output parameter to set fragment destination ring
  2056. *
  2057. * Based on offload_radio below fragment destination rings is selected
  2058. * 0 - TCL
  2059. * 1 - SW1
  2060. * 2 - SW2
  2061. * 3 - SW3
  2062. * 4 - SW4
  2063. * 5 - Release
  2064. * 6 - FW
  2065. * 7 - alternate select
  2066. *
  2067. * return: void
  2068. */
  2069. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2070. {
  2071. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2072. switch (offload_radio) {
  2073. case dp_nss_cfg_default:
  2074. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2075. break;
  2076. case dp_nss_cfg_dbdc:
  2077. case dp_nss_cfg_dbtc:
  2078. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2079. break;
  2080. default:
  2081. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2082. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2083. break;
  2084. }
  2085. }
  2086. /*
  2087. * dp_soc_cmn_setup() - Common SoC level initializion
  2088. * @soc: Datapath SOC handle
  2089. *
  2090. * This is an internal function used to setup common SOC data structures,
  2091. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2092. */
  2093. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2094. {
  2095. int i;
  2096. struct hal_reo_params reo_params;
  2097. int tx_ring_size;
  2098. int tx_comp_ring_size;
  2099. int reo_dst_ring_size;
  2100. uint32_t entries;
  2101. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2102. if (qdf_atomic_read(&soc->cmn_init_done))
  2103. return 0;
  2104. if (dp_hw_link_desc_pool_setup(soc))
  2105. goto fail1;
  2106. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2107. /* Setup SRNG rings */
  2108. /* Common rings */
  2109. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2110. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2111. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2112. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2113. goto fail1;
  2114. }
  2115. soc->num_tcl_data_rings = 0;
  2116. /* Tx data rings */
  2117. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2118. soc->num_tcl_data_rings =
  2119. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2120. tx_comp_ring_size =
  2121. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2122. tx_ring_size =
  2123. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2124. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2125. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2126. TCL_DATA, i, 0, tx_ring_size)) {
  2127. QDF_TRACE(QDF_MODULE_ID_DP,
  2128. QDF_TRACE_LEVEL_ERROR,
  2129. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2130. goto fail1;
  2131. }
  2132. /*
  2133. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2134. * count
  2135. */
  2136. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2137. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2138. QDF_TRACE(QDF_MODULE_ID_DP,
  2139. QDF_TRACE_LEVEL_ERROR,
  2140. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2141. goto fail1;
  2142. }
  2143. }
  2144. } else {
  2145. /* This will be incremented during per pdev ring setup */
  2146. soc->num_tcl_data_rings = 0;
  2147. }
  2148. if (dp_tx_soc_attach(soc)) {
  2149. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2150. FL("dp_tx_soc_attach failed"));
  2151. goto fail1;
  2152. }
  2153. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2154. /* TCL command and status rings */
  2155. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2156. entries)) {
  2157. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2158. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2159. goto fail1;
  2160. }
  2161. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2162. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2163. entries)) {
  2164. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2165. FL("dp_srng_setup failed for tcl_status_ring"));
  2166. goto fail1;
  2167. }
  2168. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2169. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2170. * descriptors
  2171. */
  2172. /* Rx data rings */
  2173. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2174. soc->num_reo_dest_rings =
  2175. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2176. QDF_TRACE(QDF_MODULE_ID_DP,
  2177. QDF_TRACE_LEVEL_INFO,
  2178. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2179. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2180. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2181. i, 0, reo_dst_ring_size)) {
  2182. QDF_TRACE(QDF_MODULE_ID_DP,
  2183. QDF_TRACE_LEVEL_ERROR,
  2184. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2185. goto fail1;
  2186. }
  2187. }
  2188. } else {
  2189. /* This will be incremented during per pdev ring setup */
  2190. soc->num_reo_dest_rings = 0;
  2191. }
  2192. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2193. /* LMAC RxDMA to SW Rings configuration */
  2194. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2195. /* Only valid for MCL */
  2196. struct dp_pdev *pdev = soc->pdev_list[0];
  2197. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2198. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2199. RXDMA_DST, 0, i,
  2200. entries)) {
  2201. QDF_TRACE(QDF_MODULE_ID_DP,
  2202. QDF_TRACE_LEVEL_ERROR,
  2203. FL(RNG_ERR "rxdma_err_dst_ring"));
  2204. goto fail1;
  2205. }
  2206. }
  2207. }
  2208. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2209. /* REO reinjection ring */
  2210. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2211. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2212. entries)) {
  2213. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2214. FL("dp_srng_setup failed for reo_reinject_ring"));
  2215. goto fail1;
  2216. }
  2217. /* Rx release ring */
  2218. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2219. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2220. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2221. FL("dp_srng_setup failed for rx_rel_ring"));
  2222. goto fail1;
  2223. }
  2224. /* Rx exception ring */
  2225. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2226. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2227. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2228. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2229. FL("dp_srng_setup failed for reo_exception_ring"));
  2230. goto fail1;
  2231. }
  2232. /* REO command and status rings */
  2233. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2234. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2235. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2236. FL("dp_srng_setup failed for reo_cmd_ring"));
  2237. goto fail1;
  2238. }
  2239. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2240. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2241. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2242. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2243. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2244. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2245. FL("dp_srng_setup failed for reo_status_ring"));
  2246. goto fail1;
  2247. }
  2248. qdf_spinlock_create(&soc->ast_lock);
  2249. dp_soc_wds_attach(soc);
  2250. /* Reset the cpu ring map if radio is NSS offloaded */
  2251. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2252. dp_soc_reset_cpu_ring_map(soc);
  2253. dp_soc_reset_intr_mask(soc);
  2254. }
  2255. /* Setup HW REO */
  2256. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2257. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2258. /*
  2259. * Reo ring remap is not required if both radios
  2260. * are offloaded to NSS
  2261. */
  2262. if (!dp_reo_remap_config(soc,
  2263. &reo_params.remap1,
  2264. &reo_params.remap2))
  2265. goto out;
  2266. reo_params.rx_hash_enabled = true;
  2267. }
  2268. /* setup the global rx defrag waitlist */
  2269. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2270. soc->rx.defrag.timeout_ms =
  2271. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2272. soc->rx.flags.defrag_timeout_check =
  2273. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2274. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2275. out:
  2276. /*
  2277. * set the fragment destination ring
  2278. */
  2279. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2280. hal_reo_setup(soc->hal_soc, &reo_params);
  2281. qdf_atomic_set(&soc->cmn_init_done, 1);
  2282. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2283. return 0;
  2284. fail1:
  2285. /*
  2286. * Cleanup will be done as part of soc_detach, which will
  2287. * be called on pdev attach failure
  2288. */
  2289. return QDF_STATUS_E_FAILURE;
  2290. }
  2291. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2292. static void dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2293. {
  2294. struct cdp_lro_hash_config lro_hash;
  2295. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2296. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2297. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2298. FL("LRO disabled RX hash disabled"));
  2299. return;
  2300. }
  2301. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2302. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2303. lro_hash.lro_enable = 1;
  2304. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2305. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2306. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2307. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2308. }
  2309. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2310. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2311. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2312. LRO_IPV4_SEED_ARR_SZ));
  2313. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2314. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2315. LRO_IPV6_SEED_ARR_SZ));
  2316. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2317. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2318. lro_hash.lro_enable, lro_hash.tcp_flag,
  2319. lro_hash.tcp_flag_mask);
  2320. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2321. QDF_TRACE_LEVEL_ERROR,
  2322. (void *)lro_hash.toeplitz_hash_ipv4,
  2323. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2324. LRO_IPV4_SEED_ARR_SZ));
  2325. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2326. QDF_TRACE_LEVEL_ERROR,
  2327. (void *)lro_hash.toeplitz_hash_ipv6,
  2328. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2329. LRO_IPV6_SEED_ARR_SZ));
  2330. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2331. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2332. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2333. (pdev->ctrl_pdev, &lro_hash);
  2334. }
  2335. /*
  2336. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2337. * @soc: data path SoC handle
  2338. * @pdev: Physical device handle
  2339. *
  2340. * Return: 0 - success, > 0 - failure
  2341. */
  2342. #ifdef QCA_HOST2FW_RXBUF_RING
  2343. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2344. struct dp_pdev *pdev)
  2345. {
  2346. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2347. int max_mac_rings;
  2348. int i;
  2349. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2350. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2351. for (i = 0; i < max_mac_rings; i++) {
  2352. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2353. "%s: pdev_id %d mac_id %d",
  2354. __func__, pdev->pdev_id, i);
  2355. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2356. RXDMA_BUF, 1, i,
  2357. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2358. QDF_TRACE(QDF_MODULE_ID_DP,
  2359. QDF_TRACE_LEVEL_ERROR,
  2360. FL("failed rx mac ring setup"));
  2361. return QDF_STATUS_E_FAILURE;
  2362. }
  2363. }
  2364. return QDF_STATUS_SUCCESS;
  2365. }
  2366. #else
  2367. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2368. struct dp_pdev *pdev)
  2369. {
  2370. return QDF_STATUS_SUCCESS;
  2371. }
  2372. #endif
  2373. /**
  2374. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2375. * @pdev - DP_PDEV handle
  2376. *
  2377. * Return: void
  2378. */
  2379. static inline void
  2380. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2381. {
  2382. uint8_t map_id;
  2383. struct dp_soc *soc = pdev->soc;
  2384. if (!soc)
  2385. return;
  2386. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2387. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2388. default_dscp_tid_map,
  2389. sizeof(default_dscp_tid_map));
  2390. }
  2391. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2392. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2393. default_dscp_tid_map,
  2394. map_id);
  2395. }
  2396. }
  2397. #ifdef IPA_OFFLOAD
  2398. /**
  2399. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2400. * @soc: data path instance
  2401. * @pdev: core txrx pdev context
  2402. *
  2403. * Return: QDF_STATUS_SUCCESS: success
  2404. * QDF_STATUS_E_RESOURCES: Error return
  2405. */
  2406. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2407. struct dp_pdev *pdev)
  2408. {
  2409. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2410. int entries;
  2411. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2412. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2413. /* Setup second Rx refill buffer ring */
  2414. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2415. IPA_RX_REFILL_BUF_RING_IDX,
  2416. pdev->pdev_id,
  2417. entries)) {
  2418. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2419. FL("dp_srng_setup failed second rx refill ring"));
  2420. return QDF_STATUS_E_FAILURE;
  2421. }
  2422. return QDF_STATUS_SUCCESS;
  2423. }
  2424. /**
  2425. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2426. * @soc: data path instance
  2427. * @pdev: core txrx pdev context
  2428. *
  2429. * Return: void
  2430. */
  2431. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2432. struct dp_pdev *pdev)
  2433. {
  2434. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2435. IPA_RX_REFILL_BUF_RING_IDX);
  2436. }
  2437. #else
  2438. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2439. struct dp_pdev *pdev)
  2440. {
  2441. return QDF_STATUS_SUCCESS;
  2442. }
  2443. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2444. struct dp_pdev *pdev)
  2445. {
  2446. }
  2447. #endif
  2448. #if !defined(DISABLE_MON_CONFIG)
  2449. /**
  2450. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2451. * @soc: soc handle
  2452. * @pdev: physical device handle
  2453. *
  2454. * Return: nonzero on failure and zero on success
  2455. */
  2456. static
  2457. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2458. {
  2459. int mac_id = 0;
  2460. int pdev_id = pdev->pdev_id;
  2461. int entries;
  2462. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2463. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2464. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2465. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2466. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2467. entries =
  2468. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2469. if (dp_srng_setup(soc,
  2470. &pdev->rxdma_mon_buf_ring[mac_id],
  2471. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2472. entries)) {
  2473. QDF_TRACE(QDF_MODULE_ID_DP,
  2474. QDF_TRACE_LEVEL_ERROR,
  2475. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2476. return QDF_STATUS_E_NOMEM;
  2477. }
  2478. entries =
  2479. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2480. if (dp_srng_setup(soc,
  2481. &pdev->rxdma_mon_dst_ring[mac_id],
  2482. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2483. entries)) {
  2484. QDF_TRACE(QDF_MODULE_ID_DP,
  2485. QDF_TRACE_LEVEL_ERROR,
  2486. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2487. return QDF_STATUS_E_NOMEM;
  2488. }
  2489. entries =
  2490. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2491. if (dp_srng_setup(soc,
  2492. &pdev->rxdma_mon_status_ring[mac_id],
  2493. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2494. entries)) {
  2495. QDF_TRACE(QDF_MODULE_ID_DP,
  2496. QDF_TRACE_LEVEL_ERROR,
  2497. FL(RNG_ERR "rxdma_mon_status_ring"));
  2498. return QDF_STATUS_E_NOMEM;
  2499. }
  2500. entries =
  2501. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2502. if (dp_srng_setup(soc,
  2503. &pdev->rxdma_mon_desc_ring[mac_id],
  2504. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2505. entries)) {
  2506. QDF_TRACE(QDF_MODULE_ID_DP,
  2507. QDF_TRACE_LEVEL_ERROR,
  2508. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2509. return QDF_STATUS_E_NOMEM;
  2510. }
  2511. } else {
  2512. entries =
  2513. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2514. if (dp_srng_setup(soc,
  2515. &pdev->rxdma_mon_status_ring[mac_id],
  2516. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2517. entries)) {
  2518. QDF_TRACE(QDF_MODULE_ID_DP,
  2519. QDF_TRACE_LEVEL_ERROR,
  2520. FL(RNG_ERR "rxdma_mon_status_ring"));
  2521. return QDF_STATUS_E_NOMEM;
  2522. }
  2523. }
  2524. }
  2525. return QDF_STATUS_SUCCESS;
  2526. }
  2527. #else
  2528. static
  2529. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2530. {
  2531. return QDF_STATUS_SUCCESS;
  2532. }
  2533. #endif
  2534. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2535. * @pdev_hdl: pdev handle
  2536. */
  2537. #ifdef ATH_SUPPORT_EXT_STAT
  2538. void dp_iterate_update_peer_list(void *pdev_hdl)
  2539. {
  2540. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2541. struct dp_vdev *vdev = NULL;
  2542. struct dp_peer *peer = NULL;
  2543. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2544. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2545. dp_cal_client_update_peer_stats(&peer->stats);
  2546. }
  2547. }
  2548. }
  2549. #else
  2550. void dp_iterate_update_peer_list(void *pdev_hdl)
  2551. {
  2552. }
  2553. #endif
  2554. /*
  2555. * dp_pdev_attach_wifi3() - attach txrx pdev
  2556. * @ctrl_pdev: Opaque PDEV object
  2557. * @txrx_soc: Datapath SOC handle
  2558. * @htc_handle: HTC handle for host-target interface
  2559. * @qdf_osdev: QDF OS device
  2560. * @pdev_id: PDEV ID
  2561. *
  2562. * Return: DP PDEV handle on success, NULL on failure
  2563. */
  2564. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2565. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2566. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2567. {
  2568. int tx_ring_size;
  2569. int tx_comp_ring_size;
  2570. int reo_dst_ring_size;
  2571. int entries;
  2572. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2573. int nss_cfg;
  2574. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2575. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2576. if (!pdev) {
  2577. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2578. FL("DP PDEV memory allocation failed"));
  2579. goto fail0;
  2580. }
  2581. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2582. if (!pdev->invalid_peer) {
  2583. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2584. FL("Invalid peer memory allocation failed"));
  2585. qdf_mem_free(pdev);
  2586. goto fail0;
  2587. }
  2588. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2589. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2590. if (!pdev->wlan_cfg_ctx) {
  2591. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2592. FL("pdev cfg_attach failed"));
  2593. qdf_mem_free(pdev->invalid_peer);
  2594. qdf_mem_free(pdev);
  2595. goto fail0;
  2596. }
  2597. /*
  2598. * set nss pdev config based on soc config
  2599. */
  2600. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2601. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2602. (nss_cfg & (1 << pdev_id)));
  2603. pdev->soc = soc;
  2604. pdev->ctrl_pdev = ctrl_pdev;
  2605. pdev->pdev_id = pdev_id;
  2606. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2607. soc->pdev_list[pdev_id] = pdev;
  2608. soc->pdev_count++;
  2609. TAILQ_INIT(&pdev->vdev_list);
  2610. qdf_spinlock_create(&pdev->vdev_list_lock);
  2611. pdev->vdev_count = 0;
  2612. qdf_spinlock_create(&pdev->tx_mutex);
  2613. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2614. TAILQ_INIT(&pdev->neighbour_peers_list);
  2615. pdev->neighbour_peers_added = false;
  2616. if (dp_soc_cmn_setup(soc)) {
  2617. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2618. FL("dp_soc_cmn_setup failed"));
  2619. goto fail1;
  2620. }
  2621. /* Setup per PDEV TCL rings if configured */
  2622. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2623. tx_ring_size =
  2624. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2625. tx_comp_ring_size =
  2626. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2627. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2628. pdev_id, pdev_id, tx_ring_size)) {
  2629. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2630. FL("dp_srng_setup failed for tcl_data_ring"));
  2631. goto fail1;
  2632. }
  2633. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2634. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2635. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2636. FL("dp_srng_setup failed for tx_comp_ring"));
  2637. goto fail1;
  2638. }
  2639. soc->num_tcl_data_rings++;
  2640. }
  2641. /* Tx specific init */
  2642. if (dp_tx_pdev_attach(pdev)) {
  2643. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2644. FL("dp_tx_pdev_attach failed"));
  2645. goto fail1;
  2646. }
  2647. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2648. /* Setup per PDEV REO rings if configured */
  2649. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2650. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2651. pdev_id, pdev_id, reo_dst_ring_size)) {
  2652. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2653. FL("dp_srng_setup failed for reo_dest_ringn"));
  2654. goto fail1;
  2655. }
  2656. soc->num_reo_dest_rings++;
  2657. }
  2658. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2659. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2660. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2661. FL("dp_srng_setup failed rx refill ring"));
  2662. goto fail1;
  2663. }
  2664. if (dp_rxdma_ring_setup(soc, pdev)) {
  2665. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2666. FL("RXDMA ring config failed"));
  2667. goto fail1;
  2668. }
  2669. if (dp_mon_rings_setup(soc, pdev)) {
  2670. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2671. FL("MONITOR rings setup failed"));
  2672. goto fail1;
  2673. }
  2674. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2675. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2676. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2677. 0, pdev_id,
  2678. entries)) {
  2679. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2680. FL(RNG_ERR "rxdma_err_dst_ring"));
  2681. goto fail1;
  2682. }
  2683. }
  2684. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2685. goto fail1;
  2686. if (dp_ipa_ring_resource_setup(soc, pdev))
  2687. goto fail1;
  2688. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2689. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2690. FL("dp_ipa_uc_attach failed"));
  2691. goto fail1;
  2692. }
  2693. /* Rx specific init */
  2694. if (dp_rx_pdev_attach(pdev)) {
  2695. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2696. FL("dp_rx_pdev_attach failed"));
  2697. goto fail1;
  2698. }
  2699. DP_STATS_INIT(pdev);
  2700. /* Monitor filter init */
  2701. pdev->mon_filter_mode = MON_FILTER_ALL;
  2702. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2703. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2704. pdev->fp_data_filter = FILTER_DATA_ALL;
  2705. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2706. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2707. pdev->mo_data_filter = FILTER_DATA_ALL;
  2708. dp_local_peer_id_pool_init(pdev);
  2709. dp_dscp_tid_map_setup(pdev);
  2710. /* Rx monitor mode specific init */
  2711. if (dp_rx_pdev_mon_attach(pdev)) {
  2712. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2713. "dp_rx_pdev_mon_attach failed");
  2714. goto fail1;
  2715. }
  2716. if (dp_wdi_event_attach(pdev)) {
  2717. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2718. "dp_wdi_evet_attach failed");
  2719. goto fail1;
  2720. }
  2721. /* set the reo destination during initialization */
  2722. pdev->reo_dest = pdev->pdev_id + 1;
  2723. /*
  2724. * initialize ppdu tlv list
  2725. */
  2726. TAILQ_INIT(&pdev->ppdu_info_list);
  2727. pdev->tlv_count = 0;
  2728. pdev->list_depth = 0;
  2729. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2730. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2731. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2732. TRUE);
  2733. /* initlialize cal client timer */
  2734. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2735. &dp_iterate_update_peer_list);
  2736. return (struct cdp_pdev *)pdev;
  2737. fail1:
  2738. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2739. fail0:
  2740. return NULL;
  2741. }
  2742. /*
  2743. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2744. * @soc: data path SoC handle
  2745. * @pdev: Physical device handle
  2746. *
  2747. * Return: void
  2748. */
  2749. #ifdef QCA_HOST2FW_RXBUF_RING
  2750. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2751. struct dp_pdev *pdev)
  2752. {
  2753. int max_mac_rings =
  2754. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2755. int i;
  2756. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2757. max_mac_rings : MAX_RX_MAC_RINGS;
  2758. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2759. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2760. RXDMA_BUF, 1);
  2761. qdf_timer_free(&soc->mon_reap_timer);
  2762. }
  2763. #else
  2764. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2765. struct dp_pdev *pdev)
  2766. {
  2767. }
  2768. #endif
  2769. /*
  2770. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2771. * @pdev: device object
  2772. *
  2773. * Return: void
  2774. */
  2775. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2776. {
  2777. struct dp_neighbour_peer *peer = NULL;
  2778. struct dp_neighbour_peer *temp_peer = NULL;
  2779. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2780. neighbour_peer_list_elem, temp_peer) {
  2781. /* delete this peer from the list */
  2782. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2783. peer, neighbour_peer_list_elem);
  2784. qdf_mem_free(peer);
  2785. }
  2786. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2787. }
  2788. /**
  2789. * dp_htt_ppdu_stats_detach() - detach stats resources
  2790. * @pdev: Datapath PDEV handle
  2791. *
  2792. * Return: void
  2793. */
  2794. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2795. {
  2796. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2797. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2798. ppdu_info_list_elem, ppdu_info_next) {
  2799. if (!ppdu_info)
  2800. break;
  2801. qdf_assert_always(ppdu_info->nbuf);
  2802. qdf_nbuf_free(ppdu_info->nbuf);
  2803. qdf_mem_free(ppdu_info);
  2804. }
  2805. }
  2806. #if !defined(DISABLE_MON_CONFIG)
  2807. /**
  2808. * dp_mon_ring_deinit() - Cleanup Monitor rings
  2809. *
  2810. * @soc: soc handle
  2811. * @pdev: datapath physical dev handle
  2812. * @mac_id: mac number
  2813. *
  2814. * Return: None
  2815. */
  2816. static
  2817. void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2818. int mac_id)
  2819. {
  2820. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2821. dp_srng_cleanup(soc,
  2822. &pdev->rxdma_mon_buf_ring[mac_id],
  2823. RXDMA_MONITOR_BUF, 0);
  2824. dp_srng_cleanup(soc,
  2825. &pdev->rxdma_mon_dst_ring[mac_id],
  2826. RXDMA_MONITOR_DST, 0);
  2827. dp_srng_cleanup(soc,
  2828. &pdev->rxdma_mon_status_ring[mac_id],
  2829. RXDMA_MONITOR_STATUS, 0);
  2830. dp_srng_cleanup(soc,
  2831. &pdev->rxdma_mon_desc_ring[mac_id],
  2832. RXDMA_MONITOR_DESC, 0);
  2833. dp_srng_cleanup(soc,
  2834. &pdev->rxdma_err_dst_ring[mac_id],
  2835. RXDMA_DST, 0);
  2836. } else {
  2837. dp_srng_cleanup(soc,
  2838. &pdev->rxdma_mon_status_ring[mac_id],
  2839. RXDMA_MONITOR_STATUS, 0);
  2840. dp_srng_cleanup(soc,
  2841. &pdev->rxdma_err_dst_ring[mac_id],
  2842. RXDMA_DST, 0);
  2843. }
  2844. }
  2845. #else
  2846. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2847. int mac_id)
  2848. {
  2849. }
  2850. #endif
  2851. /*
  2852. * dp_pdev_detach_wifi3() - detach txrx pdev
  2853. * @txrx_pdev: Datapath PDEV handle
  2854. * @force: Force detach
  2855. *
  2856. */
  2857. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2858. {
  2859. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2860. struct dp_soc *soc = pdev->soc;
  2861. qdf_nbuf_t curr_nbuf, next_nbuf;
  2862. int mac_id;
  2863. dp_wdi_event_detach(pdev);
  2864. dp_tx_pdev_detach(pdev);
  2865. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2866. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2867. TCL_DATA, pdev->pdev_id);
  2868. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2869. WBM2SW_RELEASE, pdev->pdev_id);
  2870. }
  2871. dp_pktlogmod_exit(pdev);
  2872. dp_rx_pdev_detach(pdev);
  2873. dp_rx_pdev_mon_detach(pdev);
  2874. dp_neighbour_peers_detach(pdev);
  2875. qdf_spinlock_destroy(&pdev->tx_mutex);
  2876. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2877. dp_ipa_uc_detach(soc, pdev);
  2878. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2879. /* Cleanup per PDEV REO rings if configured */
  2880. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2881. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2882. REO_DST, pdev->pdev_id);
  2883. }
  2884. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2885. dp_rxdma_ring_cleanup(soc, pdev);
  2886. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2887. dp_mon_ring_deinit(soc, pdev, mac_id);
  2888. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2889. RXDMA_DST, 0);
  2890. }
  2891. curr_nbuf = pdev->invalid_peer_head_msdu;
  2892. while (curr_nbuf) {
  2893. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2894. qdf_nbuf_free(curr_nbuf);
  2895. curr_nbuf = next_nbuf;
  2896. }
  2897. dp_htt_ppdu_stats_detach(pdev);
  2898. qdf_nbuf_free(pdev->sojourn_buf);
  2899. dp_cal_client_detach(&pdev->cal_client_ctx);
  2900. soc->pdev_list[pdev->pdev_id] = NULL;
  2901. soc->pdev_count--;
  2902. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2903. qdf_mem_free(pdev->invalid_peer);
  2904. qdf_mem_free(pdev->dp_txrx_handle);
  2905. qdf_mem_free(pdev);
  2906. }
  2907. /*
  2908. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2909. * @soc: DP SOC handle
  2910. */
  2911. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2912. {
  2913. struct reo_desc_list_node *desc;
  2914. struct dp_rx_tid *rx_tid;
  2915. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2916. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2917. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2918. rx_tid = &desc->rx_tid;
  2919. qdf_mem_unmap_nbytes_single(soc->osdev,
  2920. rx_tid->hw_qdesc_paddr,
  2921. QDF_DMA_BIDIRECTIONAL,
  2922. rx_tid->hw_qdesc_alloc_size);
  2923. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2924. qdf_mem_free(desc);
  2925. }
  2926. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2927. qdf_list_destroy(&soc->reo_desc_freelist);
  2928. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2929. }
  2930. /*
  2931. * dp_soc_detach_wifi3() - Detach txrx SOC
  2932. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2933. */
  2934. static void dp_soc_detach_wifi3(void *txrx_soc)
  2935. {
  2936. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2937. int i;
  2938. qdf_atomic_set(&soc->cmn_init_done, 0);
  2939. qdf_flush_work(&soc->htt_stats.work);
  2940. qdf_disable_work(&soc->htt_stats.work);
  2941. /* Free pending htt stats messages */
  2942. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2943. dp_reo_cmdlist_destroy(soc);
  2944. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2945. if (soc->pdev_list[i])
  2946. dp_pdev_detach_wifi3(
  2947. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2948. }
  2949. dp_peer_find_detach(soc);
  2950. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2951. * SW descriptors
  2952. */
  2953. /* Free the ring memories */
  2954. /* Common rings */
  2955. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2956. dp_tx_soc_detach(soc);
  2957. /* Tx data rings */
  2958. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2959. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2960. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2961. TCL_DATA, i);
  2962. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2963. WBM2SW_RELEASE, i);
  2964. }
  2965. }
  2966. /* TCL command and status rings */
  2967. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2968. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2969. /* Rx data rings */
  2970. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2971. soc->num_reo_dest_rings =
  2972. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2973. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2974. /* TODO: Get number of rings and ring sizes
  2975. * from wlan_cfg
  2976. */
  2977. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2978. REO_DST, i);
  2979. }
  2980. }
  2981. /* REO reinjection ring */
  2982. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2983. /* Rx release ring */
  2984. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2985. /* Rx exception ring */
  2986. /* TODO: Better to store ring_type and ring_num in
  2987. * dp_srng during setup
  2988. */
  2989. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2990. /* REO command and status rings */
  2991. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2992. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2993. dp_hw_link_desc_pool_cleanup(soc);
  2994. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2995. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2996. htt_soc_detach(soc->htt_handle);
  2997. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  2998. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2999. dp_reo_desc_freelist_destroy(soc);
  3000. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3001. dp_soc_wds_detach(soc);
  3002. qdf_spinlock_destroy(&soc->ast_lock);
  3003. qdf_mem_free(soc);
  3004. }
  3005. #if !defined(DISABLE_MON_CONFIG)
  3006. /**
  3007. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3008. * @soc: soc handle
  3009. * @pdev: physical device handle
  3010. * @mac_id: ring number
  3011. * @mac_for_pdev: mac_id
  3012. *
  3013. * Return: non-zero for failure, zero for success
  3014. */
  3015. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3016. struct dp_pdev *pdev,
  3017. int mac_id,
  3018. int mac_for_pdev)
  3019. {
  3020. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3021. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3022. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3023. pdev->rxdma_mon_buf_ring[mac_id]
  3024. .hal_srng,
  3025. RXDMA_MONITOR_BUF);
  3026. if (status != QDF_STATUS_SUCCESS) {
  3027. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3028. return status;
  3029. }
  3030. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3031. pdev->rxdma_mon_dst_ring[mac_id]
  3032. .hal_srng,
  3033. RXDMA_MONITOR_DST);
  3034. if (status != QDF_STATUS_SUCCESS) {
  3035. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3036. return status;
  3037. }
  3038. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3039. pdev->rxdma_mon_status_ring[mac_id]
  3040. .hal_srng,
  3041. RXDMA_MONITOR_STATUS);
  3042. if (status != QDF_STATUS_SUCCESS) {
  3043. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3044. return status;
  3045. }
  3046. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3047. pdev->rxdma_mon_desc_ring[mac_id]
  3048. .hal_srng,
  3049. RXDMA_MONITOR_DESC);
  3050. if (status != QDF_STATUS_SUCCESS) {
  3051. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3052. return status;
  3053. }
  3054. } else {
  3055. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3056. pdev->rxdma_mon_status_ring[mac_id]
  3057. .hal_srng,
  3058. RXDMA_MONITOR_STATUS);
  3059. if (status != QDF_STATUS_SUCCESS) {
  3060. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3061. return status;
  3062. }
  3063. }
  3064. return status;
  3065. }
  3066. #else
  3067. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3068. struct dp_pdev *pdev,
  3069. int mac_id,
  3070. int mac_for_pdev)
  3071. {
  3072. return QDF_STATUS_SUCCESS;
  3073. }
  3074. #endif
  3075. /*
  3076. * dp_rxdma_ring_config() - configure the RX DMA rings
  3077. *
  3078. * This function is used to configure the MAC rings.
  3079. * On MCL host provides buffers in Host2FW ring
  3080. * FW refills (copies) buffers to the ring and updates
  3081. * ring_idx in register
  3082. *
  3083. * @soc: data path SoC handle
  3084. *
  3085. * Return: zero on success, non-zero on failure
  3086. */
  3087. #ifdef QCA_HOST2FW_RXBUF_RING
  3088. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3089. {
  3090. int i;
  3091. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3092. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3093. struct dp_pdev *pdev = soc->pdev_list[i];
  3094. if (pdev) {
  3095. int mac_id;
  3096. bool dbs_enable = 0;
  3097. int max_mac_rings =
  3098. wlan_cfg_get_num_mac_rings
  3099. (pdev->wlan_cfg_ctx);
  3100. htt_srng_setup(soc->htt_handle, 0,
  3101. pdev->rx_refill_buf_ring.hal_srng,
  3102. RXDMA_BUF);
  3103. if (pdev->rx_refill_buf_ring2.hal_srng)
  3104. htt_srng_setup(soc->htt_handle, 0,
  3105. pdev->rx_refill_buf_ring2.hal_srng,
  3106. RXDMA_BUF);
  3107. if (soc->cdp_soc.ol_ops->
  3108. is_hw_dbs_2x2_capable) {
  3109. dbs_enable = soc->cdp_soc.ol_ops->
  3110. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3111. }
  3112. if (dbs_enable) {
  3113. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3114. QDF_TRACE_LEVEL_ERROR,
  3115. FL("DBS enabled max_mac_rings %d"),
  3116. max_mac_rings);
  3117. } else {
  3118. max_mac_rings = 1;
  3119. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3120. QDF_TRACE_LEVEL_ERROR,
  3121. FL("DBS disabled, max_mac_rings %d"),
  3122. max_mac_rings);
  3123. }
  3124. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3125. FL("pdev_id %d max_mac_rings %d"),
  3126. pdev->pdev_id, max_mac_rings);
  3127. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3128. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3129. mac_id, pdev->pdev_id);
  3130. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3131. QDF_TRACE_LEVEL_ERROR,
  3132. FL("mac_id %d"), mac_for_pdev);
  3133. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3134. pdev->rx_mac_buf_ring[mac_id]
  3135. .hal_srng,
  3136. RXDMA_BUF);
  3137. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3138. pdev->rxdma_err_dst_ring[mac_id]
  3139. .hal_srng,
  3140. RXDMA_DST);
  3141. /* Configure monitor mode rings */
  3142. status = dp_mon_htt_srng_setup(soc, pdev,
  3143. mac_id,
  3144. mac_for_pdev);
  3145. if (status != QDF_STATUS_SUCCESS) {
  3146. dp_err("Failed to send htt monitor messages to target");
  3147. return status;
  3148. }
  3149. }
  3150. }
  3151. }
  3152. /*
  3153. * Timer to reap rxdma status rings.
  3154. * Needed until we enable ppdu end interrupts
  3155. */
  3156. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3157. dp_service_mon_rings, (void *)soc,
  3158. QDF_TIMER_TYPE_WAKE_APPS);
  3159. soc->reap_timer_init = 1;
  3160. return status;
  3161. }
  3162. #else
  3163. /* This is only for WIN */
  3164. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3165. {
  3166. int i;
  3167. int mac_id;
  3168. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3169. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3170. struct dp_pdev *pdev = soc->pdev_list[i];
  3171. if (pdev == NULL)
  3172. continue;
  3173. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3174. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3175. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3176. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3177. #ifndef DISABLE_MON_CONFIG
  3178. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3179. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3180. RXDMA_MONITOR_BUF);
  3181. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3182. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3183. RXDMA_MONITOR_DST);
  3184. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3185. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3186. RXDMA_MONITOR_STATUS);
  3187. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3188. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3189. RXDMA_MONITOR_DESC);
  3190. #endif
  3191. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3192. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3193. RXDMA_DST);
  3194. }
  3195. }
  3196. return status;
  3197. }
  3198. #endif
  3199. /*
  3200. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3201. * @cdp_soc: Opaque Datapath SOC handle
  3202. *
  3203. * Return: zero on success, non-zero on failure
  3204. */
  3205. static QDF_STATUS
  3206. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3207. {
  3208. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3209. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3210. htt_soc_attach_target(soc->htt_handle);
  3211. status = dp_rxdma_ring_config(soc);
  3212. if (status != QDF_STATUS_SUCCESS) {
  3213. dp_err("Failed to send htt srng setup messages to target");
  3214. return status;
  3215. }
  3216. DP_STATS_INIT(soc);
  3217. /* initialize work queue for stats processing */
  3218. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3219. return QDF_STATUS_SUCCESS;
  3220. }
  3221. /*
  3222. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3223. * @txrx_soc: Datapath SOC handle
  3224. */
  3225. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3226. {
  3227. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3228. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3229. }
  3230. /*
  3231. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3232. * @txrx_soc: Datapath SOC handle
  3233. * @nss_cfg: nss config
  3234. */
  3235. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3236. {
  3237. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3238. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3239. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3240. /*
  3241. * TODO: masked out based on the per offloaded radio
  3242. */
  3243. switch (config) {
  3244. case dp_nss_cfg_default:
  3245. break;
  3246. case dp_nss_cfg_dbdc:
  3247. case dp_nss_cfg_dbtc:
  3248. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3249. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3250. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3251. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3252. break;
  3253. default:
  3254. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3255. "Invalid offload config %d", config);
  3256. }
  3257. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3258. FL("nss-wifi<0> nss config is enabled"));
  3259. }
  3260. /*
  3261. * dp_vdev_attach_wifi3() - attach txrx vdev
  3262. * @txrx_pdev: Datapath PDEV handle
  3263. * @vdev_mac_addr: MAC address of the virtual interface
  3264. * @vdev_id: VDEV Id
  3265. * @wlan_op_mode: VDEV operating mode
  3266. *
  3267. * Return: DP VDEV handle on success, NULL on failure
  3268. */
  3269. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3270. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3271. {
  3272. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3273. struct dp_soc *soc = pdev->soc;
  3274. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3275. if (!vdev) {
  3276. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3277. FL("DP VDEV memory allocation failed"));
  3278. goto fail0;
  3279. }
  3280. vdev->pdev = pdev;
  3281. vdev->vdev_id = vdev_id;
  3282. vdev->opmode = op_mode;
  3283. vdev->osdev = soc->osdev;
  3284. vdev->osif_rx = NULL;
  3285. vdev->osif_rsim_rx_decap = NULL;
  3286. vdev->osif_get_key = NULL;
  3287. vdev->osif_rx_mon = NULL;
  3288. vdev->osif_tx_free_ext = NULL;
  3289. vdev->osif_vdev = NULL;
  3290. vdev->delete.pending = 0;
  3291. vdev->safemode = 0;
  3292. vdev->drop_unenc = 1;
  3293. vdev->sec_type = cdp_sec_type_none;
  3294. #ifdef notyet
  3295. vdev->filters_num = 0;
  3296. #endif
  3297. qdf_mem_copy(
  3298. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3299. /* TODO: Initialize default HTT meta data that will be used in
  3300. * TCL descriptors for packets transmitted from this VDEV
  3301. */
  3302. TAILQ_INIT(&vdev->peer_list);
  3303. if (wlan_op_mode_monitor == vdev->opmode)
  3304. return (struct cdp_vdev *)vdev;
  3305. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3306. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3307. vdev->dscp_tid_map_id = 0;
  3308. vdev->mcast_enhancement_en = 0;
  3309. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3310. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3311. /* add this vdev into the pdev's list */
  3312. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3313. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3314. pdev->vdev_count++;
  3315. dp_tx_vdev_attach(vdev);
  3316. if ((soc->intr_mode == DP_INTR_POLL) &&
  3317. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3318. if (pdev->vdev_count == 1)
  3319. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3320. }
  3321. if (pdev->vdev_count == 1)
  3322. dp_lro_hash_setup(soc, pdev);
  3323. /* LRO */
  3324. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3325. wlan_op_mode_sta == vdev->opmode)
  3326. vdev->lro_enable = true;
  3327. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3328. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3329. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3330. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3331. DP_STATS_INIT(vdev);
  3332. if (wlan_op_mode_sta == vdev->opmode)
  3333. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3334. vdev->mac_addr.raw,
  3335. NULL);
  3336. return (struct cdp_vdev *)vdev;
  3337. fail0:
  3338. return NULL;
  3339. }
  3340. /**
  3341. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3342. * @vdev: Datapath VDEV handle
  3343. * @osif_vdev: OSIF vdev handle
  3344. * @ctrl_vdev: UMAC vdev handle
  3345. * @txrx_ops: Tx and Rx operations
  3346. *
  3347. * Return: DP VDEV handle on success, NULL on failure
  3348. */
  3349. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3350. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3351. struct ol_txrx_ops *txrx_ops)
  3352. {
  3353. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3354. vdev->osif_vdev = osif_vdev;
  3355. vdev->ctrl_vdev = ctrl_vdev;
  3356. vdev->osif_rx = txrx_ops->rx.rx;
  3357. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3358. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3359. vdev->osif_get_key = txrx_ops->get_key;
  3360. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3361. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3362. #ifdef notyet
  3363. #if ATH_SUPPORT_WAPI
  3364. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3365. #endif
  3366. #endif
  3367. #ifdef UMAC_SUPPORT_PROXY_ARP
  3368. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3369. #endif
  3370. vdev->me_convert = txrx_ops->me_convert;
  3371. /* TODO: Enable the following once Tx code is integrated */
  3372. if (vdev->mesh_vdev)
  3373. txrx_ops->tx.tx = dp_tx_send_mesh;
  3374. else
  3375. txrx_ops->tx.tx = dp_tx_send;
  3376. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3377. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3378. "DP Vdev Register success");
  3379. }
  3380. /**
  3381. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3382. * @vdev: Datapath VDEV handle
  3383. *
  3384. * Return: void
  3385. */
  3386. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3387. {
  3388. struct dp_pdev *pdev = vdev->pdev;
  3389. struct dp_soc *soc = pdev->soc;
  3390. struct dp_peer *peer;
  3391. uint16_t *peer_ids;
  3392. uint8_t i = 0, j = 0;
  3393. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3394. if (!peer_ids) {
  3395. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3396. "DP alloc failure - unable to flush peers");
  3397. return;
  3398. }
  3399. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3400. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3401. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3402. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3403. if (j < soc->max_peers)
  3404. peer_ids[j++] = peer->peer_ids[i];
  3405. }
  3406. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3407. for (i = 0; i < j ; i++)
  3408. dp_rx_peer_unmap_handler(soc, peer_ids[i], vdev->vdev_id,
  3409. NULL, 0);
  3410. qdf_mem_free(peer_ids);
  3411. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3412. FL("Flushed peers for vdev object %pK "), vdev);
  3413. }
  3414. /*
  3415. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3416. * @txrx_vdev: Datapath VDEV handle
  3417. * @callback: Callback OL_IF on completion of detach
  3418. * @cb_context: Callback context
  3419. *
  3420. */
  3421. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3422. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3423. {
  3424. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3425. struct dp_pdev *pdev = vdev->pdev;
  3426. struct dp_soc *soc = pdev->soc;
  3427. struct dp_neighbour_peer *peer = NULL;
  3428. /* preconditions */
  3429. qdf_assert(vdev);
  3430. if (wlan_op_mode_monitor == vdev->opmode)
  3431. goto free_vdev;
  3432. if (wlan_op_mode_sta == vdev->opmode)
  3433. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3434. /*
  3435. * If Target is hung, flush all peers before detaching vdev
  3436. * this will free all references held due to missing
  3437. * unmap commands from Target
  3438. */
  3439. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3440. dp_vdev_flush_peers(vdev);
  3441. /*
  3442. * Use peer_ref_mutex while accessing peer_list, in case
  3443. * a peer is in the process of being removed from the list.
  3444. */
  3445. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3446. /* check that the vdev has no peers allocated */
  3447. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3448. /* debug print - will be removed later */
  3449. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3450. FL("not deleting vdev object %pK (%pM)"
  3451. "until deletion finishes for all its peers"),
  3452. vdev, vdev->mac_addr.raw);
  3453. /* indicate that the vdev needs to be deleted */
  3454. vdev->delete.pending = 1;
  3455. vdev->delete.callback = callback;
  3456. vdev->delete.context = cb_context;
  3457. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3458. return;
  3459. }
  3460. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3461. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3462. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3463. neighbour_peer_list_elem) {
  3464. QDF_ASSERT(peer->vdev != vdev);
  3465. }
  3466. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3467. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3468. dp_tx_vdev_detach(vdev);
  3469. /* remove the vdev from its parent pdev's list */
  3470. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3471. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3472. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3473. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3474. free_vdev:
  3475. qdf_mem_free(vdev);
  3476. if (callback)
  3477. callback(cb_context);
  3478. }
  3479. /*
  3480. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3481. * @soc - datapath soc handle
  3482. * @peer - datapath peer handle
  3483. *
  3484. * Delete the AST entries belonging to a peer
  3485. */
  3486. #ifdef FEATURE_AST
  3487. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3488. struct dp_peer *peer)
  3489. {
  3490. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3491. qdf_spin_lock_bh(&soc->ast_lock);
  3492. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3493. dp_peer_del_ast(soc, ast_entry);
  3494. peer->self_ast_entry = NULL;
  3495. TAILQ_INIT(&peer->ast_entry_list);
  3496. qdf_spin_unlock_bh(&soc->ast_lock);
  3497. }
  3498. #else
  3499. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3500. struct dp_peer *peer)
  3501. {
  3502. }
  3503. #endif
  3504. #if ATH_SUPPORT_WRAP
  3505. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3506. uint8_t *peer_mac_addr)
  3507. {
  3508. struct dp_peer *peer;
  3509. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3510. 0, vdev->vdev_id);
  3511. if (!peer)
  3512. return NULL;
  3513. if (peer->bss_peer)
  3514. return peer;
  3515. dp_peer_unref_delete(peer);
  3516. return NULL;
  3517. }
  3518. #else
  3519. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3520. uint8_t *peer_mac_addr)
  3521. {
  3522. struct dp_peer *peer;
  3523. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3524. 0, vdev->vdev_id);
  3525. if (!peer)
  3526. return NULL;
  3527. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3528. return peer;
  3529. dp_peer_unref_delete(peer);
  3530. return NULL;
  3531. }
  3532. #endif
  3533. #if defined(FEATURE_AST) && !defined(AST_HKV1_WORKAROUND)
  3534. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3535. uint8_t *peer_mac_addr)
  3536. {
  3537. struct dp_ast_entry *ast_entry;
  3538. qdf_spin_lock_bh(&soc->ast_lock);
  3539. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3540. if (ast_entry && ast_entry->next_hop)
  3541. dp_peer_del_ast(soc, ast_entry);
  3542. qdf_spin_unlock_bh(&soc->ast_lock);
  3543. }
  3544. #else
  3545. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3546. uint8_t *peer_mac_addr)
  3547. {
  3548. }
  3549. #endif
  3550. /*
  3551. * dp_peer_create_wifi3() - attach txrx peer
  3552. * @txrx_vdev: Datapath VDEV handle
  3553. * @peer_mac_addr: Peer MAC address
  3554. *
  3555. * Return: DP peeer handle on success, NULL on failure
  3556. */
  3557. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3558. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3559. {
  3560. struct dp_peer *peer;
  3561. int i;
  3562. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3563. struct dp_pdev *pdev;
  3564. struct dp_soc *soc;
  3565. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3566. /* preconditions */
  3567. qdf_assert(vdev);
  3568. qdf_assert(peer_mac_addr);
  3569. pdev = vdev->pdev;
  3570. soc = pdev->soc;
  3571. /*
  3572. * If a peer entry with given MAC address already exists,
  3573. * reuse the peer and reset the state of peer.
  3574. */
  3575. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3576. if (peer) {
  3577. qdf_atomic_init(&peer->is_default_route_set);
  3578. dp_peer_cleanup(vdev, peer);
  3579. peer->delete_in_progress = false;
  3580. dp_peer_delete_ast_entries(soc, peer);
  3581. if ((vdev->opmode == wlan_op_mode_sta) &&
  3582. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3583. DP_MAC_ADDR_LEN)) {
  3584. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3585. }
  3586. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3587. /*
  3588. * Control path maintains a node count which is incremented
  3589. * for every new peer create command. Since new peer is not being
  3590. * created and earlier reference is reused here,
  3591. * peer_unref_delete event is sent to control path to
  3592. * increment the count back.
  3593. */
  3594. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3595. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3596. vdev->vdev_id, peer->mac_addr.raw);
  3597. }
  3598. peer->ctrl_peer = ctrl_peer;
  3599. dp_local_peer_id_alloc(pdev, peer);
  3600. DP_STATS_INIT(peer);
  3601. return (void *)peer;
  3602. } else {
  3603. /*
  3604. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3605. * need to remove the AST entry which was earlier added as a WDS
  3606. * entry.
  3607. * If an AST entry exists, but no peer entry exists with a given
  3608. * MAC addresses, we could deduce it as a WDS entry
  3609. */
  3610. dp_peer_ast_handle_roam_del(soc, peer_mac_addr);
  3611. }
  3612. #ifdef notyet
  3613. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3614. soc->mempool_ol_ath_peer);
  3615. #else
  3616. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3617. #endif
  3618. if (!peer)
  3619. return NULL; /* failure */
  3620. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3621. TAILQ_INIT(&peer->ast_entry_list);
  3622. /* store provided params */
  3623. peer->vdev = vdev;
  3624. peer->ctrl_peer = ctrl_peer;
  3625. if ((vdev->opmode == wlan_op_mode_sta) &&
  3626. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3627. DP_MAC_ADDR_LEN)) {
  3628. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3629. }
  3630. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3631. qdf_spinlock_create(&peer->peer_info_lock);
  3632. qdf_mem_copy(
  3633. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3634. /* TODO: See of rx_opt_proc is really required */
  3635. peer->rx_opt_proc = soc->rx_opt_proc;
  3636. /* initialize the peer_id */
  3637. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3638. peer->peer_ids[i] = HTT_INVALID_PEER;
  3639. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3640. qdf_atomic_init(&peer->ref_cnt);
  3641. /* keep one reference for attach */
  3642. qdf_atomic_inc(&peer->ref_cnt);
  3643. /* add this peer into the vdev's list */
  3644. if (wlan_op_mode_sta == vdev->opmode)
  3645. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3646. else
  3647. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3648. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3649. /* TODO: See if hash based search is required */
  3650. dp_peer_find_hash_add(soc, peer);
  3651. /* Initialize the peer state */
  3652. peer->state = OL_TXRX_PEER_STATE_DISC;
  3653. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3654. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3655. vdev, peer, peer->mac_addr.raw,
  3656. qdf_atomic_read(&peer->ref_cnt));
  3657. /*
  3658. * For every peer MAp message search and set if bss_peer
  3659. */
  3660. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3661. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3662. "vdev bss_peer!!!!");
  3663. peer->bss_peer = 1;
  3664. vdev->vap_bss_peer = peer;
  3665. }
  3666. for (i = 0; i < DP_MAX_TIDS; i++)
  3667. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  3668. dp_local_peer_id_alloc(pdev, peer);
  3669. DP_STATS_INIT(peer);
  3670. return (void *)peer;
  3671. }
  3672. /*
  3673. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  3674. * @vdev: Datapath VDEV handle
  3675. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3676. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3677. *
  3678. * Return: None
  3679. */
  3680. static
  3681. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  3682. enum cdp_host_reo_dest_ring *reo_dest,
  3683. bool *hash_based)
  3684. {
  3685. struct dp_soc *soc;
  3686. struct dp_pdev *pdev;
  3687. pdev = vdev->pdev;
  3688. soc = pdev->soc;
  3689. /*
  3690. * hash based steering is disabled for Radios which are offloaded
  3691. * to NSS
  3692. */
  3693. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3694. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3695. /*
  3696. * Below line of code will ensure the proper reo_dest ring is chosen
  3697. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3698. */
  3699. *reo_dest = pdev->reo_dest;
  3700. }
  3701. #ifdef IPA_OFFLOAD
  3702. /*
  3703. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  3704. * @vdev: Datapath VDEV handle
  3705. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3706. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3707. *
  3708. * If IPA is enabled in ini, for SAP mode, disable hash based
  3709. * steering, use default reo_dst ring for RX. Use config values for other modes.
  3710. * Return: None
  3711. */
  3712. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  3713. enum cdp_host_reo_dest_ring *reo_dest,
  3714. bool *hash_based)
  3715. {
  3716. struct dp_soc *soc;
  3717. struct dp_pdev *pdev;
  3718. pdev = vdev->pdev;
  3719. soc = pdev->soc;
  3720. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  3721. /*
  3722. * If IPA is enabled, disable hash-based flow steering and set
  3723. * reo_dest_ring_4 as the REO ring to receive packets on.
  3724. * IPA is configured to reap reo_dest_ring_4.
  3725. *
  3726. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  3727. * value enum value is from 1 - 4.
  3728. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  3729. */
  3730. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  3731. if (vdev->opmode == wlan_op_mode_ap) {
  3732. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  3733. *hash_based = 0;
  3734. }
  3735. }
  3736. }
  3737. #else
  3738. /*
  3739. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  3740. * @vdev: Datapath VDEV handle
  3741. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3742. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3743. *
  3744. * Use system config values for hash based steering.
  3745. * Return: None
  3746. */
  3747. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  3748. enum cdp_host_reo_dest_ring *reo_dest,
  3749. bool *hash_based)
  3750. {
  3751. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  3752. }
  3753. #endif /* IPA_OFFLOAD */
  3754. /*
  3755. * dp_peer_setup_wifi3() - initialize the peer
  3756. * @vdev_hdl: virtual device object
  3757. * @peer: Peer object
  3758. *
  3759. * Return: void
  3760. */
  3761. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3762. {
  3763. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3764. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3765. struct dp_pdev *pdev;
  3766. struct dp_soc *soc;
  3767. bool hash_based = 0;
  3768. enum cdp_host_reo_dest_ring reo_dest;
  3769. /* preconditions */
  3770. qdf_assert(vdev);
  3771. qdf_assert(peer);
  3772. pdev = vdev->pdev;
  3773. soc = pdev->soc;
  3774. peer->last_assoc_rcvd = 0;
  3775. peer->last_disassoc_rcvd = 0;
  3776. peer->last_deauth_rcvd = 0;
  3777. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  3778. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  3779. pdev->pdev_id, vdev->vdev_id,
  3780. vdev->opmode, hash_based, reo_dest);
  3781. /*
  3782. * There are corner cases where the AD1 = AD2 = "VAPs address"
  3783. * i.e both the devices have same MAC address. In these
  3784. * cases we want such pkts to be processed in NULL Q handler
  3785. * which is REO2TCL ring. for this reason we should
  3786. * not setup reo_queues and default route for bss_peer.
  3787. */
  3788. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  3789. return;
  3790. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3791. /* TODO: Check the destination ring number to be passed to FW */
  3792. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3793. pdev->ctrl_pdev, peer->mac_addr.raw,
  3794. peer->vdev->vdev_id, hash_based, reo_dest);
  3795. }
  3796. qdf_atomic_set(&peer->is_default_route_set, 1);
  3797. dp_peer_rx_init(pdev, peer);
  3798. return;
  3799. }
  3800. /*
  3801. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3802. * @vdev_handle: virtual device object
  3803. * @htt_pkt_type: type of pkt
  3804. *
  3805. * Return: void
  3806. */
  3807. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3808. enum htt_cmn_pkt_type val)
  3809. {
  3810. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3811. vdev->tx_encap_type = val;
  3812. }
  3813. /*
  3814. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3815. * @vdev_handle: virtual device object
  3816. * @htt_pkt_type: type of pkt
  3817. *
  3818. * Return: void
  3819. */
  3820. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3821. enum htt_cmn_pkt_type val)
  3822. {
  3823. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3824. vdev->rx_decap_type = val;
  3825. }
  3826. /*
  3827. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  3828. * @txrx_soc: cdp soc handle
  3829. * @ac: Access category
  3830. * @value: timeout value in millisec
  3831. *
  3832. * Return: void
  3833. */
  3834. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3835. uint8_t ac, uint32_t value)
  3836. {
  3837. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3838. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  3839. }
  3840. /*
  3841. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  3842. * @txrx_soc: cdp soc handle
  3843. * @ac: access category
  3844. * @value: timeout value in millisec
  3845. *
  3846. * Return: void
  3847. */
  3848. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3849. uint8_t ac, uint32_t *value)
  3850. {
  3851. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3852. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  3853. }
  3854. /*
  3855. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3856. * @pdev_handle: physical device object
  3857. * @val: reo destination ring index (1 - 4)
  3858. *
  3859. * Return: void
  3860. */
  3861. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3862. enum cdp_host_reo_dest_ring val)
  3863. {
  3864. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3865. if (pdev)
  3866. pdev->reo_dest = val;
  3867. }
  3868. /*
  3869. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3870. * @pdev_handle: physical device object
  3871. *
  3872. * Return: reo destination ring index
  3873. */
  3874. static enum cdp_host_reo_dest_ring
  3875. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3876. {
  3877. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3878. if (pdev)
  3879. return pdev->reo_dest;
  3880. else
  3881. return cdp_host_reo_dest_ring_unknown;
  3882. }
  3883. /*
  3884. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3885. * @pdev_handle: device object
  3886. * @val: value to be set
  3887. *
  3888. * Return: void
  3889. */
  3890. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3891. uint32_t val)
  3892. {
  3893. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3894. /* Enable/Disable smart mesh filtering. This flag will be checked
  3895. * during rx processing to check if packets are from NAC clients.
  3896. */
  3897. pdev->filter_neighbour_peers = val;
  3898. return 0;
  3899. }
  3900. /*
  3901. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3902. * address for smart mesh filtering
  3903. * @vdev_handle: virtual device object
  3904. * @cmd: Add/Del command
  3905. * @macaddr: nac client mac address
  3906. *
  3907. * Return: void
  3908. */
  3909. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  3910. uint32_t cmd, uint8_t *macaddr)
  3911. {
  3912. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3913. struct dp_pdev *pdev = vdev->pdev;
  3914. struct dp_neighbour_peer *peer = NULL;
  3915. if (!macaddr)
  3916. goto fail0;
  3917. /* Store address of NAC (neighbour peer) which will be checked
  3918. * against TA of received packets.
  3919. */
  3920. if (cmd == DP_NAC_PARAM_ADD) {
  3921. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3922. sizeof(*peer));
  3923. if (!peer) {
  3924. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3925. FL("DP neighbour peer node memory allocation failed"));
  3926. goto fail0;
  3927. }
  3928. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3929. macaddr, DP_MAC_ADDR_LEN);
  3930. peer->vdev = vdev;
  3931. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3932. /* add this neighbour peer into the list */
  3933. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3934. neighbour_peer_list_elem);
  3935. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3936. /* first neighbour */
  3937. if (!pdev->neighbour_peers_added) {
  3938. pdev->neighbour_peers_added = true;
  3939. dp_ppdu_ring_cfg(pdev);
  3940. }
  3941. return 1;
  3942. } else if (cmd == DP_NAC_PARAM_DEL) {
  3943. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3944. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3945. neighbour_peer_list_elem) {
  3946. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3947. macaddr, DP_MAC_ADDR_LEN)) {
  3948. /* delete this peer from the list */
  3949. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3950. peer, neighbour_peer_list_elem);
  3951. qdf_mem_free(peer);
  3952. break;
  3953. }
  3954. }
  3955. /* last neighbour deleted */
  3956. if (TAILQ_EMPTY(&pdev->neighbour_peers_list))
  3957. pdev->neighbour_peers_added = false;
  3958. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3959. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  3960. !pdev->enhanced_stats_en)
  3961. dp_ppdu_ring_reset(pdev);
  3962. return 1;
  3963. }
  3964. fail0:
  3965. return 0;
  3966. }
  3967. /*
  3968. * dp_get_sec_type() - Get the security type
  3969. * @peer: Datapath peer handle
  3970. * @sec_idx: Security id (mcast, ucast)
  3971. *
  3972. * return sec_type: Security type
  3973. */
  3974. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3975. {
  3976. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3977. return dpeer->security[sec_idx].sec_type;
  3978. }
  3979. /*
  3980. * dp_peer_authorize() - authorize txrx peer
  3981. * @peer_handle: Datapath peer handle
  3982. * @authorize
  3983. *
  3984. */
  3985. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3986. {
  3987. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3988. struct dp_soc *soc;
  3989. if (peer != NULL) {
  3990. soc = peer->vdev->pdev->soc;
  3991. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3992. peer->authorize = authorize ? 1 : 0;
  3993. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3994. }
  3995. }
  3996. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  3997. struct dp_pdev *pdev,
  3998. struct dp_peer *peer,
  3999. uint32_t vdev_id)
  4000. {
  4001. struct dp_vdev *vdev = NULL;
  4002. struct dp_peer *bss_peer = NULL;
  4003. uint8_t *m_addr = NULL;
  4004. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4005. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4006. if (vdev->vdev_id == vdev_id)
  4007. break;
  4008. }
  4009. if (!vdev) {
  4010. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4011. "vdev is NULL");
  4012. } else {
  4013. if (vdev->vap_bss_peer == peer)
  4014. vdev->vap_bss_peer = NULL;
  4015. m_addr = peer->mac_addr.raw;
  4016. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4017. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4018. vdev_id, m_addr);
  4019. if (vdev && vdev->vap_bss_peer) {
  4020. bss_peer = vdev->vap_bss_peer;
  4021. DP_UPDATE_STATS(vdev, peer);
  4022. }
  4023. }
  4024. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4025. qdf_mem_free(peer);
  4026. }
  4027. /**
  4028. * dp_delete_pending_vdev() - check and process vdev delete
  4029. * @pdev: DP specific pdev pointer
  4030. * @vdev: DP specific vdev pointer
  4031. * @vdev_id: vdev id corresponding to vdev
  4032. *
  4033. * This API does following:
  4034. * 1) It releases tx flow pools buffers as vdev is
  4035. * going down and no peers are associated.
  4036. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4037. */
  4038. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4039. uint8_t vdev_id)
  4040. {
  4041. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4042. void *vdev_delete_context = NULL;
  4043. vdev_delete_cb = vdev->delete.callback;
  4044. vdev_delete_context = vdev->delete.context;
  4045. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4046. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4047. vdev, vdev->mac_addr.raw);
  4048. /* all peers are gone, go ahead and delete it */
  4049. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4050. FLOW_TYPE_VDEV, vdev_id);
  4051. dp_tx_vdev_detach(vdev);
  4052. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4053. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4054. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4055. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4056. FL("deleting vdev object %pK (%pM)"),
  4057. vdev, vdev->mac_addr.raw);
  4058. qdf_mem_free(vdev);
  4059. vdev = NULL;
  4060. if (vdev_delete_cb)
  4061. vdev_delete_cb(vdev_delete_context);
  4062. }
  4063. /*
  4064. * dp_peer_unref_delete() - unref and delete peer
  4065. * @peer_handle: Datapath peer handle
  4066. *
  4067. */
  4068. void dp_peer_unref_delete(void *peer_handle)
  4069. {
  4070. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4071. struct dp_vdev *vdev = peer->vdev;
  4072. struct dp_pdev *pdev = vdev->pdev;
  4073. struct dp_soc *soc = pdev->soc;
  4074. struct dp_peer *tmppeer;
  4075. int found = 0;
  4076. uint16_t peer_id;
  4077. uint16_t vdev_id;
  4078. bool delete_vdev;
  4079. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4080. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  4081. peer, qdf_atomic_read(&peer->ref_cnt));
  4082. /*
  4083. * Hold the lock all the way from checking if the peer ref count
  4084. * is zero until the peer references are removed from the hash
  4085. * table and vdev list (if the peer ref count is zero).
  4086. * This protects against a new HL tx operation starting to use the
  4087. * peer object just after this function concludes it's done being used.
  4088. * Furthermore, the lock needs to be held while checking whether the
  4089. * vdev's list of peers is empty, to make sure that list is not modified
  4090. * concurrently with the empty check.
  4091. */
  4092. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4093. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4094. peer_id = peer->peer_ids[0];
  4095. vdev_id = vdev->vdev_id;
  4096. /*
  4097. * Make sure that the reference to the peer in
  4098. * peer object map is removed
  4099. */
  4100. if (peer_id != HTT_INVALID_PEER)
  4101. soc->peer_id_to_obj_map[peer_id] = NULL;
  4102. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4103. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4104. /* remove the reference to the peer from the hash table */
  4105. dp_peer_find_hash_remove(soc, peer);
  4106. qdf_spin_lock_bh(&soc->ast_lock);
  4107. if (peer->self_ast_entry) {
  4108. dp_peer_del_ast(soc, peer->self_ast_entry);
  4109. peer->self_ast_entry = NULL;
  4110. }
  4111. qdf_spin_unlock_bh(&soc->ast_lock);
  4112. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4113. if (tmppeer == peer) {
  4114. found = 1;
  4115. break;
  4116. }
  4117. }
  4118. if (found) {
  4119. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4120. peer_list_elem);
  4121. } else {
  4122. /*Ignoring the remove operation as peer not found*/
  4123. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4124. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4125. peer, vdev, &peer->vdev->peer_list);
  4126. }
  4127. /* cleanup the peer data */
  4128. dp_peer_cleanup(vdev, peer);
  4129. /* check whether the parent vdev has no peers left */
  4130. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4131. /*
  4132. * capture vdev delete pending flag's status
  4133. * while holding peer_ref_mutex lock
  4134. */
  4135. delete_vdev = vdev->delete.pending;
  4136. /*
  4137. * Now that there are no references to the peer, we can
  4138. * release the peer reference lock.
  4139. */
  4140. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4141. /*
  4142. * Check if the parent vdev was waiting for its peers
  4143. * to be deleted, in order for it to be deleted too.
  4144. */
  4145. if (delete_vdev)
  4146. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4147. } else {
  4148. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4149. }
  4150. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4151. } else {
  4152. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4153. }
  4154. }
  4155. /*
  4156. * dp_peer_detach_wifi3() – Detach txrx peer
  4157. * @peer_handle: Datapath peer handle
  4158. * @bitmap: bitmap indicating special handling of request.
  4159. *
  4160. */
  4161. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4162. {
  4163. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4164. /* redirect the peer's rx delivery function to point to a
  4165. * discard func
  4166. */
  4167. peer->rx_opt_proc = dp_rx_discard;
  4168. peer->ctrl_peer = NULL;
  4169. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4170. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4171. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4172. qdf_spinlock_destroy(&peer->peer_info_lock);
  4173. /*
  4174. * Remove the reference added during peer_attach.
  4175. * The peer will still be left allocated until the
  4176. * PEER_UNMAP message arrives to remove the other
  4177. * reference, added by the PEER_MAP message.
  4178. */
  4179. dp_peer_unref_delete(peer_handle);
  4180. }
  4181. /*
  4182. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4183. * @peer_handle: Datapath peer handle
  4184. *
  4185. */
  4186. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4187. {
  4188. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4189. return vdev->mac_addr.raw;
  4190. }
  4191. /*
  4192. * dp_vdev_set_wds() - Enable per packet stats
  4193. * @vdev_handle: DP VDEV handle
  4194. * @val: value
  4195. *
  4196. * Return: none
  4197. */
  4198. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4199. {
  4200. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4201. vdev->wds_enabled = val;
  4202. return 0;
  4203. }
  4204. /*
  4205. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4206. * @peer_handle: Datapath peer handle
  4207. *
  4208. */
  4209. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4210. uint8_t vdev_id)
  4211. {
  4212. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4213. struct dp_vdev *vdev = NULL;
  4214. if (qdf_unlikely(!pdev))
  4215. return NULL;
  4216. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4217. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4218. if (vdev->vdev_id == vdev_id)
  4219. break;
  4220. }
  4221. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4222. return (struct cdp_vdev *)vdev;
  4223. }
  4224. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4225. {
  4226. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4227. return vdev->opmode;
  4228. }
  4229. static
  4230. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4231. ol_txrx_rx_fp *stack_fn_p,
  4232. ol_osif_vdev_handle *osif_vdev_p)
  4233. {
  4234. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4235. qdf_assert(vdev);
  4236. *stack_fn_p = vdev->osif_rx_stack;
  4237. *osif_vdev_p = vdev->osif_vdev;
  4238. }
  4239. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4240. {
  4241. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4242. struct dp_pdev *pdev = vdev->pdev;
  4243. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4244. }
  4245. /**
  4246. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4247. * ring based on target
  4248. * @soc: soc handle
  4249. * @mac_for_pdev: pdev_id
  4250. * @pdev: physical device handle
  4251. * @ring_num: mac id
  4252. * @htt_tlv_filter: tlv filter
  4253. *
  4254. * Return: zero on success, non-zero on failure
  4255. */
  4256. static inline
  4257. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4258. struct dp_pdev *pdev, uint8_t ring_num,
  4259. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4260. {
  4261. QDF_STATUS status;
  4262. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4263. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4264. pdev->rxdma_mon_buf_ring[ring_num]
  4265. .hal_srng,
  4266. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4267. &htt_tlv_filter);
  4268. else
  4269. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4270. pdev->rx_mac_buf_ring[ring_num]
  4271. .hal_srng,
  4272. RXDMA_BUF, RX_BUFFER_SIZE,
  4273. &htt_tlv_filter);
  4274. return status;
  4275. }
  4276. /**
  4277. * dp_reset_monitor_mode() - Disable monitor mode
  4278. * @pdev_handle: Datapath PDEV handle
  4279. *
  4280. * Return: 0 on success, not 0 on failure
  4281. */
  4282. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4283. {
  4284. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4285. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4286. struct dp_soc *soc = pdev->soc;
  4287. uint8_t pdev_id;
  4288. int mac_id;
  4289. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4290. pdev_id = pdev->pdev_id;
  4291. soc = pdev->soc;
  4292. qdf_spin_lock_bh(&pdev->mon_lock);
  4293. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4294. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4295. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4296. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4297. pdev, mac_id,
  4298. htt_tlv_filter);
  4299. if (status != QDF_STATUS_SUCCESS) {
  4300. dp_err("Failed to send tlv filter for monitor mode rings");
  4301. return status;
  4302. }
  4303. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4304. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4305. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4306. &htt_tlv_filter);
  4307. }
  4308. pdev->monitor_vdev = NULL;
  4309. qdf_spin_unlock_bh(&pdev->mon_lock);
  4310. return QDF_STATUS_SUCCESS;
  4311. }
  4312. /**
  4313. * dp_set_nac() - set peer_nac
  4314. * @peer_handle: Datapath PEER handle
  4315. *
  4316. * Return: void
  4317. */
  4318. static void dp_set_nac(struct cdp_peer *peer_handle)
  4319. {
  4320. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4321. peer->nac = 1;
  4322. }
  4323. /**
  4324. * dp_get_tx_pending() - read pending tx
  4325. * @pdev_handle: Datapath PDEV handle
  4326. *
  4327. * Return: outstanding tx
  4328. */
  4329. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4330. {
  4331. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4332. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4333. }
  4334. /**
  4335. * dp_get_peer_mac_from_peer_id() - get peer mac
  4336. * @pdev_handle: Datapath PDEV handle
  4337. * @peer_id: Peer ID
  4338. * @peer_mac: MAC addr of PEER
  4339. *
  4340. * Return: void
  4341. */
  4342. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4343. uint32_t peer_id, uint8_t *peer_mac)
  4344. {
  4345. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4346. struct dp_peer *peer;
  4347. if (pdev && peer_mac) {
  4348. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4349. if (peer) {
  4350. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4351. DP_MAC_ADDR_LEN);
  4352. dp_peer_unref_del_find_by_id(peer);
  4353. }
  4354. }
  4355. }
  4356. /**
  4357. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4358. * @vdev_handle: Datapath VDEV handle
  4359. * @smart_monitor: Flag to denote if its smart monitor mode
  4360. *
  4361. * Return: 0 on success, not 0 on failure
  4362. */
  4363. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4364. uint8_t smart_monitor)
  4365. {
  4366. /* Many monitor VAPs can exists in a system but only one can be up at
  4367. * anytime
  4368. */
  4369. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4370. struct dp_pdev *pdev;
  4371. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4372. struct dp_soc *soc;
  4373. uint8_t pdev_id;
  4374. int mac_id;
  4375. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4376. qdf_assert(vdev);
  4377. pdev = vdev->pdev;
  4378. pdev_id = pdev->pdev_id;
  4379. soc = pdev->soc;
  4380. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4381. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4382. pdev, pdev_id, soc, vdev);
  4383. /*Check if current pdev's monitor_vdev exists */
  4384. if (pdev->monitor_vdev) {
  4385. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4386. "vdev=%pK", vdev);
  4387. qdf_assert(vdev);
  4388. }
  4389. pdev->monitor_vdev = vdev;
  4390. /* If smart monitor mode, do not configure monitor ring */
  4391. if (smart_monitor)
  4392. return QDF_STATUS_SUCCESS;
  4393. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4394. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4395. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4396. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4397. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4398. pdev->mo_data_filter);
  4399. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4400. htt_tlv_filter.mpdu_start = 1;
  4401. htt_tlv_filter.msdu_start = 1;
  4402. htt_tlv_filter.packet = 1;
  4403. htt_tlv_filter.msdu_end = 1;
  4404. htt_tlv_filter.mpdu_end = 1;
  4405. htt_tlv_filter.packet_header = 1;
  4406. htt_tlv_filter.attention = 1;
  4407. htt_tlv_filter.ppdu_start = 0;
  4408. htt_tlv_filter.ppdu_end = 0;
  4409. htt_tlv_filter.ppdu_end_user_stats = 0;
  4410. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4411. htt_tlv_filter.ppdu_end_status_done = 0;
  4412. htt_tlv_filter.header_per_msdu = 1;
  4413. htt_tlv_filter.enable_fp =
  4414. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4415. htt_tlv_filter.enable_md = 0;
  4416. htt_tlv_filter.enable_mo =
  4417. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4418. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4419. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4420. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4421. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4422. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4423. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4424. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4425. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4426. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4427. pdev, mac_id,
  4428. htt_tlv_filter);
  4429. if (status != QDF_STATUS_SUCCESS) {
  4430. dp_err("Failed to send tlv filter for monitor mode rings");
  4431. return status;
  4432. }
  4433. }
  4434. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4435. htt_tlv_filter.mpdu_start = 1;
  4436. htt_tlv_filter.msdu_start = 0;
  4437. htt_tlv_filter.packet = 0;
  4438. htt_tlv_filter.msdu_end = 0;
  4439. htt_tlv_filter.mpdu_end = 0;
  4440. htt_tlv_filter.attention = 0;
  4441. htt_tlv_filter.ppdu_start = 1;
  4442. htt_tlv_filter.ppdu_end = 1;
  4443. htt_tlv_filter.ppdu_end_user_stats = 1;
  4444. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4445. htt_tlv_filter.ppdu_end_status_done = 1;
  4446. htt_tlv_filter.enable_fp = 1;
  4447. htt_tlv_filter.enable_md = 0;
  4448. htt_tlv_filter.enable_mo = 1;
  4449. if (pdev->mcopy_mode) {
  4450. htt_tlv_filter.packet_header = 1;
  4451. }
  4452. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4453. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4454. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4455. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4456. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4457. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4458. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4459. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4460. pdev->pdev_id);
  4461. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4462. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4463. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4464. }
  4465. return QDF_STATUS_SUCCESS;
  4466. }
  4467. /**
  4468. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4469. * @pdev_handle: Datapath PDEV handle
  4470. * @filter_val: Flag to select Filter for monitor mode
  4471. * Return: 0 on success, not 0 on failure
  4472. */
  4473. static QDF_STATUS
  4474. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4475. struct cdp_monitor_filter *filter_val)
  4476. {
  4477. /* Many monitor VAPs can exists in a system but only one can be up at
  4478. * anytime
  4479. */
  4480. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4481. struct dp_vdev *vdev = pdev->monitor_vdev;
  4482. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4483. struct dp_soc *soc;
  4484. uint8_t pdev_id;
  4485. int mac_id;
  4486. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4487. pdev_id = pdev->pdev_id;
  4488. soc = pdev->soc;
  4489. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4490. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4491. pdev, pdev_id, soc, vdev);
  4492. /*Check if current pdev's monitor_vdev exists */
  4493. if (!pdev->monitor_vdev) {
  4494. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4495. "vdev=%pK", vdev);
  4496. qdf_assert(vdev);
  4497. }
  4498. /* update filter mode, type in pdev structure */
  4499. pdev->mon_filter_mode = filter_val->mode;
  4500. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4501. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4502. pdev->fp_data_filter = filter_val->fp_data;
  4503. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4504. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4505. pdev->mo_data_filter = filter_val->mo_data;
  4506. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4507. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4508. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4509. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4510. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4511. pdev->mo_data_filter);
  4512. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4513. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4514. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4515. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4516. pdev, mac_id,
  4517. htt_tlv_filter);
  4518. if (status != QDF_STATUS_SUCCESS) {
  4519. dp_err("Failed to send tlv filter for monitor mode rings");
  4520. return status;
  4521. }
  4522. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4523. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4524. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4525. }
  4526. htt_tlv_filter.mpdu_start = 1;
  4527. htt_tlv_filter.msdu_start = 1;
  4528. htt_tlv_filter.packet = 1;
  4529. htt_tlv_filter.msdu_end = 1;
  4530. htt_tlv_filter.mpdu_end = 1;
  4531. htt_tlv_filter.packet_header = 1;
  4532. htt_tlv_filter.attention = 1;
  4533. htt_tlv_filter.ppdu_start = 0;
  4534. htt_tlv_filter.ppdu_end = 0;
  4535. htt_tlv_filter.ppdu_end_user_stats = 0;
  4536. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4537. htt_tlv_filter.ppdu_end_status_done = 0;
  4538. htt_tlv_filter.header_per_msdu = 1;
  4539. htt_tlv_filter.enable_fp =
  4540. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4541. htt_tlv_filter.enable_md = 0;
  4542. htt_tlv_filter.enable_mo =
  4543. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4544. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4545. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4546. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4547. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4548. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4549. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4550. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4551. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4552. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4553. pdev, mac_id,
  4554. htt_tlv_filter);
  4555. if (status != QDF_STATUS_SUCCESS) {
  4556. dp_err("Failed to send tlv filter for monitor mode rings");
  4557. return status;
  4558. }
  4559. }
  4560. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4561. htt_tlv_filter.mpdu_start = 1;
  4562. htt_tlv_filter.msdu_start = 0;
  4563. htt_tlv_filter.packet = 0;
  4564. htt_tlv_filter.msdu_end = 0;
  4565. htt_tlv_filter.mpdu_end = 0;
  4566. htt_tlv_filter.attention = 0;
  4567. htt_tlv_filter.ppdu_start = 1;
  4568. htt_tlv_filter.ppdu_end = 1;
  4569. htt_tlv_filter.ppdu_end_user_stats = 1;
  4570. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4571. htt_tlv_filter.ppdu_end_status_done = 1;
  4572. htt_tlv_filter.enable_fp = 1;
  4573. htt_tlv_filter.enable_md = 0;
  4574. htt_tlv_filter.enable_mo = 1;
  4575. if (pdev->mcopy_mode) {
  4576. htt_tlv_filter.packet_header = 1;
  4577. }
  4578. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4579. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4580. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4581. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4582. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4583. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4584. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4585. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4586. pdev->pdev_id);
  4587. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4588. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4589. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4590. }
  4591. return QDF_STATUS_SUCCESS;
  4592. }
  4593. /**
  4594. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4595. * @pdev_handle: Datapath PDEV handle
  4596. *
  4597. * Return: pdev_id
  4598. */
  4599. static
  4600. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4601. {
  4602. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4603. return pdev->pdev_id;
  4604. }
  4605. /**
  4606. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  4607. * @pdev_handle: Datapath PDEV handle
  4608. * @chan_noise_floor: Channel Noise Floor
  4609. *
  4610. * Return: void
  4611. */
  4612. static
  4613. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  4614. int16_t chan_noise_floor)
  4615. {
  4616. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4617. pdev->chan_noise_floor = chan_noise_floor;
  4618. }
  4619. /**
  4620. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4621. * @vdev_handle: Datapath VDEV handle
  4622. * Return: true on ucast filter flag set
  4623. */
  4624. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4625. {
  4626. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4627. struct dp_pdev *pdev;
  4628. pdev = vdev->pdev;
  4629. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4630. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4631. return true;
  4632. return false;
  4633. }
  4634. /**
  4635. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4636. * @vdev_handle: Datapath VDEV handle
  4637. * Return: true on mcast filter flag set
  4638. */
  4639. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4640. {
  4641. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4642. struct dp_pdev *pdev;
  4643. pdev = vdev->pdev;
  4644. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4645. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4646. return true;
  4647. return false;
  4648. }
  4649. /**
  4650. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4651. * @vdev_handle: Datapath VDEV handle
  4652. * Return: true on non data filter flag set
  4653. */
  4654. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4655. {
  4656. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4657. struct dp_pdev *pdev;
  4658. pdev = vdev->pdev;
  4659. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4660. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4661. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4662. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4663. return true;
  4664. }
  4665. }
  4666. return false;
  4667. }
  4668. #ifdef MESH_MODE_SUPPORT
  4669. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4670. {
  4671. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4672. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4673. FL("val %d"), val);
  4674. vdev->mesh_vdev = val;
  4675. }
  4676. /*
  4677. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4678. * @vdev_hdl: virtual device object
  4679. * @val: value to be set
  4680. *
  4681. * Return: void
  4682. */
  4683. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4684. {
  4685. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4686. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4687. FL("val %d"), val);
  4688. vdev->mesh_rx_filter = val;
  4689. }
  4690. #endif
  4691. /*
  4692. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4693. * Current scope is bar received count
  4694. *
  4695. * @pdev_handle: DP_PDEV handle
  4696. *
  4697. * Return: void
  4698. */
  4699. #define STATS_PROC_TIMEOUT (HZ/1000)
  4700. static void
  4701. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4702. {
  4703. struct dp_vdev *vdev;
  4704. struct dp_peer *peer;
  4705. uint32_t waitcnt;
  4706. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4707. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4708. if (!peer) {
  4709. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4710. FL("DP Invalid Peer refernce"));
  4711. return;
  4712. }
  4713. if (peer->delete_in_progress) {
  4714. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4715. FL("DP Peer deletion in progress"));
  4716. continue;
  4717. }
  4718. qdf_atomic_inc(&peer->ref_cnt);
  4719. waitcnt = 0;
  4720. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4721. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4722. && waitcnt < 10) {
  4723. schedule_timeout_interruptible(
  4724. STATS_PROC_TIMEOUT);
  4725. waitcnt++;
  4726. }
  4727. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4728. dp_peer_unref_delete(peer);
  4729. }
  4730. }
  4731. }
  4732. /**
  4733. * dp_rx_bar_stats_cb(): BAR received stats callback
  4734. * @soc: SOC handle
  4735. * @cb_ctxt: Call back context
  4736. * @reo_status: Reo status
  4737. *
  4738. * return: void
  4739. */
  4740. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4741. union hal_reo_status *reo_status)
  4742. {
  4743. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4744. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4745. if (!qdf_atomic_read(&soc->cmn_init_done))
  4746. return;
  4747. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4748. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4749. queue_status->header.status);
  4750. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4751. return;
  4752. }
  4753. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4754. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4755. }
  4756. /**
  4757. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4758. * @vdev: DP VDEV handle
  4759. *
  4760. * return: void
  4761. */
  4762. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  4763. struct cdp_vdev_stats *vdev_stats)
  4764. {
  4765. struct dp_peer *peer = NULL;
  4766. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  4767. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4768. dp_update_vdev_stats(vdev_stats, peer);
  4769. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4770. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  4771. vdev_stats, vdev->vdev_id,
  4772. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  4773. #endif
  4774. }
  4775. /**
  4776. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4777. * @pdev: DP PDEV handle
  4778. *
  4779. * return: void
  4780. */
  4781. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4782. {
  4783. struct dp_vdev *vdev = NULL;
  4784. struct cdp_vdev_stats *vdev_stats =
  4785. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4786. if (!vdev_stats) {
  4787. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4788. "DP alloc failure - unable to get alloc vdev stats");
  4789. return;
  4790. }
  4791. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4792. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4793. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4794. if (pdev->mcopy_mode)
  4795. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  4796. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4797. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4798. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4799. dp_update_pdev_stats(pdev, vdev_stats);
  4800. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4801. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4802. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4803. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4804. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4805. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4806. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4807. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4808. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  4809. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4810. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  4811. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4812. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4813. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4814. DP_STATS_AGGR(pdev, vdev,
  4815. tx_i.mcast_en.dropped_map_error);
  4816. DP_STATS_AGGR(pdev, vdev,
  4817. tx_i.mcast_en.dropped_self_mac);
  4818. DP_STATS_AGGR(pdev, vdev,
  4819. tx_i.mcast_en.dropped_send_fail);
  4820. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4821. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4822. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4823. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4824. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  4825. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4826. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.headroom_insufficient);
  4827. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4828. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4829. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4830. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4831. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4832. pdev->stats.tx_i.dropped.dma_error +
  4833. pdev->stats.tx_i.dropped.ring_full +
  4834. pdev->stats.tx_i.dropped.enqueue_fail +
  4835. pdev->stats.tx_i.dropped.desc_na.num +
  4836. pdev->stats.tx_i.dropped.res_full;
  4837. pdev->stats.tx.last_ack_rssi =
  4838. vdev->stats.tx.last_ack_rssi;
  4839. pdev->stats.tx_i.tso.num_seg =
  4840. vdev->stats.tx_i.tso.num_seg;
  4841. }
  4842. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4843. qdf_mem_free(vdev_stats);
  4844. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4845. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  4846. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  4847. #endif
  4848. }
  4849. /**
  4850. * dp_vdev_getstats() - get vdev packet level stats
  4851. * @vdev_handle: Datapath VDEV handle
  4852. * @stats: cdp network device stats structure
  4853. *
  4854. * Return: void
  4855. */
  4856. static void dp_vdev_getstats(void *vdev_handle,
  4857. struct cdp_dev_stats *stats)
  4858. {
  4859. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4860. struct cdp_vdev_stats *vdev_stats =
  4861. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4862. if (!vdev_stats) {
  4863. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4864. "DP alloc failure - unable to get alloc vdev stats");
  4865. return;
  4866. }
  4867. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4868. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  4869. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  4870. stats->tx_errors = vdev_stats->tx.tx_failed +
  4871. vdev_stats->tx_i.dropped.dropped_pkt.num;
  4872. stats->tx_dropped = stats->tx_errors;
  4873. stats->rx_packets = vdev_stats->rx.unicast.num +
  4874. vdev_stats->rx.multicast.num +
  4875. vdev_stats->rx.bcast.num;
  4876. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  4877. vdev_stats->rx.multicast.bytes +
  4878. vdev_stats->rx.bcast.bytes;
  4879. }
  4880. /**
  4881. * dp_pdev_getstats() - get pdev packet level stats
  4882. * @pdev_handle: Datapath PDEV handle
  4883. * @stats: cdp network device stats structure
  4884. *
  4885. * Return: void
  4886. */
  4887. static void dp_pdev_getstats(void *pdev_handle,
  4888. struct cdp_dev_stats *stats)
  4889. {
  4890. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4891. dp_aggregate_pdev_stats(pdev);
  4892. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4893. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4894. stats->tx_errors = pdev->stats.tx.tx_failed +
  4895. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4896. stats->tx_dropped = stats->tx_errors;
  4897. stats->rx_packets = pdev->stats.rx.unicast.num +
  4898. pdev->stats.rx.multicast.num +
  4899. pdev->stats.rx.bcast.num;
  4900. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4901. pdev->stats.rx.multicast.bytes +
  4902. pdev->stats.rx.bcast.bytes;
  4903. }
  4904. /**
  4905. * dp_get_device_stats() - get interface level packet stats
  4906. * @handle: device handle
  4907. * @stats: cdp network device stats structure
  4908. * @type: device type pdev/vdev
  4909. *
  4910. * Return: void
  4911. */
  4912. static void dp_get_device_stats(void *handle,
  4913. struct cdp_dev_stats *stats, uint8_t type)
  4914. {
  4915. switch (type) {
  4916. case UPDATE_VDEV_STATS:
  4917. dp_vdev_getstats(handle, stats);
  4918. break;
  4919. case UPDATE_PDEV_STATS:
  4920. dp_pdev_getstats(handle, stats);
  4921. break;
  4922. default:
  4923. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4924. "apstats cannot be updated for this input "
  4925. "type %d", type);
  4926. break;
  4927. }
  4928. }
  4929. /**
  4930. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4931. * @pdev: DP_PDEV Handle
  4932. *
  4933. * Return:void
  4934. */
  4935. static inline void
  4936. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4937. {
  4938. uint8_t index = 0;
  4939. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4940. DP_PRINT_STATS("Received From Stack:");
  4941. DP_PRINT_STATS(" Packets = %d",
  4942. pdev->stats.tx_i.rcvd.num);
  4943. DP_PRINT_STATS(" Bytes = %llu",
  4944. pdev->stats.tx_i.rcvd.bytes);
  4945. DP_PRINT_STATS("Processed:");
  4946. DP_PRINT_STATS(" Packets = %d",
  4947. pdev->stats.tx_i.processed.num);
  4948. DP_PRINT_STATS(" Bytes = %llu",
  4949. pdev->stats.tx_i.processed.bytes);
  4950. DP_PRINT_STATS("Total Completions:");
  4951. DP_PRINT_STATS(" Packets = %u",
  4952. pdev->stats.tx.comp_pkt.num);
  4953. DP_PRINT_STATS(" Bytes = %llu",
  4954. pdev->stats.tx.comp_pkt.bytes);
  4955. DP_PRINT_STATS("Successful Completions:");
  4956. DP_PRINT_STATS(" Packets = %u",
  4957. pdev->stats.tx.tx_success.num);
  4958. DP_PRINT_STATS(" Bytes = %llu",
  4959. pdev->stats.tx.tx_success.bytes);
  4960. DP_PRINT_STATS("Dropped:");
  4961. DP_PRINT_STATS(" Total = %d",
  4962. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4963. DP_PRINT_STATS(" Dma_map_error = %d",
  4964. pdev->stats.tx_i.dropped.dma_error);
  4965. DP_PRINT_STATS(" Ring Full = %d",
  4966. pdev->stats.tx_i.dropped.ring_full);
  4967. DP_PRINT_STATS(" Descriptor Not available = %d",
  4968. pdev->stats.tx_i.dropped.desc_na.num);
  4969. DP_PRINT_STATS(" HW enqueue failed= %d",
  4970. pdev->stats.tx_i.dropped.enqueue_fail);
  4971. DP_PRINT_STATS(" Resources Full = %d",
  4972. pdev->stats.tx_i.dropped.res_full);
  4973. DP_PRINT_STATS(" FW removed Pkts = %u",
  4974. pdev->stats.tx.dropped.fw_rem.num);
  4975. DP_PRINT_STATS(" FW removed bytes= %llu",
  4976. pdev->stats.tx.dropped.fw_rem.bytes);
  4977. DP_PRINT_STATS(" FW removed transmitted = %d",
  4978. pdev->stats.tx.dropped.fw_rem_tx);
  4979. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4980. pdev->stats.tx.dropped.fw_rem_notx);
  4981. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4982. pdev->stats.tx.dropped.fw_reason1);
  4983. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4984. pdev->stats.tx.dropped.fw_reason2);
  4985. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4986. pdev->stats.tx.dropped.fw_reason3);
  4987. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4988. pdev->stats.tx.dropped.age_out);
  4989. DP_PRINT_STATS(" headroom insufficient = %d",
  4990. pdev->stats.tx_i.dropped.headroom_insufficient);
  4991. DP_PRINT_STATS(" Multicast:");
  4992. DP_PRINT_STATS(" Packets: %u",
  4993. pdev->stats.tx.mcast.num);
  4994. DP_PRINT_STATS(" Bytes: %llu",
  4995. pdev->stats.tx.mcast.bytes);
  4996. DP_PRINT_STATS("Scatter Gather:");
  4997. DP_PRINT_STATS(" Packets = %d",
  4998. pdev->stats.tx_i.sg.sg_pkt.num);
  4999. DP_PRINT_STATS(" Bytes = %llu",
  5000. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5001. DP_PRINT_STATS(" Dropped By Host = %d",
  5002. pdev->stats.tx_i.sg.dropped_host.num);
  5003. DP_PRINT_STATS(" Dropped By Target = %d",
  5004. pdev->stats.tx_i.sg.dropped_target);
  5005. DP_PRINT_STATS("TSO:");
  5006. DP_PRINT_STATS(" Number of Segments = %d",
  5007. pdev->stats.tx_i.tso.num_seg);
  5008. DP_PRINT_STATS(" Packets = %d",
  5009. pdev->stats.tx_i.tso.tso_pkt.num);
  5010. DP_PRINT_STATS(" Bytes = %llu",
  5011. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5012. DP_PRINT_STATS(" Dropped By Host = %d",
  5013. pdev->stats.tx_i.tso.dropped_host.num);
  5014. DP_PRINT_STATS("Mcast Enhancement:");
  5015. DP_PRINT_STATS(" Packets = %d",
  5016. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5017. DP_PRINT_STATS(" Bytes = %llu",
  5018. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5019. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5020. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5021. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5022. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5023. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5024. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5025. DP_PRINT_STATS(" Unicast sent = %d",
  5026. pdev->stats.tx_i.mcast_en.ucast);
  5027. DP_PRINT_STATS("Raw:");
  5028. DP_PRINT_STATS(" Packets = %d",
  5029. pdev->stats.tx_i.raw.raw_pkt.num);
  5030. DP_PRINT_STATS(" Bytes = %llu",
  5031. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5032. DP_PRINT_STATS(" DMA map error = %d",
  5033. pdev->stats.tx_i.raw.dma_map_error);
  5034. DP_PRINT_STATS("Reinjected:");
  5035. DP_PRINT_STATS(" Packets = %d",
  5036. pdev->stats.tx_i.reinject_pkts.num);
  5037. DP_PRINT_STATS(" Bytes = %llu\n",
  5038. pdev->stats.tx_i.reinject_pkts.bytes);
  5039. DP_PRINT_STATS("Inspected:");
  5040. DP_PRINT_STATS(" Packets = %d",
  5041. pdev->stats.tx_i.inspect_pkts.num);
  5042. DP_PRINT_STATS(" Bytes = %llu",
  5043. pdev->stats.tx_i.inspect_pkts.bytes);
  5044. DP_PRINT_STATS("Nawds Multicast:");
  5045. DP_PRINT_STATS(" Packets = %d",
  5046. pdev->stats.tx_i.nawds_mcast.num);
  5047. DP_PRINT_STATS(" Bytes = %llu",
  5048. pdev->stats.tx_i.nawds_mcast.bytes);
  5049. DP_PRINT_STATS("CCE Classified:");
  5050. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5051. pdev->stats.tx_i.cce_classified);
  5052. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5053. pdev->stats.tx_i.cce_classified_raw);
  5054. DP_PRINT_STATS("Mesh stats:");
  5055. DP_PRINT_STATS(" frames to firmware: %u",
  5056. pdev->stats.tx_i.mesh.exception_fw);
  5057. DP_PRINT_STATS(" completions from fw: %u",
  5058. pdev->stats.tx_i.mesh.completion_fw);
  5059. DP_PRINT_STATS("PPDU stats counter");
  5060. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5061. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5062. pdev->stats.ppdu_stats_counter[index]);
  5063. }
  5064. }
  5065. /**
  5066. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5067. * @pdev: DP_PDEV Handle
  5068. *
  5069. * Return: void
  5070. */
  5071. static inline void
  5072. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5073. {
  5074. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5075. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5076. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5077. pdev->stats.rx.rcvd_reo[0].num,
  5078. pdev->stats.rx.rcvd_reo[1].num,
  5079. pdev->stats.rx.rcvd_reo[2].num,
  5080. pdev->stats.rx.rcvd_reo[3].num);
  5081. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5082. pdev->stats.rx.rcvd_reo[0].bytes,
  5083. pdev->stats.rx.rcvd_reo[1].bytes,
  5084. pdev->stats.rx.rcvd_reo[2].bytes,
  5085. pdev->stats.rx.rcvd_reo[3].bytes);
  5086. DP_PRINT_STATS("Replenished:");
  5087. DP_PRINT_STATS(" Packets = %d",
  5088. pdev->stats.replenish.pkts.num);
  5089. DP_PRINT_STATS(" Bytes = %llu",
  5090. pdev->stats.replenish.pkts.bytes);
  5091. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5092. pdev->stats.buf_freelist);
  5093. DP_PRINT_STATS(" Low threshold intr = %d",
  5094. pdev->stats.replenish.low_thresh_intrs);
  5095. DP_PRINT_STATS("Dropped:");
  5096. DP_PRINT_STATS(" msdu_not_done = %d",
  5097. pdev->stats.dropped.msdu_not_done);
  5098. DP_PRINT_STATS(" mon_rx_drop = %d",
  5099. pdev->stats.dropped.mon_rx_drop);
  5100. DP_PRINT_STATS(" mec_drop = %d",
  5101. pdev->stats.rx.mec_drop.num);
  5102. DP_PRINT_STATS(" Bytes = %llu",
  5103. pdev->stats.rx.mec_drop.bytes);
  5104. DP_PRINT_STATS("Sent To Stack:");
  5105. DP_PRINT_STATS(" Packets = %d",
  5106. pdev->stats.rx.to_stack.num);
  5107. DP_PRINT_STATS(" Bytes = %llu",
  5108. pdev->stats.rx.to_stack.bytes);
  5109. DP_PRINT_STATS("Multicast/Broadcast:");
  5110. DP_PRINT_STATS(" Packets = %d",
  5111. pdev->stats.rx.multicast.num);
  5112. DP_PRINT_STATS(" Bytes = %llu",
  5113. pdev->stats.rx.multicast.bytes);
  5114. DP_PRINT_STATS("Errors:");
  5115. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5116. pdev->stats.replenish.rxdma_err);
  5117. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5118. pdev->stats.err.desc_alloc_fail);
  5119. DP_PRINT_STATS(" IP checksum error = %d",
  5120. pdev->stats.err.ip_csum_err);
  5121. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5122. pdev->stats.err.tcp_udp_csum_err);
  5123. /* Get bar_recv_cnt */
  5124. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5125. DP_PRINT_STATS("BAR Received Count: = %d",
  5126. pdev->stats.rx.bar_recv_cnt);
  5127. }
  5128. /**
  5129. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5130. * @pdev: DP_PDEV Handle
  5131. *
  5132. * Return: void
  5133. */
  5134. static inline void
  5135. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5136. {
  5137. struct cdp_pdev_mon_stats *rx_mon_stats;
  5138. rx_mon_stats = &pdev->rx_mon_stats;
  5139. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5140. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5141. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5142. rx_mon_stats->status_ppdu_done);
  5143. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5144. rx_mon_stats->dest_ppdu_done);
  5145. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5146. rx_mon_stats->dest_mpdu_done);
  5147. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5148. rx_mon_stats->dest_mpdu_drop);
  5149. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  5150. rx_mon_stats->dup_mon_linkdesc_cnt);
  5151. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  5152. rx_mon_stats->dup_mon_buf_cnt);
  5153. }
  5154. /**
  5155. * dp_print_soc_tx_stats(): Print SOC level stats
  5156. * @soc DP_SOC Handle
  5157. *
  5158. * Return: void
  5159. */
  5160. static inline void
  5161. dp_print_soc_tx_stats(struct dp_soc *soc)
  5162. {
  5163. uint8_t desc_pool_id;
  5164. soc->stats.tx.desc_in_use = 0;
  5165. DP_PRINT_STATS("SOC Tx Stats:\n");
  5166. for (desc_pool_id = 0;
  5167. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5168. desc_pool_id++)
  5169. soc->stats.tx.desc_in_use +=
  5170. soc->tx_desc[desc_pool_id].num_allocated;
  5171. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5172. soc->stats.tx.desc_in_use);
  5173. DP_PRINT_STATS("Invalid peer:");
  5174. DP_PRINT_STATS(" Packets = %d",
  5175. soc->stats.tx.tx_invalid_peer.num);
  5176. DP_PRINT_STATS(" Bytes = %llu",
  5177. soc->stats.tx.tx_invalid_peer.bytes);
  5178. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5179. soc->stats.tx.tcl_ring_full[0],
  5180. soc->stats.tx.tcl_ring_full[1],
  5181. soc->stats.tx.tcl_ring_full[2]);
  5182. }
  5183. /**
  5184. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5185. * @soc: DP_SOC Handle
  5186. *
  5187. * Return:void
  5188. */
  5189. static inline void
  5190. dp_print_soc_rx_stats(struct dp_soc *soc)
  5191. {
  5192. uint32_t i;
  5193. char reo_error[DP_REO_ERR_LENGTH];
  5194. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5195. uint8_t index = 0;
  5196. DP_PRINT_STATS("SOC Rx Stats:\n");
  5197. DP_PRINT_STATS("Fragmented packets: %u",
  5198. soc->stats.rx.rx_frags);
  5199. DP_PRINT_STATS("Reo reinjected packets: %u",
  5200. soc->stats.rx.reo_reinject);
  5201. DP_PRINT_STATS("Errors:\n");
  5202. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5203. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5204. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5205. DP_PRINT_STATS("Invalid RBM = %d",
  5206. soc->stats.rx.err.invalid_rbm);
  5207. DP_PRINT_STATS("Invalid Vdev = %d",
  5208. soc->stats.rx.err.invalid_vdev);
  5209. DP_PRINT_STATS("Invalid Pdev = %d",
  5210. soc->stats.rx.err.invalid_pdev);
  5211. DP_PRINT_STATS("Invalid Peer = %d",
  5212. soc->stats.rx.err.rx_invalid_peer.num);
  5213. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5214. soc->stats.rx.err.hal_ring_access_fail);
  5215. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5216. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5217. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5218. index += qdf_snprint(&rxdma_error[index],
  5219. DP_RXDMA_ERR_LENGTH - index,
  5220. " %d", soc->stats.rx.err.rxdma_error[i]);
  5221. }
  5222. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5223. rxdma_error);
  5224. index = 0;
  5225. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5226. index += qdf_snprint(&reo_error[index],
  5227. DP_REO_ERR_LENGTH - index,
  5228. " %d", soc->stats.rx.err.reo_error[i]);
  5229. }
  5230. DP_PRINT_STATS("REO Error(0-14):%s",
  5231. reo_error);
  5232. }
  5233. /**
  5234. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  5235. * @ring_type: Ring
  5236. *
  5237. * Return: char const pointer
  5238. */
  5239. static inline const
  5240. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  5241. {
  5242. switch (ring_type) {
  5243. case REO_DST:
  5244. return "Reo_dst";
  5245. case REO_EXCEPTION:
  5246. return "Reo_exception";
  5247. case REO_CMD:
  5248. return "Reo_cmd";
  5249. case REO_REINJECT:
  5250. return "Reo_reinject";
  5251. case REO_STATUS:
  5252. return "Reo_status";
  5253. case WBM2SW_RELEASE:
  5254. return "wbm2sw_release";
  5255. case TCL_DATA:
  5256. return "tcl_data";
  5257. case TCL_CMD:
  5258. return "tcl_cmd";
  5259. case TCL_STATUS:
  5260. return "tcl_status";
  5261. case SW2WBM_RELEASE:
  5262. return "sw2wbm_release";
  5263. case RXDMA_BUF:
  5264. return "Rxdma_buf";
  5265. case RXDMA_DST:
  5266. return "Rxdma_dst";
  5267. case RXDMA_MONITOR_BUF:
  5268. return "Rxdma_monitor_buf";
  5269. case RXDMA_MONITOR_DESC:
  5270. return "Rxdma_monitor_desc";
  5271. case RXDMA_MONITOR_STATUS:
  5272. return "Rxdma_monitor_status";
  5273. default:
  5274. dp_err("Invalid ring type");
  5275. break;
  5276. }
  5277. return "Invalid";
  5278. }
  5279. /**
  5280. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5281. * @soc: DP_SOC handle
  5282. * @srng: DP_SRNG handle
  5283. * @ring_name: SRNG name
  5284. * @ring_type: srng src/dst ring
  5285. *
  5286. * Return: void
  5287. */
  5288. static void
  5289. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5290. enum hal_ring_type ring_type)
  5291. {
  5292. uint32_t tailp;
  5293. uint32_t headp;
  5294. int32_t hw_headp = -1;
  5295. int32_t hw_tailp = -1;
  5296. const char *ring_name;
  5297. struct hal_soc *hal_soc = (struct hal_soc *)soc->hal_soc;
  5298. if (soc && srng && srng->hal_srng) {
  5299. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  5300. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5301. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  5302. ring_name, headp, tailp);
  5303. hal_get_hw_hptp(hal_soc, srng->hal_srng, &hw_headp,
  5304. &hw_tailp, ring_type);
  5305. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  5306. ring_name, hw_headp, hw_tailp);
  5307. }
  5308. }
  5309. /**
  5310. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  5311. * on target
  5312. * @pdev: physical device handle
  5313. * @mac_id: mac id
  5314. *
  5315. * Return: void
  5316. */
  5317. static inline
  5318. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  5319. {
  5320. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  5321. dp_print_ring_stat_from_hal(pdev->soc,
  5322. &pdev->rxdma_mon_buf_ring[mac_id],
  5323. RXDMA_MONITOR_BUF);
  5324. dp_print_ring_stat_from_hal(pdev->soc,
  5325. &pdev->rxdma_mon_dst_ring[mac_id],
  5326. RXDMA_MONITOR_DST);
  5327. dp_print_ring_stat_from_hal(pdev->soc,
  5328. &pdev->rxdma_mon_desc_ring[mac_id],
  5329. RXDMA_MONITOR_DESC);
  5330. }
  5331. dp_print_ring_stat_from_hal(pdev->soc,
  5332. &pdev->rxdma_mon_status_ring[mac_id],
  5333. RXDMA_MONITOR_STATUS);
  5334. }
  5335. /**
  5336. * dp_print_ring_stats(): Print tail and head pointer
  5337. * @pdev: DP_PDEV handle
  5338. *
  5339. * Return:void
  5340. */
  5341. static inline void
  5342. dp_print_ring_stats(struct dp_pdev *pdev)
  5343. {
  5344. uint32_t i;
  5345. int mac_id;
  5346. dp_print_ring_stat_from_hal(pdev->soc,
  5347. &pdev->soc->reo_exception_ring,
  5348. REO_EXCEPTION);
  5349. dp_print_ring_stat_from_hal(pdev->soc,
  5350. &pdev->soc->reo_reinject_ring,
  5351. REO_REINJECT);
  5352. dp_print_ring_stat_from_hal(pdev->soc,
  5353. &pdev->soc->reo_cmd_ring,
  5354. REO_CMD);
  5355. dp_print_ring_stat_from_hal(pdev->soc,
  5356. &pdev->soc->reo_status_ring,
  5357. REO_STATUS);
  5358. dp_print_ring_stat_from_hal(pdev->soc,
  5359. &pdev->soc->rx_rel_ring,
  5360. WBM2SW_RELEASE);
  5361. dp_print_ring_stat_from_hal(pdev->soc,
  5362. &pdev->soc->tcl_cmd_ring,
  5363. TCL_CMD);
  5364. dp_print_ring_stat_from_hal(pdev->soc,
  5365. &pdev->soc->tcl_status_ring,
  5366. TCL_STATUS);
  5367. dp_print_ring_stat_from_hal(pdev->soc,
  5368. &pdev->soc->wbm_desc_rel_ring,
  5369. SW2WBM_RELEASE);
  5370. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  5371. dp_print_ring_stat_from_hal(pdev->soc,
  5372. &pdev->soc->reo_dest_ring[i],
  5373. REO_DST);
  5374. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  5375. dp_print_ring_stat_from_hal(pdev->soc,
  5376. &pdev->soc->tcl_data_ring[i],
  5377. TCL_DATA);
  5378. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  5379. dp_print_ring_stat_from_hal(pdev->soc,
  5380. &pdev->soc->tx_comp_ring[i],
  5381. WBM2SW_RELEASE);
  5382. dp_print_ring_stat_from_hal(pdev->soc,
  5383. &pdev->rx_refill_buf_ring,
  5384. RXDMA_BUF);
  5385. dp_print_ring_stat_from_hal(pdev->soc,
  5386. &pdev->rx_refill_buf_ring2,
  5387. RXDMA_BUF);
  5388. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  5389. dp_print_ring_stat_from_hal(pdev->soc,
  5390. &pdev->rx_mac_buf_ring[i],
  5391. RXDMA_BUF);
  5392. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  5393. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  5394. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  5395. dp_print_ring_stat_from_hal(pdev->soc,
  5396. &pdev->rxdma_err_dst_ring[i],
  5397. RXDMA_DST);
  5398. }
  5399. /**
  5400. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5401. * @vdev: DP_VDEV handle
  5402. *
  5403. * Return:void
  5404. */
  5405. static inline void
  5406. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5407. {
  5408. struct dp_peer *peer = NULL;
  5409. DP_STATS_CLR(vdev->pdev);
  5410. DP_STATS_CLR(vdev->pdev->soc);
  5411. DP_STATS_CLR(vdev);
  5412. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5413. if (!peer)
  5414. return;
  5415. DP_STATS_CLR(peer);
  5416. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5417. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5418. &peer->stats, peer->peer_ids[0],
  5419. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  5420. #endif
  5421. }
  5422. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5423. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5424. &vdev->stats, vdev->vdev_id,
  5425. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5426. #endif
  5427. }
  5428. /**
  5429. * dp_print_common_rates_info(): Print common rate for tx or rx
  5430. * @pkt_type_array: rate type array contains rate info
  5431. *
  5432. * Return:void
  5433. */
  5434. static inline void
  5435. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5436. {
  5437. uint8_t mcs, pkt_type;
  5438. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5439. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5440. if (!dp_rate_string[pkt_type][mcs].valid)
  5441. continue;
  5442. DP_PRINT_STATS(" %s = %d",
  5443. dp_rate_string[pkt_type][mcs].mcs_type,
  5444. pkt_type_array[pkt_type].mcs_count[mcs]);
  5445. }
  5446. DP_PRINT_STATS("\n");
  5447. }
  5448. }
  5449. /**
  5450. * dp_print_rx_rates(): Print Rx rate stats
  5451. * @vdev: DP_VDEV handle
  5452. *
  5453. * Return:void
  5454. */
  5455. static inline void
  5456. dp_print_rx_rates(struct dp_vdev *vdev)
  5457. {
  5458. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5459. uint8_t i;
  5460. uint8_t index = 0;
  5461. char nss[DP_NSS_LENGTH];
  5462. DP_PRINT_STATS("Rx Rate Info:\n");
  5463. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5464. index = 0;
  5465. for (i = 0; i < SS_COUNT; i++) {
  5466. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5467. " %d", pdev->stats.rx.nss[i]);
  5468. }
  5469. DP_PRINT_STATS("NSS(1-8) = %s",
  5470. nss);
  5471. DP_PRINT_STATS("SGI ="
  5472. " 0.8us %d,"
  5473. " 0.4us %d,"
  5474. " 1.6us %d,"
  5475. " 3.2us %d,",
  5476. pdev->stats.rx.sgi_count[0],
  5477. pdev->stats.rx.sgi_count[1],
  5478. pdev->stats.rx.sgi_count[2],
  5479. pdev->stats.rx.sgi_count[3]);
  5480. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5481. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5482. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5483. DP_PRINT_STATS("Reception Type ="
  5484. " SU: %d,"
  5485. " MU_MIMO:%d,"
  5486. " MU_OFDMA:%d,"
  5487. " MU_OFDMA_MIMO:%d\n",
  5488. pdev->stats.rx.reception_type[0],
  5489. pdev->stats.rx.reception_type[1],
  5490. pdev->stats.rx.reception_type[2],
  5491. pdev->stats.rx.reception_type[3]);
  5492. DP_PRINT_STATS("Aggregation:\n");
  5493. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5494. pdev->stats.rx.ampdu_cnt);
  5495. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5496. pdev->stats.rx.non_ampdu_cnt);
  5497. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5498. pdev->stats.rx.amsdu_cnt);
  5499. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5500. pdev->stats.rx.non_amsdu_cnt);
  5501. }
  5502. /**
  5503. * dp_print_tx_rates(): Print tx rates
  5504. * @vdev: DP_VDEV handle
  5505. *
  5506. * Return:void
  5507. */
  5508. static inline void
  5509. dp_print_tx_rates(struct dp_vdev *vdev)
  5510. {
  5511. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5512. uint8_t index;
  5513. char nss[DP_NSS_LENGTH];
  5514. int nss_index;
  5515. DP_PRINT_STATS("Tx Rate Info:\n");
  5516. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5517. DP_PRINT_STATS("SGI ="
  5518. " 0.8us %d"
  5519. " 0.4us %d"
  5520. " 1.6us %d"
  5521. " 3.2us %d",
  5522. pdev->stats.tx.sgi_count[0],
  5523. pdev->stats.tx.sgi_count[1],
  5524. pdev->stats.tx.sgi_count[2],
  5525. pdev->stats.tx.sgi_count[3]);
  5526. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5527. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5528. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5529. index = 0;
  5530. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5531. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5532. " %d", pdev->stats.tx.nss[nss_index]);
  5533. }
  5534. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5535. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5536. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5537. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5538. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5539. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5540. DP_PRINT_STATS("Aggregation:\n");
  5541. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5542. pdev->stats.tx.amsdu_cnt);
  5543. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5544. pdev->stats.tx.non_amsdu_cnt);
  5545. }
  5546. /**
  5547. * dp_print_peer_stats():print peer stats
  5548. * @peer: DP_PEER handle
  5549. *
  5550. * return void
  5551. */
  5552. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5553. {
  5554. uint8_t i;
  5555. uint32_t index;
  5556. char nss[DP_NSS_LENGTH];
  5557. DP_PRINT_STATS("Node Tx Stats:\n");
  5558. DP_PRINT_STATS("Total Packet Completions = %d",
  5559. peer->stats.tx.comp_pkt.num);
  5560. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5561. peer->stats.tx.comp_pkt.bytes);
  5562. DP_PRINT_STATS("Success Packets = %d",
  5563. peer->stats.tx.tx_success.num);
  5564. DP_PRINT_STATS("Success Bytes = %llu",
  5565. peer->stats.tx.tx_success.bytes);
  5566. DP_PRINT_STATS("Unicast Success Packets = %d",
  5567. peer->stats.tx.ucast.num);
  5568. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5569. peer->stats.tx.ucast.bytes);
  5570. DP_PRINT_STATS("Multicast Success Packets = %d",
  5571. peer->stats.tx.mcast.num);
  5572. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5573. peer->stats.tx.mcast.bytes);
  5574. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5575. peer->stats.tx.bcast.num);
  5576. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5577. peer->stats.tx.bcast.bytes);
  5578. DP_PRINT_STATS("Packets Failed = %d",
  5579. peer->stats.tx.tx_failed);
  5580. DP_PRINT_STATS("Packets In OFDMA = %d",
  5581. peer->stats.tx.ofdma);
  5582. DP_PRINT_STATS("Packets In STBC = %d",
  5583. peer->stats.tx.stbc);
  5584. DP_PRINT_STATS("Packets In LDPC = %d",
  5585. peer->stats.tx.ldpc);
  5586. DP_PRINT_STATS("Packet Retries = %d",
  5587. peer->stats.tx.retries);
  5588. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5589. peer->stats.tx.amsdu_cnt);
  5590. DP_PRINT_STATS("Last Packet RSSI = %d",
  5591. peer->stats.tx.last_ack_rssi);
  5592. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  5593. peer->stats.tx.dropped.fw_rem.num);
  5594. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  5595. peer->stats.tx.dropped.fw_rem.bytes);
  5596. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5597. peer->stats.tx.dropped.fw_rem_tx);
  5598. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5599. peer->stats.tx.dropped.fw_rem_notx);
  5600. DP_PRINT_STATS("Dropped : Age Out = %d",
  5601. peer->stats.tx.dropped.age_out);
  5602. DP_PRINT_STATS("NAWDS : ");
  5603. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5604. peer->stats.tx.nawds_mcast_drop);
  5605. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5606. peer->stats.tx.nawds_mcast.num);
  5607. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5608. peer->stats.tx.nawds_mcast.bytes);
  5609. DP_PRINT_STATS("Rate Info:");
  5610. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  5611. DP_PRINT_STATS("SGI = "
  5612. " 0.8us %d"
  5613. " 0.4us %d"
  5614. " 1.6us %d"
  5615. " 3.2us %d",
  5616. peer->stats.tx.sgi_count[0],
  5617. peer->stats.tx.sgi_count[1],
  5618. peer->stats.tx.sgi_count[2],
  5619. peer->stats.tx.sgi_count[3]);
  5620. DP_PRINT_STATS("Excess Retries per AC ");
  5621. DP_PRINT_STATS(" Best effort = %d",
  5622. peer->stats.tx.excess_retries_per_ac[0]);
  5623. DP_PRINT_STATS(" Background= %d",
  5624. peer->stats.tx.excess_retries_per_ac[1]);
  5625. DP_PRINT_STATS(" Video = %d",
  5626. peer->stats.tx.excess_retries_per_ac[2]);
  5627. DP_PRINT_STATS(" Voice = %d",
  5628. peer->stats.tx.excess_retries_per_ac[3]);
  5629. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5630. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  5631. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  5632. index = 0;
  5633. for (i = 0; i < SS_COUNT; i++) {
  5634. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5635. " %d", peer->stats.tx.nss[i]);
  5636. }
  5637. DP_PRINT_STATS("NSS(1-8) = %s",
  5638. nss);
  5639. DP_PRINT_STATS("Aggregation:");
  5640. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  5641. peer->stats.tx.amsdu_cnt);
  5642. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  5643. peer->stats.tx.non_amsdu_cnt);
  5644. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  5645. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  5646. peer->stats.tx.tx_byte_rate);
  5647. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  5648. peer->stats.tx.tx_data_rate);
  5649. DP_PRINT_STATS("Node Rx Stats:");
  5650. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5651. peer->stats.rx.to_stack.num);
  5652. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5653. peer->stats.rx.to_stack.bytes);
  5654. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5655. DP_PRINT_STATS("Ring Id = %d", i);
  5656. DP_PRINT_STATS(" Packets Received = %d",
  5657. peer->stats.rx.rcvd_reo[i].num);
  5658. DP_PRINT_STATS(" Bytes Received = %llu",
  5659. peer->stats.rx.rcvd_reo[i].bytes);
  5660. }
  5661. DP_PRINT_STATS("Multicast Packets Received = %d",
  5662. peer->stats.rx.multicast.num);
  5663. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5664. peer->stats.rx.multicast.bytes);
  5665. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5666. peer->stats.rx.bcast.num);
  5667. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5668. peer->stats.rx.bcast.bytes);
  5669. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5670. peer->stats.rx.intra_bss.pkts.num);
  5671. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5672. peer->stats.rx.intra_bss.pkts.bytes);
  5673. DP_PRINT_STATS("Raw Packets Received = %d",
  5674. peer->stats.rx.raw.num);
  5675. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5676. peer->stats.rx.raw.bytes);
  5677. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5678. peer->stats.rx.err.mic_err);
  5679. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5680. peer->stats.rx.err.decrypt_err);
  5681. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  5682. peer->stats.rx.non_ampdu_cnt);
  5683. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  5684. peer->stats.rx.ampdu_cnt);
  5685. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  5686. peer->stats.rx.non_amsdu_cnt);
  5687. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  5688. peer->stats.rx.amsdu_cnt);
  5689. DP_PRINT_STATS("NAWDS : ");
  5690. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  5691. peer->stats.rx.nawds_mcast_drop);
  5692. DP_PRINT_STATS("SGI ="
  5693. " 0.8us %d"
  5694. " 0.4us %d"
  5695. " 1.6us %d"
  5696. " 3.2us %d",
  5697. peer->stats.rx.sgi_count[0],
  5698. peer->stats.rx.sgi_count[1],
  5699. peer->stats.rx.sgi_count[2],
  5700. peer->stats.rx.sgi_count[3]);
  5701. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  5702. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  5703. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  5704. DP_PRINT_STATS("Reception Type ="
  5705. " SU %d,"
  5706. " MU_MIMO %d,"
  5707. " MU_OFDMA %d,"
  5708. " MU_OFDMA_MIMO %d",
  5709. peer->stats.rx.reception_type[0],
  5710. peer->stats.rx.reception_type[1],
  5711. peer->stats.rx.reception_type[2],
  5712. peer->stats.rx.reception_type[3]);
  5713. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  5714. index = 0;
  5715. for (i = 0; i < SS_COUNT; i++) {
  5716. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5717. " %d", peer->stats.rx.nss[i]);
  5718. }
  5719. DP_PRINT_STATS("NSS(1-8) = %s",
  5720. nss);
  5721. DP_PRINT_STATS("Aggregation:");
  5722. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5723. peer->stats.rx.ampdu_cnt);
  5724. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5725. peer->stats.rx.non_ampdu_cnt);
  5726. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5727. peer->stats.rx.amsdu_cnt);
  5728. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5729. peer->stats.rx.non_amsdu_cnt);
  5730. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  5731. DP_PRINT_STATS(" Bytes received in last sec: %d",
  5732. peer->stats.rx.rx_byte_rate);
  5733. DP_PRINT_STATS(" Data received in last sec: %d",
  5734. peer->stats.rx.rx_data_rate);
  5735. }
  5736. /*
  5737. * dp_get_host_peer_stats()- function to print peer stats
  5738. * @pdev_handle: DP_PDEV handle
  5739. * @mac_addr: mac address of the peer
  5740. *
  5741. * Return: void
  5742. */
  5743. static void
  5744. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5745. {
  5746. struct dp_peer *peer;
  5747. uint8_t local_id;
  5748. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5749. &local_id);
  5750. if (!peer) {
  5751. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5752. "%s: Invalid peer\n", __func__);
  5753. return;
  5754. }
  5755. dp_print_peer_stats(peer);
  5756. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5757. }
  5758. /**
  5759. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  5760. * @soc_handle: Soc handle
  5761. *
  5762. * Return: void
  5763. */
  5764. static void
  5765. dp_print_soc_cfg_params(struct dp_soc *soc)
  5766. {
  5767. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  5768. uint8_t index = 0, i = 0;
  5769. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  5770. int num_of_int_contexts;
  5771. if (!soc) {
  5772. dp_err("Context is null");
  5773. return;
  5774. }
  5775. soc_cfg_ctx = soc->wlan_cfg_ctx;
  5776. if (!soc_cfg_ctx) {
  5777. dp_err("Context is null");
  5778. return;
  5779. }
  5780. num_of_int_contexts =
  5781. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  5782. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  5783. soc_cfg_ctx->num_int_ctxts);
  5784. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  5785. soc_cfg_ctx->max_clients);
  5786. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  5787. soc_cfg_ctx->max_alloc_size);
  5788. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  5789. soc_cfg_ctx->per_pdev_tx_ring);
  5790. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  5791. soc_cfg_ctx->num_tcl_data_rings);
  5792. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  5793. soc_cfg_ctx->per_pdev_rx_ring);
  5794. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  5795. soc_cfg_ctx->per_pdev_lmac_ring);
  5796. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  5797. soc_cfg_ctx->num_reo_dest_rings);
  5798. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  5799. soc_cfg_ctx->num_tx_desc_pool);
  5800. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  5801. soc_cfg_ctx->num_tx_ext_desc_pool);
  5802. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  5803. soc_cfg_ctx->num_tx_desc);
  5804. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  5805. soc_cfg_ctx->num_tx_ext_desc);
  5806. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  5807. soc_cfg_ctx->htt_packet_type);
  5808. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  5809. soc_cfg_ctx->max_peer_id);
  5810. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  5811. soc_cfg_ctx->tx_ring_size);
  5812. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  5813. soc_cfg_ctx->tx_comp_ring_size);
  5814. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  5815. soc_cfg_ctx->tx_comp_ring_size_nss);
  5816. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  5817. soc_cfg_ctx->int_batch_threshold_tx);
  5818. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  5819. soc_cfg_ctx->int_timer_threshold_tx);
  5820. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  5821. soc_cfg_ctx->int_batch_threshold_rx);
  5822. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  5823. soc_cfg_ctx->int_timer_threshold_rx);
  5824. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  5825. soc_cfg_ctx->int_batch_threshold_other);
  5826. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  5827. soc_cfg_ctx->int_timer_threshold_other);
  5828. for (i = 0; i < num_of_int_contexts; i++) {
  5829. index += qdf_snprint(&ring_mask[index],
  5830. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5831. " %d",
  5832. soc_cfg_ctx->int_tx_ring_mask[i]);
  5833. }
  5834. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  5835. num_of_int_contexts, ring_mask);
  5836. index = 0;
  5837. for (i = 0; i < num_of_int_contexts; i++) {
  5838. index += qdf_snprint(&ring_mask[index],
  5839. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5840. " %d",
  5841. soc_cfg_ctx->int_rx_ring_mask[i]);
  5842. }
  5843. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  5844. num_of_int_contexts, ring_mask);
  5845. index = 0;
  5846. for (i = 0; i < num_of_int_contexts; i++) {
  5847. index += qdf_snprint(&ring_mask[index],
  5848. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5849. " %d",
  5850. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  5851. }
  5852. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  5853. num_of_int_contexts, ring_mask);
  5854. index = 0;
  5855. for (i = 0; i < num_of_int_contexts; i++) {
  5856. index += qdf_snprint(&ring_mask[index],
  5857. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5858. " %d",
  5859. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  5860. }
  5861. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  5862. num_of_int_contexts, ring_mask);
  5863. index = 0;
  5864. for (i = 0; i < num_of_int_contexts; i++) {
  5865. index += qdf_snprint(&ring_mask[index],
  5866. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5867. " %d",
  5868. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  5869. }
  5870. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  5871. num_of_int_contexts, ring_mask);
  5872. index = 0;
  5873. for (i = 0; i < num_of_int_contexts; i++) {
  5874. index += qdf_snprint(&ring_mask[index],
  5875. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5876. " %d",
  5877. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  5878. }
  5879. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  5880. num_of_int_contexts, ring_mask);
  5881. index = 0;
  5882. for (i = 0; i < num_of_int_contexts; i++) {
  5883. index += qdf_snprint(&ring_mask[index],
  5884. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5885. " %d",
  5886. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  5887. }
  5888. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  5889. num_of_int_contexts, ring_mask);
  5890. index = 0;
  5891. for (i = 0; i < num_of_int_contexts; i++) {
  5892. index += qdf_snprint(&ring_mask[index],
  5893. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5894. " %d",
  5895. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  5896. }
  5897. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  5898. num_of_int_contexts, ring_mask);
  5899. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  5900. soc_cfg_ctx->rx_hash);
  5901. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  5902. soc_cfg_ctx->tso_enabled);
  5903. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  5904. soc_cfg_ctx->lro_enabled);
  5905. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  5906. soc_cfg_ctx->sg_enabled);
  5907. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  5908. soc_cfg_ctx->gro_enabled);
  5909. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  5910. soc_cfg_ctx->rawmode_enabled);
  5911. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  5912. soc_cfg_ctx->peer_flow_ctrl_enabled);
  5913. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  5914. soc_cfg_ctx->napi_enabled);
  5915. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  5916. soc_cfg_ctx->tcp_udp_checksumoffload);
  5917. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  5918. soc_cfg_ctx->defrag_timeout_check);
  5919. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  5920. soc_cfg_ctx->rx_defrag_min_timeout);
  5921. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  5922. soc_cfg_ctx->wbm_release_ring);
  5923. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  5924. soc_cfg_ctx->tcl_cmd_ring);
  5925. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  5926. soc_cfg_ctx->tcl_status_ring);
  5927. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  5928. soc_cfg_ctx->reo_reinject_ring);
  5929. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  5930. soc_cfg_ctx->rx_release_ring);
  5931. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  5932. soc_cfg_ctx->reo_exception_ring);
  5933. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  5934. soc_cfg_ctx->reo_cmd_ring);
  5935. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  5936. soc_cfg_ctx->reo_status_ring);
  5937. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  5938. soc_cfg_ctx->rxdma_refill_ring);
  5939. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  5940. soc_cfg_ctx->rxdma_err_dst_ring);
  5941. }
  5942. /**
  5943. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  5944. * @pdev_handle: DP pdev handle
  5945. *
  5946. * Return - void
  5947. */
  5948. static void
  5949. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  5950. {
  5951. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  5952. if (!pdev) {
  5953. dp_err("Context is null");
  5954. return;
  5955. }
  5956. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  5957. if (!pdev_cfg_ctx) {
  5958. dp_err("Context is null");
  5959. return;
  5960. }
  5961. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  5962. pdev_cfg_ctx->rx_dma_buf_ring_size);
  5963. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  5964. pdev_cfg_ctx->dma_mon_buf_ring_size);
  5965. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  5966. pdev_cfg_ctx->dma_mon_dest_ring_size);
  5967. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  5968. pdev_cfg_ctx->dma_mon_status_ring_size);
  5969. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  5970. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  5971. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  5972. pdev_cfg_ctx->num_mac_rings);
  5973. }
  5974. /**
  5975. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  5976. *
  5977. * Return: None
  5978. */
  5979. static void dp_txrx_stats_help(void)
  5980. {
  5981. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  5982. dp_info("stats_option:");
  5983. dp_info(" 1 -- HTT Tx Statistics");
  5984. dp_info(" 2 -- HTT Rx Statistics");
  5985. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  5986. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  5987. dp_info(" 5 -- HTT Error Statistics");
  5988. dp_info(" 6 -- HTT TQM Statistics");
  5989. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  5990. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  5991. dp_info(" 9 -- HTT Tx Rate Statistics");
  5992. dp_info(" 10 -- HTT Rx Rate Statistics");
  5993. dp_info(" 11 -- HTT Peer Statistics");
  5994. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  5995. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  5996. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  5997. dp_info(" 15 -- HTT SRNG Statistics");
  5998. dp_info(" 16 -- HTT SFM Info Statistics");
  5999. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6000. dp_info(" 18 -- HTT Peer List Details");
  6001. dp_info(" 20 -- Clear Host Statistics");
  6002. dp_info(" 21 -- Host Rx Rate Statistics");
  6003. dp_info(" 22 -- Host Tx Rate Statistics");
  6004. dp_info(" 23 -- Host Tx Statistics");
  6005. dp_info(" 24 -- Host Rx Statistics");
  6006. dp_info(" 25 -- Host AST Statistics");
  6007. dp_info(" 26 -- Host SRNG PTR Statistics");
  6008. dp_info(" 27 -- Host Mon Statistics");
  6009. dp_info(" 28 -- Host REO Queue Statistics");
  6010. dp_info(" 29 -- Host Soc cfg param Statistics");
  6011. dp_info(" 30 -- Host pdev cfg param Statistics");
  6012. }
  6013. /**
  6014. * dp_print_host_stats()- Function to print the stats aggregated at host
  6015. * @vdev_handle: DP_VDEV handle
  6016. * @type: host stats type
  6017. *
  6018. * Return: 0 on success, print error message in case of failure
  6019. */
  6020. static int
  6021. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6022. struct cdp_txrx_stats_req *req)
  6023. {
  6024. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6025. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6026. enum cdp_host_txrx_stats type =
  6027. dp_stats_mapping_table[req->stats][STATS_HOST];
  6028. dp_aggregate_pdev_stats(pdev);
  6029. switch (type) {
  6030. case TXRX_CLEAR_STATS:
  6031. dp_txrx_host_stats_clr(vdev);
  6032. break;
  6033. case TXRX_RX_RATE_STATS:
  6034. dp_print_rx_rates(vdev);
  6035. break;
  6036. case TXRX_TX_RATE_STATS:
  6037. dp_print_tx_rates(vdev);
  6038. break;
  6039. case TXRX_TX_HOST_STATS:
  6040. dp_print_pdev_tx_stats(pdev);
  6041. dp_print_soc_tx_stats(pdev->soc);
  6042. break;
  6043. case TXRX_RX_HOST_STATS:
  6044. dp_print_pdev_rx_stats(pdev);
  6045. dp_print_soc_rx_stats(pdev->soc);
  6046. break;
  6047. case TXRX_AST_STATS:
  6048. dp_print_ast_stats(pdev->soc);
  6049. dp_print_peer_table(vdev);
  6050. break;
  6051. case TXRX_SRNG_PTR_STATS:
  6052. dp_print_ring_stats(pdev);
  6053. break;
  6054. case TXRX_RX_MON_STATS:
  6055. dp_print_pdev_rx_mon_stats(pdev);
  6056. break;
  6057. case TXRX_REO_QUEUE_STATS:
  6058. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6059. break;
  6060. case TXRX_SOC_CFG_PARAMS:
  6061. dp_print_soc_cfg_params(pdev->soc);
  6062. break;
  6063. case TXRX_PDEV_CFG_PARAMS:
  6064. dp_print_pdev_cfg_params(pdev);
  6065. break;
  6066. default:
  6067. dp_info("Wrong Input For TxRx Host Stats");
  6068. dp_txrx_stats_help();
  6069. break;
  6070. }
  6071. return 0;
  6072. }
  6073. /*
  6074. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6075. * @pdev: DP_PDEV handle
  6076. *
  6077. * Return: void
  6078. */
  6079. static void
  6080. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6081. {
  6082. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6083. int mac_id;
  6084. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  6085. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6086. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6087. pdev->pdev_id);
  6088. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6089. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6090. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6091. }
  6092. }
  6093. /*
  6094. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6095. * @pdev: DP_PDEV handle
  6096. *
  6097. * Return: void
  6098. */
  6099. static void
  6100. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6101. {
  6102. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6103. int mac_id;
  6104. htt_tlv_filter.mpdu_start = 1;
  6105. htt_tlv_filter.msdu_start = 0;
  6106. htt_tlv_filter.packet = 0;
  6107. htt_tlv_filter.msdu_end = 0;
  6108. htt_tlv_filter.mpdu_end = 0;
  6109. htt_tlv_filter.attention = 0;
  6110. htt_tlv_filter.ppdu_start = 1;
  6111. htt_tlv_filter.ppdu_end = 1;
  6112. htt_tlv_filter.ppdu_end_user_stats = 1;
  6113. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6114. htt_tlv_filter.ppdu_end_status_done = 1;
  6115. htt_tlv_filter.enable_fp = 1;
  6116. htt_tlv_filter.enable_md = 0;
  6117. if (pdev->neighbour_peers_added &&
  6118. pdev->soc->hw_nac_monitor_support) {
  6119. htt_tlv_filter.enable_md = 1;
  6120. htt_tlv_filter.packet_header = 1;
  6121. }
  6122. if (pdev->mcopy_mode) {
  6123. htt_tlv_filter.packet_header = 1;
  6124. htt_tlv_filter.enable_mo = 1;
  6125. }
  6126. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6127. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6128. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6129. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6130. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6131. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6132. if (pdev->neighbour_peers_added &&
  6133. pdev->soc->hw_nac_monitor_support)
  6134. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6135. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6136. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6137. pdev->pdev_id);
  6138. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6139. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6140. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6141. }
  6142. }
  6143. /*
  6144. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6145. * modes are enabled or not.
  6146. * @dp_pdev: dp pdev handle.
  6147. *
  6148. * Return: bool
  6149. */
  6150. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6151. {
  6152. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6153. !pdev->mcopy_mode)
  6154. return true;
  6155. else
  6156. return false;
  6157. }
  6158. /*
  6159. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6160. *@pdev_handle: DP_PDEV handle.
  6161. *@val: Provided value.
  6162. *
  6163. *Return: void
  6164. */
  6165. static void
  6166. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6167. {
  6168. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6169. switch (val) {
  6170. case CDP_BPR_DISABLE:
  6171. pdev->bpr_enable = CDP_BPR_DISABLE;
  6172. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6173. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6174. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6175. } else if (pdev->enhanced_stats_en &&
  6176. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6177. !pdev->pktlog_ppdu_stats) {
  6178. dp_h2t_cfg_stats_msg_send(pdev,
  6179. DP_PPDU_STATS_CFG_ENH_STATS,
  6180. pdev->pdev_id);
  6181. }
  6182. break;
  6183. case CDP_BPR_ENABLE:
  6184. pdev->bpr_enable = CDP_BPR_ENABLE;
  6185. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6186. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6187. dp_h2t_cfg_stats_msg_send(pdev,
  6188. DP_PPDU_STATS_CFG_BPR,
  6189. pdev->pdev_id);
  6190. } else if (pdev->enhanced_stats_en &&
  6191. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6192. !pdev->pktlog_ppdu_stats) {
  6193. dp_h2t_cfg_stats_msg_send(pdev,
  6194. DP_PPDU_STATS_CFG_BPR_ENH,
  6195. pdev->pdev_id);
  6196. } else if (pdev->pktlog_ppdu_stats) {
  6197. dp_h2t_cfg_stats_msg_send(pdev,
  6198. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6199. pdev->pdev_id);
  6200. }
  6201. break;
  6202. default:
  6203. break;
  6204. }
  6205. }
  6206. /*
  6207. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6208. * @pdev_handle: DP_PDEV handle
  6209. * @val: user provided value
  6210. *
  6211. * Return: void
  6212. */
  6213. static void
  6214. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6215. {
  6216. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6217. switch (val) {
  6218. case 0:
  6219. pdev->tx_sniffer_enable = 0;
  6220. pdev->mcopy_mode = 0;
  6221. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6222. !pdev->bpr_enable) {
  6223. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6224. dp_ppdu_ring_reset(pdev);
  6225. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6226. dp_h2t_cfg_stats_msg_send(pdev,
  6227. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6228. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6229. dp_h2t_cfg_stats_msg_send(pdev,
  6230. DP_PPDU_STATS_CFG_BPR_ENH,
  6231. pdev->pdev_id);
  6232. } else {
  6233. dp_h2t_cfg_stats_msg_send(pdev,
  6234. DP_PPDU_STATS_CFG_BPR,
  6235. pdev->pdev_id);
  6236. }
  6237. break;
  6238. case 1:
  6239. pdev->tx_sniffer_enable = 1;
  6240. pdev->mcopy_mode = 0;
  6241. if (!pdev->pktlog_ppdu_stats)
  6242. dp_h2t_cfg_stats_msg_send(pdev,
  6243. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6244. break;
  6245. case 2:
  6246. pdev->mcopy_mode = 1;
  6247. pdev->tx_sniffer_enable = 0;
  6248. dp_ppdu_ring_cfg(pdev);
  6249. if (!pdev->pktlog_ppdu_stats)
  6250. dp_h2t_cfg_stats_msg_send(pdev,
  6251. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6252. break;
  6253. default:
  6254. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6255. "Invalid value");
  6256. break;
  6257. }
  6258. }
  6259. /*
  6260. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6261. * @pdev_handle: DP_PDEV handle
  6262. *
  6263. * Return: void
  6264. */
  6265. static void
  6266. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6267. {
  6268. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6269. if (pdev->enhanced_stats_en == 0)
  6270. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6271. pdev->enhanced_stats_en = 1;
  6272. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6273. !pdev->monitor_vdev)
  6274. dp_ppdu_ring_cfg(pdev);
  6275. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6276. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6277. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6278. dp_h2t_cfg_stats_msg_send(pdev,
  6279. DP_PPDU_STATS_CFG_BPR_ENH,
  6280. pdev->pdev_id);
  6281. }
  6282. }
  6283. /*
  6284. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6285. * @pdev_handle: DP_PDEV handle
  6286. *
  6287. * Return: void
  6288. */
  6289. static void
  6290. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6291. {
  6292. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6293. if (pdev->enhanced_stats_en == 1)
  6294. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6295. pdev->enhanced_stats_en = 0;
  6296. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6297. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6298. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6299. dp_h2t_cfg_stats_msg_send(pdev,
  6300. DP_PPDU_STATS_CFG_BPR,
  6301. pdev->pdev_id);
  6302. }
  6303. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6304. !pdev->monitor_vdev)
  6305. dp_ppdu_ring_reset(pdev);
  6306. }
  6307. /*
  6308. * dp_get_fw_peer_stats()- function to print peer stats
  6309. * @pdev_handle: DP_PDEV handle
  6310. * @mac_addr: mac address of the peer
  6311. * @cap: Type of htt stats requested
  6312. *
  6313. * Currently Supporting only MAC ID based requests Only
  6314. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6315. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6316. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6317. *
  6318. * Return: void
  6319. */
  6320. static void
  6321. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6322. uint32_t cap)
  6323. {
  6324. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6325. int i;
  6326. uint32_t config_param0 = 0;
  6327. uint32_t config_param1 = 0;
  6328. uint32_t config_param2 = 0;
  6329. uint32_t config_param3 = 0;
  6330. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6331. config_param0 |= (1 << (cap + 1));
  6332. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6333. config_param1 |= (1 << i);
  6334. }
  6335. config_param2 |= (mac_addr[0] & 0x000000ff);
  6336. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6337. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6338. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6339. config_param3 |= (mac_addr[4] & 0x000000ff);
  6340. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6341. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6342. config_param0, config_param1, config_param2,
  6343. config_param3, 0, 0, 0);
  6344. }
  6345. /* This struct definition will be removed from here
  6346. * once it get added in FW headers*/
  6347. struct httstats_cmd_req {
  6348. uint32_t config_param0;
  6349. uint32_t config_param1;
  6350. uint32_t config_param2;
  6351. uint32_t config_param3;
  6352. int cookie;
  6353. u_int8_t stats_id;
  6354. };
  6355. /*
  6356. * dp_get_htt_stats: function to process the httstas request
  6357. * @pdev_handle: DP pdev handle
  6358. * @data: pointer to request data
  6359. * @data_len: length for request data
  6360. *
  6361. * return: void
  6362. */
  6363. static void
  6364. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6365. {
  6366. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6367. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6368. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6369. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6370. req->config_param0, req->config_param1,
  6371. req->config_param2, req->config_param3,
  6372. req->cookie, 0, 0);
  6373. }
  6374. /*
  6375. * dp_set_pdev_param: function to set parameters in pdev
  6376. * @pdev_handle: DP pdev handle
  6377. * @param: parameter type to be set
  6378. * @val: value of parameter to be set
  6379. *
  6380. * return: void
  6381. */
  6382. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6383. enum cdp_pdev_param_type param, uint8_t val)
  6384. {
  6385. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6386. switch (param) {
  6387. case CDP_CONFIG_DEBUG_SNIFFER:
  6388. dp_config_debug_sniffer(pdev_handle, val);
  6389. break;
  6390. case CDP_CONFIG_BPR_ENABLE:
  6391. dp_set_bpr_enable(pdev_handle, val);
  6392. break;
  6393. case CDP_CONFIG_PRIMARY_RADIO:
  6394. pdev->is_primary = val;
  6395. break;
  6396. default:
  6397. break;
  6398. }
  6399. }
  6400. /*
  6401. * dp_get_vdev_param: function to get parameters from vdev
  6402. * @param: parameter type to get value
  6403. *
  6404. * return: void
  6405. */
  6406. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  6407. enum cdp_vdev_param_type param)
  6408. {
  6409. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6410. uint32_t val;
  6411. switch (param) {
  6412. case CDP_ENABLE_WDS:
  6413. val = vdev->wds_enabled;
  6414. break;
  6415. case CDP_ENABLE_MEC:
  6416. val = vdev->mec_enabled;
  6417. break;
  6418. case CDP_ENABLE_DA_WAR:
  6419. val = vdev->da_war_enabled;
  6420. break;
  6421. default:
  6422. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6423. "param value %d is wrong\n",
  6424. param);
  6425. val = -1;
  6426. break;
  6427. }
  6428. return val;
  6429. }
  6430. /*
  6431. * dp_set_vdev_param: function to set parameters in vdev
  6432. * @param: parameter type to be set
  6433. * @val: value of parameter to be set
  6434. *
  6435. * return: void
  6436. */
  6437. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6438. enum cdp_vdev_param_type param, uint32_t val)
  6439. {
  6440. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6441. switch (param) {
  6442. case CDP_ENABLE_WDS:
  6443. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6444. "wds_enable %d for vdev(%p) id(%d)\n",
  6445. val, vdev, vdev->vdev_id);
  6446. vdev->wds_enabled = val;
  6447. break;
  6448. case CDP_ENABLE_MEC:
  6449. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6450. "mec_enable %d for vdev(%p) id(%d)\n",
  6451. val, vdev, vdev->vdev_id);
  6452. vdev->mec_enabled = val;
  6453. break;
  6454. case CDP_ENABLE_DA_WAR:
  6455. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6456. "da_war_enable %d for vdev(%p) id(%d)\n",
  6457. val, vdev, vdev->vdev_id);
  6458. vdev->da_war_enabled = val;
  6459. break;
  6460. case CDP_ENABLE_NAWDS:
  6461. vdev->nawds_enabled = val;
  6462. break;
  6463. case CDP_ENABLE_MCAST_EN:
  6464. vdev->mcast_enhancement_en = val;
  6465. break;
  6466. case CDP_ENABLE_PROXYSTA:
  6467. vdev->proxysta_vdev = val;
  6468. break;
  6469. case CDP_UPDATE_TDLS_FLAGS:
  6470. vdev->tdls_link_connected = val;
  6471. break;
  6472. case CDP_CFG_WDS_AGING_TIMER:
  6473. if (val == 0)
  6474. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  6475. else if (val != vdev->wds_aging_timer_val)
  6476. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  6477. vdev->wds_aging_timer_val = val;
  6478. break;
  6479. case CDP_ENABLE_AP_BRIDGE:
  6480. if (wlan_op_mode_sta != vdev->opmode)
  6481. vdev->ap_bridge_enabled = val;
  6482. else
  6483. vdev->ap_bridge_enabled = false;
  6484. break;
  6485. case CDP_ENABLE_CIPHER:
  6486. vdev->sec_type = val;
  6487. break;
  6488. case CDP_ENABLE_QWRAP_ISOLATION:
  6489. vdev->isolation_vdev = val;
  6490. break;
  6491. default:
  6492. break;
  6493. }
  6494. dp_tx_vdev_update_search_flags(vdev);
  6495. }
  6496. /**
  6497. * dp_peer_set_nawds: set nawds bit in peer
  6498. * @peer_handle: pointer to peer
  6499. * @value: enable/disable nawds
  6500. *
  6501. * return: void
  6502. */
  6503. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6504. {
  6505. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6506. peer->nawds_enabled = value;
  6507. }
  6508. /*
  6509. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6510. * @vdev_handle: DP_VDEV handle
  6511. * @map_id:ID of map that needs to be updated
  6512. *
  6513. * Return: void
  6514. */
  6515. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6516. uint8_t map_id)
  6517. {
  6518. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6519. vdev->dscp_tid_map_id = map_id;
  6520. return;
  6521. }
  6522. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  6523. * @peer_handle: DP pdev handle
  6524. *
  6525. * return : cdp_pdev_stats pointer
  6526. */
  6527. static struct cdp_pdev_stats*
  6528. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  6529. {
  6530. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6531. dp_aggregate_pdev_stats(pdev);
  6532. return &pdev->stats;
  6533. }
  6534. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  6535. * @peer_handle: DP_PEER handle
  6536. *
  6537. * return : cdp_peer_stats pointer
  6538. */
  6539. static struct cdp_peer_stats*
  6540. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6541. {
  6542. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6543. qdf_assert(peer);
  6544. return &peer->stats;
  6545. }
  6546. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6547. * @peer_handle: DP_PEER handle
  6548. *
  6549. * return : void
  6550. */
  6551. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6552. {
  6553. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6554. qdf_assert(peer);
  6555. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  6556. }
  6557. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6558. * @vdev_handle: DP_VDEV handle
  6559. * @buf: buffer for vdev stats
  6560. *
  6561. * return : int
  6562. */
  6563. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6564. bool is_aggregate)
  6565. {
  6566. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6567. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  6568. if (is_aggregate)
  6569. dp_aggregate_vdev_stats(vdev, buf);
  6570. else
  6571. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  6572. return 0;
  6573. }
  6574. /*
  6575. * dp_get_total_per(): get total per
  6576. * @pdev_handle: DP_PDEV handle
  6577. *
  6578. * Return: % error rate using retries per packet and success packets
  6579. */
  6580. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  6581. {
  6582. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6583. dp_aggregate_pdev_stats(pdev);
  6584. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  6585. return 0;
  6586. return ((pdev->stats.tx.retries * 100) /
  6587. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  6588. }
  6589. /*
  6590. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  6591. * @pdev_handle: DP_PDEV handle
  6592. * @buf: to hold pdev_stats
  6593. *
  6594. * Return: int
  6595. */
  6596. static int
  6597. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  6598. {
  6599. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6600. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  6601. struct cdp_txrx_stats_req req = {0,};
  6602. dp_aggregate_pdev_stats(pdev);
  6603. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  6604. req.cookie_val = 1;
  6605. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6606. req.param1, req.param2, req.param3, 0,
  6607. req.cookie_val, 0);
  6608. msleep(DP_MAX_SLEEP_TIME);
  6609. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  6610. req.cookie_val = 1;
  6611. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6612. req.param1, req.param2, req.param3, 0,
  6613. req.cookie_val, 0);
  6614. msleep(DP_MAX_SLEEP_TIME);
  6615. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  6616. return TXRX_STATS_LEVEL;
  6617. }
  6618. /**
  6619. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  6620. * @pdev: DP_PDEV handle
  6621. * @map_id: ID of map that needs to be updated
  6622. * @tos: index value in map
  6623. * @tid: tid value passed by the user
  6624. *
  6625. * Return: void
  6626. */
  6627. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  6628. uint8_t map_id, uint8_t tos, uint8_t tid)
  6629. {
  6630. uint8_t dscp;
  6631. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  6632. struct dp_soc *soc = pdev->soc;
  6633. if (!soc)
  6634. return;
  6635. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  6636. pdev->dscp_tid_map[map_id][dscp] = tid;
  6637. if (map_id < soc->num_hw_dscp_tid_map)
  6638. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  6639. map_id, dscp);
  6640. return;
  6641. }
  6642. /**
  6643. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  6644. * @pdev_handle: pdev handle
  6645. * @val: hmmc-dscp flag value
  6646. *
  6647. * Return: void
  6648. */
  6649. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  6650. bool val)
  6651. {
  6652. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6653. pdev->hmmc_tid_override_en = val;
  6654. }
  6655. /**
  6656. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  6657. * @pdev_handle: pdev handle
  6658. * @tid: tid value
  6659. *
  6660. * Return: void
  6661. */
  6662. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  6663. uint8_t tid)
  6664. {
  6665. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6666. pdev->hmmc_tid = tid;
  6667. }
  6668. /**
  6669. * dp_fw_stats_process(): Process TxRX FW stats request
  6670. * @vdev_handle: DP VDEV handle
  6671. * @req: stats request
  6672. *
  6673. * return: int
  6674. */
  6675. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  6676. struct cdp_txrx_stats_req *req)
  6677. {
  6678. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6679. struct dp_pdev *pdev = NULL;
  6680. uint32_t stats = req->stats;
  6681. uint8_t mac_id = req->mac_id;
  6682. if (!vdev) {
  6683. DP_TRACE(NONE, "VDEV not found");
  6684. return 1;
  6685. }
  6686. pdev = vdev->pdev;
  6687. /*
  6688. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  6689. * from param0 to param3 according to below rule:
  6690. *
  6691. * PARAM:
  6692. * - config_param0 : start_offset (stats type)
  6693. * - config_param1 : stats bmask from start offset
  6694. * - config_param2 : stats bmask from start offset + 32
  6695. * - config_param3 : stats bmask from start offset + 64
  6696. */
  6697. if (req->stats == CDP_TXRX_STATS_0) {
  6698. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  6699. req->param1 = 0xFFFFFFFF;
  6700. req->param2 = 0xFFFFFFFF;
  6701. req->param3 = 0xFFFFFFFF;
  6702. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  6703. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  6704. }
  6705. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  6706. req->param1, req->param2, req->param3,
  6707. 0, 0, mac_id);
  6708. }
  6709. /**
  6710. * dp_txrx_stats_request - function to map to firmware and host stats
  6711. * @vdev: virtual handle
  6712. * @req: stats request
  6713. *
  6714. * Return: QDF_STATUS
  6715. */
  6716. static
  6717. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  6718. struct cdp_txrx_stats_req *req)
  6719. {
  6720. int host_stats;
  6721. int fw_stats;
  6722. enum cdp_stats stats;
  6723. int num_stats;
  6724. if (!vdev || !req) {
  6725. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6726. "Invalid vdev/req instance");
  6727. return QDF_STATUS_E_INVAL;
  6728. }
  6729. stats = req->stats;
  6730. if (stats >= CDP_TXRX_MAX_STATS)
  6731. return QDF_STATUS_E_INVAL;
  6732. /*
  6733. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  6734. * has to be updated if new FW HTT stats added
  6735. */
  6736. if (stats > CDP_TXRX_STATS_HTT_MAX)
  6737. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  6738. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  6739. if (stats >= num_stats) {
  6740. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6741. "%s: Invalid stats option: %d", __func__, stats);
  6742. return QDF_STATUS_E_INVAL;
  6743. }
  6744. req->stats = stats;
  6745. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  6746. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  6747. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6748. "stats: %u fw_stats_type: %d host_stats: %d",
  6749. stats, fw_stats, host_stats);
  6750. if (fw_stats != TXRX_FW_STATS_INVALID) {
  6751. /* update request with FW stats type */
  6752. req->stats = fw_stats;
  6753. return dp_fw_stats_process(vdev, req);
  6754. }
  6755. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  6756. (host_stats <= TXRX_HOST_STATS_MAX))
  6757. return dp_print_host_stats(vdev, req);
  6758. else
  6759. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6760. "Wrong Input for TxRx Stats");
  6761. return QDF_STATUS_SUCCESS;
  6762. }
  6763. /*
  6764. * dp_print_napi_stats(): NAPI stats
  6765. * @soc - soc handle
  6766. */
  6767. static void dp_print_napi_stats(struct dp_soc *soc)
  6768. {
  6769. hif_print_napi_stats(soc->hif_handle);
  6770. }
  6771. /*
  6772. * dp_print_per_ring_stats(): Packet count per ring
  6773. * @soc - soc handle
  6774. */
  6775. static void dp_print_per_ring_stats(struct dp_soc *soc)
  6776. {
  6777. uint8_t ring;
  6778. uint16_t core;
  6779. uint64_t total_packets;
  6780. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  6781. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  6782. total_packets = 0;
  6783. DP_TRACE_STATS(INFO_HIGH,
  6784. "Packets on ring %u:", ring);
  6785. for (core = 0; core < NR_CPUS; core++) {
  6786. DP_TRACE_STATS(INFO_HIGH,
  6787. "Packets arriving on core %u: %llu",
  6788. core,
  6789. soc->stats.rx.ring_packets[core][ring]);
  6790. total_packets += soc->stats.rx.ring_packets[core][ring];
  6791. }
  6792. DP_TRACE_STATS(INFO_HIGH,
  6793. "Total packets on ring %u: %llu",
  6794. ring, total_packets);
  6795. }
  6796. }
  6797. /*
  6798. * dp_txrx_path_stats() - Function to display dump stats
  6799. * @soc - soc handle
  6800. *
  6801. * return: none
  6802. */
  6803. static void dp_txrx_path_stats(struct dp_soc *soc)
  6804. {
  6805. uint8_t error_code;
  6806. uint8_t loop_pdev;
  6807. struct dp_pdev *pdev;
  6808. uint8_t i;
  6809. if (!soc) {
  6810. DP_TRACE(ERROR, "%s: Invalid access",
  6811. __func__);
  6812. return;
  6813. }
  6814. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  6815. pdev = soc->pdev_list[loop_pdev];
  6816. dp_aggregate_pdev_stats(pdev);
  6817. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  6818. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  6819. pdev->stats.tx_i.rcvd.num,
  6820. pdev->stats.tx_i.rcvd.bytes);
  6821. DP_TRACE_STATS(INFO_HIGH,
  6822. "processed from host: %u msdus (%llu bytes)",
  6823. pdev->stats.tx_i.processed.num,
  6824. pdev->stats.tx_i.processed.bytes);
  6825. DP_TRACE_STATS(INFO_HIGH,
  6826. "successfully transmitted: %u msdus (%llu bytes)",
  6827. pdev->stats.tx.tx_success.num,
  6828. pdev->stats.tx.tx_success.bytes);
  6829. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  6830. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  6831. pdev->stats.tx_i.dropped.dropped_pkt.num);
  6832. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  6833. pdev->stats.tx_i.dropped.desc_na.num);
  6834. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  6835. pdev->stats.tx_i.dropped.ring_full);
  6836. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  6837. pdev->stats.tx_i.dropped.enqueue_fail);
  6838. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  6839. pdev->stats.tx_i.dropped.dma_error);
  6840. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  6841. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  6842. pdev->stats.tx.tx_failed);
  6843. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  6844. pdev->stats.tx.dropped.age_out);
  6845. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  6846. pdev->stats.tx.dropped.fw_rem.num);
  6847. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  6848. pdev->stats.tx.dropped.fw_rem.bytes);
  6849. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  6850. pdev->stats.tx.dropped.fw_rem_tx);
  6851. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  6852. pdev->stats.tx.dropped.fw_rem_notx);
  6853. DP_TRACE_STATS(INFO_HIGH, "peer_invalid: %u",
  6854. pdev->soc->stats.tx.tx_invalid_peer.num);
  6855. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  6856. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6857. pdev->stats.tx_comp_histogram.pkts_1);
  6858. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6859. pdev->stats.tx_comp_histogram.pkts_2_20);
  6860. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6861. pdev->stats.tx_comp_histogram.pkts_21_40);
  6862. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6863. pdev->stats.tx_comp_histogram.pkts_41_60);
  6864. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6865. pdev->stats.tx_comp_histogram.pkts_61_80);
  6866. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6867. pdev->stats.tx_comp_histogram.pkts_81_100);
  6868. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6869. pdev->stats.tx_comp_histogram.pkts_101_200);
  6870. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6871. pdev->stats.tx_comp_histogram.pkts_201_plus);
  6872. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  6873. DP_TRACE_STATS(INFO_HIGH,
  6874. "delivered %u msdus ( %llu bytes),",
  6875. pdev->stats.rx.to_stack.num,
  6876. pdev->stats.rx.to_stack.bytes);
  6877. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  6878. DP_TRACE_STATS(INFO_HIGH,
  6879. "received on reo[%d] %u msdus( %llu bytes),",
  6880. i, pdev->stats.rx.rcvd_reo[i].num,
  6881. pdev->stats.rx.rcvd_reo[i].bytes);
  6882. DP_TRACE_STATS(INFO_HIGH,
  6883. "intra-bss packets %u msdus ( %llu bytes),",
  6884. pdev->stats.rx.intra_bss.pkts.num,
  6885. pdev->stats.rx.intra_bss.pkts.bytes);
  6886. DP_TRACE_STATS(INFO_HIGH,
  6887. "intra-bss fails %u msdus ( %llu bytes),",
  6888. pdev->stats.rx.intra_bss.fail.num,
  6889. pdev->stats.rx.intra_bss.fail.bytes);
  6890. DP_TRACE_STATS(INFO_HIGH,
  6891. "raw packets %u msdus ( %llu bytes),",
  6892. pdev->stats.rx.raw.num,
  6893. pdev->stats.rx.raw.bytes);
  6894. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  6895. pdev->stats.rx.err.mic_err);
  6896. DP_TRACE_STATS(INFO_HIGH, "peer invalid %u",
  6897. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  6898. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  6899. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  6900. pdev->soc->stats.rx.err.invalid_rbm);
  6901. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  6902. pdev->soc->stats.rx.err.hal_ring_access_fail);
  6903. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  6904. error_code++) {
  6905. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  6906. continue;
  6907. DP_TRACE_STATS(INFO_HIGH,
  6908. "Reo error number (%u): %u msdus",
  6909. error_code,
  6910. pdev->soc->stats.rx.err
  6911. .reo_error[error_code]);
  6912. }
  6913. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  6914. error_code++) {
  6915. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  6916. continue;
  6917. DP_TRACE_STATS(INFO_HIGH,
  6918. "Rxdma error number (%u): %u msdus",
  6919. error_code,
  6920. pdev->soc->stats.rx.err
  6921. .rxdma_error[error_code]);
  6922. }
  6923. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  6924. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6925. pdev->stats.rx_ind_histogram.pkts_1);
  6926. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6927. pdev->stats.rx_ind_histogram.pkts_2_20);
  6928. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6929. pdev->stats.rx_ind_histogram.pkts_21_40);
  6930. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6931. pdev->stats.rx_ind_histogram.pkts_41_60);
  6932. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6933. pdev->stats.rx_ind_histogram.pkts_61_80);
  6934. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6935. pdev->stats.rx_ind_histogram.pkts_81_100);
  6936. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6937. pdev->stats.rx_ind_histogram.pkts_101_200);
  6938. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6939. pdev->stats.rx_ind_histogram.pkts_201_plus);
  6940. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  6941. __func__,
  6942. pdev->soc->wlan_cfg_ctx
  6943. ->tso_enabled,
  6944. pdev->soc->wlan_cfg_ctx
  6945. ->lro_enabled,
  6946. pdev->soc->wlan_cfg_ctx
  6947. ->rx_hash,
  6948. pdev->soc->wlan_cfg_ctx
  6949. ->napi_enabled);
  6950. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6951. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  6952. __func__,
  6953. pdev->soc->wlan_cfg_ctx
  6954. ->tx_flow_stop_queue_threshold,
  6955. pdev->soc->wlan_cfg_ctx
  6956. ->tx_flow_start_queue_offset);
  6957. #endif
  6958. }
  6959. }
  6960. /*
  6961. * dp_txrx_dump_stats() - Dump statistics
  6962. * @value - Statistics option
  6963. */
  6964. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  6965. enum qdf_stats_verbosity_level level)
  6966. {
  6967. struct dp_soc *soc =
  6968. (struct dp_soc *)psoc;
  6969. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6970. if (!soc) {
  6971. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6972. "%s: soc is NULL", __func__);
  6973. return QDF_STATUS_E_INVAL;
  6974. }
  6975. switch (value) {
  6976. case CDP_TXRX_PATH_STATS:
  6977. dp_txrx_path_stats(soc);
  6978. break;
  6979. case CDP_RX_RING_STATS:
  6980. dp_print_per_ring_stats(soc);
  6981. break;
  6982. case CDP_TXRX_TSO_STATS:
  6983. /* TODO: NOT IMPLEMENTED */
  6984. break;
  6985. case CDP_DUMP_TX_FLOW_POOL_INFO:
  6986. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  6987. break;
  6988. case CDP_DP_NAPI_STATS:
  6989. dp_print_napi_stats(soc);
  6990. break;
  6991. case CDP_TXRX_DESC_STATS:
  6992. /* TODO: NOT IMPLEMENTED */
  6993. break;
  6994. default:
  6995. status = QDF_STATUS_E_INVAL;
  6996. break;
  6997. }
  6998. return status;
  6999. }
  7000. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7001. /**
  7002. * dp_update_flow_control_parameters() - API to store datapath
  7003. * config parameters
  7004. * @soc: soc handle
  7005. * @cfg: ini parameter handle
  7006. *
  7007. * Return: void
  7008. */
  7009. static inline
  7010. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7011. struct cdp_config_params *params)
  7012. {
  7013. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7014. params->tx_flow_stop_queue_threshold;
  7015. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7016. params->tx_flow_start_queue_offset;
  7017. }
  7018. #else
  7019. static inline
  7020. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7021. struct cdp_config_params *params)
  7022. {
  7023. }
  7024. #endif
  7025. /**
  7026. * dp_update_config_parameters() - API to store datapath
  7027. * config parameters
  7028. * @soc: soc handle
  7029. * @cfg: ini parameter handle
  7030. *
  7031. * Return: status
  7032. */
  7033. static
  7034. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7035. struct cdp_config_params *params)
  7036. {
  7037. struct dp_soc *soc = (struct dp_soc *)psoc;
  7038. if (!(soc)) {
  7039. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7040. "%s: Invalid handle", __func__);
  7041. return QDF_STATUS_E_INVAL;
  7042. }
  7043. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7044. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7045. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7046. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7047. params->tcp_udp_checksumoffload;
  7048. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7049. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7050. dp_update_flow_control_parameters(soc, params);
  7051. return QDF_STATUS_SUCCESS;
  7052. }
  7053. /**
  7054. * dp_txrx_set_wds_rx_policy() - API to store datapath
  7055. * config parameters
  7056. * @vdev_handle - datapath vdev handle
  7057. * @cfg: ini parameter handle
  7058. *
  7059. * Return: status
  7060. */
  7061. #ifdef WDS_VENDOR_EXTENSION
  7062. void
  7063. dp_txrx_set_wds_rx_policy(
  7064. struct cdp_vdev *vdev_handle,
  7065. u_int32_t val)
  7066. {
  7067. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7068. struct dp_peer *peer;
  7069. if (vdev->opmode == wlan_op_mode_ap) {
  7070. /* for ap, set it on bss_peer */
  7071. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7072. if (peer->bss_peer) {
  7073. peer->wds_ecm.wds_rx_filter = 1;
  7074. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7075. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7076. break;
  7077. }
  7078. }
  7079. } else if (vdev->opmode == wlan_op_mode_sta) {
  7080. peer = TAILQ_FIRST(&vdev->peer_list);
  7081. peer->wds_ecm.wds_rx_filter = 1;
  7082. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7083. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7084. }
  7085. }
  7086. /**
  7087. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  7088. *
  7089. * @peer_handle - datapath peer handle
  7090. * @wds_tx_ucast: policy for unicast transmission
  7091. * @wds_tx_mcast: policy for multicast transmission
  7092. *
  7093. * Return: void
  7094. */
  7095. void
  7096. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  7097. int wds_tx_ucast, int wds_tx_mcast)
  7098. {
  7099. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7100. if (wds_tx_ucast || wds_tx_mcast) {
  7101. peer->wds_enabled = 1;
  7102. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  7103. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  7104. } else {
  7105. peer->wds_enabled = 0;
  7106. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  7107. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  7108. }
  7109. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7110. FL("Policy Update set to :\
  7111. peer->wds_enabled %d\
  7112. peer->wds_ecm.wds_tx_ucast_4addr %d\
  7113. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  7114. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  7115. peer->wds_ecm.wds_tx_mcast_4addr);
  7116. return;
  7117. }
  7118. #endif
  7119. static struct cdp_wds_ops dp_ops_wds = {
  7120. .vdev_set_wds = dp_vdev_set_wds,
  7121. #ifdef WDS_VENDOR_EXTENSION
  7122. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7123. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  7124. #endif
  7125. };
  7126. /*
  7127. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  7128. * @vdev_handle - datapath vdev handle
  7129. * @callback - callback function
  7130. * @ctxt: callback context
  7131. *
  7132. */
  7133. static void
  7134. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  7135. ol_txrx_data_tx_cb callback, void *ctxt)
  7136. {
  7137. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7138. vdev->tx_non_std_data_callback.func = callback;
  7139. vdev->tx_non_std_data_callback.ctxt = ctxt;
  7140. }
  7141. /**
  7142. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  7143. * @pdev_hdl: datapath pdev handle
  7144. *
  7145. * Return: opaque pointer to dp txrx handle
  7146. */
  7147. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  7148. {
  7149. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7150. return pdev->dp_txrx_handle;
  7151. }
  7152. /**
  7153. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  7154. * @pdev_hdl: datapath pdev handle
  7155. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  7156. *
  7157. * Return: void
  7158. */
  7159. static void
  7160. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7161. {
  7162. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7163. pdev->dp_txrx_handle = dp_txrx_hdl;
  7164. }
  7165. /**
  7166. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7167. * @soc_handle: datapath soc handle
  7168. *
  7169. * Return: opaque pointer to external dp (non-core DP)
  7170. */
  7171. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7172. {
  7173. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7174. return soc->external_txrx_handle;
  7175. }
  7176. /**
  7177. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7178. * @soc_handle: datapath soc handle
  7179. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7180. *
  7181. * Return: void
  7182. */
  7183. static void
  7184. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7185. {
  7186. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7187. soc->external_txrx_handle = txrx_handle;
  7188. }
  7189. /**
  7190. * dp_get_cfg_capabilities() - get dp capabilities
  7191. * @soc_handle: datapath soc handle
  7192. * @dp_caps: enum for dp capabilities
  7193. *
  7194. * Return: bool to determine if dp caps is enabled
  7195. */
  7196. static bool
  7197. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7198. enum cdp_capabilities dp_caps)
  7199. {
  7200. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7201. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7202. }
  7203. #ifdef FEATURE_AST
  7204. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7205. {
  7206. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  7207. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  7208. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7209. /*
  7210. * For BSS peer, new peer is not created on alloc_node if the
  7211. * peer with same address already exists , instead refcnt is
  7212. * increased for existing peer. Correspondingly in delete path,
  7213. * only refcnt is decreased; and peer is only deleted , when all
  7214. * references are deleted. So delete_in_progress should not be set
  7215. * for bss_peer, unless only 2 reference remains (peer map reference
  7216. * and peer hash table reference).
  7217. */
  7218. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  7219. return;
  7220. }
  7221. peer->delete_in_progress = true;
  7222. dp_peer_delete_ast_entries(soc, peer);
  7223. }
  7224. #endif
  7225. #ifdef ATH_SUPPORT_NAC_RSSI
  7226. /**
  7227. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7228. * @vdev_hdl: DP vdev handle
  7229. * @rssi: rssi value
  7230. *
  7231. * Return: 0 for success. nonzero for failure.
  7232. */
  7233. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7234. char *mac_addr,
  7235. uint8_t *rssi)
  7236. {
  7237. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7238. struct dp_pdev *pdev = vdev->pdev;
  7239. struct dp_neighbour_peer *peer = NULL;
  7240. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7241. *rssi = 0;
  7242. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7243. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7244. neighbour_peer_list_elem) {
  7245. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7246. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  7247. *rssi = peer->rssi;
  7248. status = QDF_STATUS_SUCCESS;
  7249. break;
  7250. }
  7251. }
  7252. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7253. return status;
  7254. }
  7255. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7256. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7257. uint8_t chan_num)
  7258. {
  7259. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7260. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7261. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7262. pdev->nac_rssi_filtering = 1;
  7263. /* Store address of NAC (neighbour peer) which will be checked
  7264. * against TA of received packets.
  7265. */
  7266. if (cmd == CDP_NAC_PARAM_ADD) {
  7267. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7268. client_macaddr);
  7269. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7270. dp_update_filter_neighbour_peers(vdev_handle,
  7271. DP_NAC_PARAM_DEL,
  7272. client_macaddr);
  7273. }
  7274. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7275. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7276. ((void *)vdev->pdev->ctrl_pdev,
  7277. vdev->vdev_id, cmd, bssid);
  7278. return QDF_STATUS_SUCCESS;
  7279. }
  7280. #endif
  7281. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7282. uint32_t max_peers,
  7283. bool peer_map_unmap_v2)
  7284. {
  7285. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7286. soc->max_peers = max_peers;
  7287. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  7288. if (dp_peer_find_attach(soc))
  7289. return QDF_STATUS_E_FAILURE;
  7290. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7291. return QDF_STATUS_SUCCESS;
  7292. }
  7293. /**
  7294. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7295. * @dp_pdev: dp pdev handle
  7296. * @ctrl_pdev: UMAC ctrl pdev handle
  7297. *
  7298. * Return: void
  7299. */
  7300. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7301. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7302. {
  7303. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7304. pdev->ctrl_pdev = ctrl_pdev;
  7305. }
  7306. /*
  7307. * dp_get_cfg() - get dp cfg
  7308. * @soc: cdp soc handle
  7309. * @cfg: cfg enum
  7310. *
  7311. * Return: cfg value
  7312. */
  7313. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7314. {
  7315. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7316. uint32_t value = 0;
  7317. switch (cfg) {
  7318. case cfg_dp_enable_data_stall:
  7319. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7320. break;
  7321. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7322. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7323. break;
  7324. case cfg_dp_tso_enable:
  7325. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7326. break;
  7327. case cfg_dp_lro_enable:
  7328. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7329. break;
  7330. case cfg_dp_gro_enable:
  7331. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7332. break;
  7333. case cfg_dp_tx_flow_start_queue_offset:
  7334. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7335. break;
  7336. case cfg_dp_tx_flow_stop_queue_threshold:
  7337. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7338. break;
  7339. case cfg_dp_disable_intra_bss_fwd:
  7340. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7341. break;
  7342. default:
  7343. value = 0;
  7344. }
  7345. return value;
  7346. }
  7347. static struct cdp_cmn_ops dp_ops_cmn = {
  7348. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  7349. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  7350. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  7351. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  7352. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  7353. .txrx_peer_create = dp_peer_create_wifi3,
  7354. .txrx_peer_setup = dp_peer_setup_wifi3,
  7355. #ifdef FEATURE_AST
  7356. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  7357. #else
  7358. .txrx_peer_teardown = NULL,
  7359. #endif
  7360. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  7361. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  7362. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  7363. .txrx_peer_ast_hash_find_soc = dp_peer_ast_hash_find_soc_wifi3,
  7364. .txrx_peer_ast_hash_find_by_pdevid =
  7365. dp_peer_ast_hash_find_by_pdevid_wifi3,
  7366. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  7367. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  7368. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  7369. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  7370. .txrx_peer_ast_get_peer = dp_peer_ast_get_peer_wifi3,
  7371. .txrx_peer_ast_get_nexthop_peer_id =
  7372. dp_peer_ast_get_nexhop_peer_id_wifi3,
  7373. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  7374. .txrx_peer_ast_set_cp_ctx = dp_peer_ast_set_cp_ctx_wifi3,
  7375. .txrx_peer_ast_get_cp_ctx = dp_peer_ast_get_cp_ctx_wifi3,
  7376. .txrx_peer_ast_get_wmi_sent = dp_peer_ast_get_wmi_sent_wifi3,
  7377. .txrx_peer_ast_free_entry = dp_peer_ast_free_entry_wifi3,
  7378. #endif
  7379. .txrx_peer_delete = dp_peer_delete_wifi3,
  7380. .txrx_vdev_register = dp_vdev_register_wifi3,
  7381. .txrx_soc_detach = dp_soc_detach_wifi3,
  7382. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  7383. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  7384. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  7385. .txrx_ath_getstats = dp_get_device_stats,
  7386. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  7387. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  7388. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  7389. .delba_process = dp_delba_process_wifi3,
  7390. .set_addba_response = dp_set_addba_response,
  7391. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  7392. .flush_cache_rx_queue = NULL,
  7393. /* TODO: get API's for dscp-tid need to be added*/
  7394. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  7395. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  7396. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  7397. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  7398. .txrx_get_total_per = dp_get_total_per,
  7399. .txrx_stats_request = dp_txrx_stats_request,
  7400. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  7401. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  7402. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  7403. .txrx_set_nac = dp_set_nac,
  7404. .txrx_get_tx_pending = dp_get_tx_pending,
  7405. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  7406. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  7407. .display_stats = dp_txrx_dump_stats,
  7408. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  7409. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  7410. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  7411. .txrx_intr_detach = dp_soc_interrupt_detach,
  7412. .set_pn_check = dp_set_pn_check_wifi3,
  7413. .update_config_parameters = dp_update_config_parameters,
  7414. /* TODO: Add other functions */
  7415. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  7416. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  7417. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  7418. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  7419. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  7420. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  7421. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  7422. .tx_send = dp_tx_send,
  7423. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  7424. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  7425. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  7426. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  7427. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  7428. .txrx_get_os_rx_handles_from_vdev =
  7429. dp_get_os_rx_handles_from_vdev_wifi3,
  7430. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  7431. .get_dp_capabilities = dp_get_cfg_capabilities,
  7432. .txrx_get_cfg = dp_get_cfg,
  7433. };
  7434. static struct cdp_ctrl_ops dp_ops_ctrl = {
  7435. .txrx_peer_authorize = dp_peer_authorize,
  7436. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  7437. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  7438. #ifdef MESH_MODE_SUPPORT
  7439. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  7440. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  7441. #endif
  7442. .txrx_set_vdev_param = dp_set_vdev_param,
  7443. .txrx_peer_set_nawds = dp_peer_set_nawds,
  7444. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  7445. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  7446. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  7447. .txrx_update_filter_neighbour_peers =
  7448. dp_update_filter_neighbour_peers,
  7449. .txrx_get_sec_type = dp_get_sec_type,
  7450. /* TODO: Add other functions */
  7451. .txrx_wdi_event_sub = dp_wdi_event_sub,
  7452. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  7453. #ifdef WDI_EVENT_ENABLE
  7454. .txrx_get_pldev = dp_get_pldev,
  7455. #endif
  7456. .txrx_set_pdev_param = dp_set_pdev_param,
  7457. #ifdef ATH_SUPPORT_NAC_RSSI
  7458. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  7459. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  7460. #endif
  7461. .set_key = dp_set_michael_key,
  7462. .txrx_get_vdev_param = dp_get_vdev_param,
  7463. };
  7464. static struct cdp_me_ops dp_ops_me = {
  7465. #ifdef ATH_SUPPORT_IQUE
  7466. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  7467. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  7468. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  7469. #endif
  7470. .tx_me_find_ast_entry = NULL,
  7471. };
  7472. static struct cdp_mon_ops dp_ops_mon = {
  7473. .txrx_monitor_set_filter_ucast_data = NULL,
  7474. .txrx_monitor_set_filter_mcast_data = NULL,
  7475. .txrx_monitor_set_filter_non_data = NULL,
  7476. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  7477. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  7478. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  7479. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  7480. /* Added support for HK advance filter */
  7481. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  7482. };
  7483. static struct cdp_host_stats_ops dp_ops_host_stats = {
  7484. .txrx_per_peer_stats = dp_get_host_peer_stats,
  7485. .get_fw_peer_stats = dp_get_fw_peer_stats,
  7486. .get_htt_stats = dp_get_htt_stats,
  7487. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  7488. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  7489. .txrx_stats_publish = dp_txrx_stats_publish,
  7490. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  7491. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  7492. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  7493. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  7494. /* TODO */
  7495. };
  7496. static struct cdp_raw_ops dp_ops_raw = {
  7497. /* TODO */
  7498. };
  7499. #ifdef CONFIG_WIN
  7500. static struct cdp_pflow_ops dp_ops_pflow = {
  7501. /* TODO */
  7502. };
  7503. #endif /* CONFIG_WIN */
  7504. #ifdef FEATURE_RUNTIME_PM
  7505. /**
  7506. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  7507. * @opaque_pdev: DP pdev context
  7508. *
  7509. * DP is ready to runtime suspend if there are no pending TX packets.
  7510. *
  7511. * Return: QDF_STATUS
  7512. */
  7513. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  7514. {
  7515. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7516. struct dp_soc *soc = pdev->soc;
  7517. /* Abort if there are any pending TX packets */
  7518. if (dp_get_tx_pending(opaque_pdev) > 0) {
  7519. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7520. FL("Abort suspend due to pending TX packets"));
  7521. return QDF_STATUS_E_AGAIN;
  7522. }
  7523. if (soc->intr_mode == DP_INTR_POLL)
  7524. qdf_timer_stop(&soc->int_timer);
  7525. return QDF_STATUS_SUCCESS;
  7526. }
  7527. /**
  7528. * dp_runtime_resume() - ensure DP is ready to runtime resume
  7529. * @opaque_pdev: DP pdev context
  7530. *
  7531. * Resume DP for runtime PM.
  7532. *
  7533. * Return: QDF_STATUS
  7534. */
  7535. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  7536. {
  7537. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7538. struct dp_soc *soc = pdev->soc;
  7539. void *hal_srng;
  7540. int i;
  7541. if (soc->intr_mode == DP_INTR_POLL)
  7542. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7543. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  7544. hal_srng = soc->tcl_data_ring[i].hal_srng;
  7545. if (hal_srng) {
  7546. /* We actually only need to acquire the lock */
  7547. hal_srng_access_start(soc->hal_soc, hal_srng);
  7548. /* Update SRC ring head pointer for HW to send
  7549. all pending packets */
  7550. hal_srng_access_end(soc->hal_soc, hal_srng);
  7551. }
  7552. }
  7553. return QDF_STATUS_SUCCESS;
  7554. }
  7555. #endif /* FEATURE_RUNTIME_PM */
  7556. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  7557. {
  7558. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7559. struct dp_soc *soc = pdev->soc;
  7560. if (soc->intr_mode == DP_INTR_POLL)
  7561. qdf_timer_stop(&soc->int_timer);
  7562. return QDF_STATUS_SUCCESS;
  7563. }
  7564. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  7565. {
  7566. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7567. struct dp_soc *soc = pdev->soc;
  7568. if (soc->intr_mode == DP_INTR_POLL)
  7569. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7570. return QDF_STATUS_SUCCESS;
  7571. }
  7572. #ifndef CONFIG_WIN
  7573. static struct cdp_misc_ops dp_ops_misc = {
  7574. .tx_non_std = dp_tx_non_std,
  7575. .get_opmode = dp_get_opmode,
  7576. #ifdef FEATURE_RUNTIME_PM
  7577. .runtime_suspend = dp_runtime_suspend,
  7578. .runtime_resume = dp_runtime_resume,
  7579. #endif /* FEATURE_RUNTIME_PM */
  7580. .pkt_log_init = dp_pkt_log_init,
  7581. .pkt_log_con_service = dp_pkt_log_con_service,
  7582. };
  7583. static struct cdp_flowctl_ops dp_ops_flowctl = {
  7584. /* WIFI 3.0 DP implement as required. */
  7585. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7586. .flow_pool_map_handler = dp_tx_flow_pool_map,
  7587. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  7588. .register_pause_cb = dp_txrx_register_pause_cb,
  7589. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  7590. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  7591. };
  7592. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  7593. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7594. };
  7595. #ifdef IPA_OFFLOAD
  7596. static struct cdp_ipa_ops dp_ops_ipa = {
  7597. .ipa_get_resource = dp_ipa_get_resource,
  7598. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  7599. .ipa_op_response = dp_ipa_op_response,
  7600. .ipa_register_op_cb = dp_ipa_register_op_cb,
  7601. .ipa_get_stat = dp_ipa_get_stat,
  7602. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  7603. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  7604. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  7605. .ipa_setup = dp_ipa_setup,
  7606. .ipa_cleanup = dp_ipa_cleanup,
  7607. .ipa_setup_iface = dp_ipa_setup_iface,
  7608. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  7609. .ipa_enable_pipes = dp_ipa_enable_pipes,
  7610. .ipa_disable_pipes = dp_ipa_disable_pipes,
  7611. .ipa_set_perf_level = dp_ipa_set_perf_level
  7612. };
  7613. #endif
  7614. static struct cdp_bus_ops dp_ops_bus = {
  7615. .bus_suspend = dp_bus_suspend,
  7616. .bus_resume = dp_bus_resume
  7617. };
  7618. static struct cdp_ocb_ops dp_ops_ocb = {
  7619. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7620. };
  7621. static struct cdp_throttle_ops dp_ops_throttle = {
  7622. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7623. };
  7624. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  7625. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7626. };
  7627. static struct cdp_cfg_ops dp_ops_cfg = {
  7628. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7629. };
  7630. /*
  7631. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  7632. * @dev: physical device instance
  7633. * @peer_mac_addr: peer mac address
  7634. * @local_id: local id for the peer
  7635. * @debug_id: to track enum peer access
  7636. *
  7637. * Return: peer instance pointer
  7638. */
  7639. static inline void *
  7640. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  7641. uint8_t *local_id,
  7642. enum peer_debug_id_type debug_id)
  7643. {
  7644. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  7645. struct dp_peer *peer;
  7646. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  7647. if (!peer)
  7648. return NULL;
  7649. *local_id = peer->local_id;
  7650. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  7651. return peer;
  7652. }
  7653. /*
  7654. * dp_peer_release_ref - release peer ref count
  7655. * @peer: peer handle
  7656. * @debug_id: to track enum peer access
  7657. *
  7658. * Return: None
  7659. */
  7660. static inline
  7661. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  7662. {
  7663. dp_peer_unref_delete(peer);
  7664. }
  7665. static struct cdp_peer_ops dp_ops_peer = {
  7666. .register_peer = dp_register_peer,
  7667. .clear_peer = dp_clear_peer,
  7668. .find_peer_by_addr = dp_find_peer_by_addr,
  7669. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  7670. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  7671. .peer_release_ref = dp_peer_release_ref,
  7672. .local_peer_id = dp_local_peer_id,
  7673. .peer_find_by_local_id = dp_peer_find_by_local_id,
  7674. .peer_state_update = dp_peer_state_update,
  7675. .get_vdevid = dp_get_vdevid,
  7676. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  7677. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  7678. .get_vdev_for_peer = dp_get_vdev_for_peer,
  7679. .get_peer_state = dp_get_peer_state,
  7680. };
  7681. #endif
  7682. static struct cdp_ops dp_txrx_ops = {
  7683. .cmn_drv_ops = &dp_ops_cmn,
  7684. .ctrl_ops = &dp_ops_ctrl,
  7685. .me_ops = &dp_ops_me,
  7686. .mon_ops = &dp_ops_mon,
  7687. .host_stats_ops = &dp_ops_host_stats,
  7688. .wds_ops = &dp_ops_wds,
  7689. .raw_ops = &dp_ops_raw,
  7690. #ifdef CONFIG_WIN
  7691. .pflow_ops = &dp_ops_pflow,
  7692. #endif /* CONFIG_WIN */
  7693. #ifndef CONFIG_WIN
  7694. .misc_ops = &dp_ops_misc,
  7695. .cfg_ops = &dp_ops_cfg,
  7696. .flowctl_ops = &dp_ops_flowctl,
  7697. .l_flowctl_ops = &dp_ops_l_flowctl,
  7698. #ifdef IPA_OFFLOAD
  7699. .ipa_ops = &dp_ops_ipa,
  7700. #endif
  7701. .bus_ops = &dp_ops_bus,
  7702. .ocb_ops = &dp_ops_ocb,
  7703. .peer_ops = &dp_ops_peer,
  7704. .throttle_ops = &dp_ops_throttle,
  7705. .mob_stats_ops = &dp_ops_mob_stats,
  7706. #endif
  7707. };
  7708. /*
  7709. * dp_soc_set_txrx_ring_map()
  7710. * @dp_soc: DP handler for soc
  7711. *
  7712. * Return: Void
  7713. */
  7714. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  7715. {
  7716. uint32_t i;
  7717. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  7718. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  7719. }
  7720. }
  7721. #ifdef QCA_WIFI_QCA8074
  7722. /**
  7723. * dp_soc_attach_wifi3() - Attach txrx SOC
  7724. * @ctrl_psoc: Opaque SOC handle from control plane
  7725. * @htc_handle: Opaque HTC handle
  7726. * @hif_handle: Opaque HIF handle
  7727. * @qdf_osdev: QDF device
  7728. * @ol_ops: Offload Operations
  7729. * @device_id: Device ID
  7730. *
  7731. * Return: DP SOC handle on success, NULL on failure
  7732. */
  7733. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  7734. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  7735. struct ol_if_ops *ol_ops, uint16_t device_id)
  7736. {
  7737. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  7738. int target_type;
  7739. int int_ctx;
  7740. if (!soc) {
  7741. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7742. FL("DP SOC memory allocation failed"));
  7743. goto fail0;
  7744. }
  7745. int_ctx = 0;
  7746. soc->device_id = device_id;
  7747. soc->cdp_soc.ops = &dp_txrx_ops;
  7748. soc->cdp_soc.ol_ops = ol_ops;
  7749. soc->ctrl_psoc = ctrl_psoc;
  7750. soc->osdev = qdf_osdev;
  7751. soc->hif_handle = hif_handle;
  7752. soc->hal_soc = hif_get_hal_handle(hif_handle);
  7753. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  7754. soc->hal_soc, qdf_osdev);
  7755. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  7756. if (!soc->htt_handle) {
  7757. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7758. FL("HTT attach failed"));
  7759. goto fail1;
  7760. }
  7761. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  7762. if (!soc->wlan_cfg_ctx) {
  7763. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7764. FL("wlan_cfg_soc_attach failed"));
  7765. goto fail2;
  7766. }
  7767. target_type = hal_get_target_type(soc->hal_soc);
  7768. switch (target_type) {
  7769. case TARGET_TYPE_QCA6290:
  7770. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7771. REO_DST_RING_SIZE_QCA6290);
  7772. soc->ast_override_support = 1;
  7773. break;
  7774. #ifdef QCA_WIFI_QCA6390
  7775. case TARGET_TYPE_QCA6390:
  7776. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7777. REO_DST_RING_SIZE_QCA6290);
  7778. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7779. soc->ast_override_support = 1;
  7780. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  7781. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  7782. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  7783. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  7784. }
  7785. }
  7786. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  7787. break;
  7788. #endif
  7789. case TARGET_TYPE_QCA8074:
  7790. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7791. REO_DST_RING_SIZE_QCA8074);
  7792. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7793. soc->hw_nac_monitor_support = 1;
  7794. break;
  7795. case TARGET_TYPE_QCA8074V2:
  7796. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7797. REO_DST_RING_SIZE_QCA8074);
  7798. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  7799. soc->hw_nac_monitor_support = 1;
  7800. soc->ast_override_support = 1;
  7801. soc->per_tid_basize_max_tid = 8;
  7802. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  7803. break;
  7804. default:
  7805. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  7806. qdf_assert_always(0);
  7807. break;
  7808. }
  7809. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  7810. cfg_get(ctrl_psoc, CFG_DP_RX_HASH));
  7811. soc->cce_disable = false;
  7812. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  7813. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7814. CDP_CFG_MAX_PEER_ID);
  7815. if (ret != -EINVAL) {
  7816. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  7817. }
  7818. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7819. CDP_CFG_CCE_DISABLE);
  7820. if (ret == 1)
  7821. soc->cce_disable = true;
  7822. }
  7823. qdf_spinlock_create(&soc->peer_ref_mutex);
  7824. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  7825. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  7826. /* fill the tx/rx cpu ring map*/
  7827. dp_soc_set_txrx_ring_map(soc);
  7828. qdf_spinlock_create(&soc->htt_stats.lock);
  7829. /* initialize work queue for stats processing */
  7830. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  7831. return (void *)soc;
  7832. fail2:
  7833. htt_soc_detach(soc->htt_handle);
  7834. fail1:
  7835. qdf_mem_free(soc);
  7836. fail0:
  7837. return NULL;
  7838. }
  7839. #endif
  7840. /*
  7841. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  7842. *
  7843. * @soc: handle to DP soc
  7844. * @mac_id: MAC id
  7845. *
  7846. * Return: Return pdev corresponding to MAC
  7847. */
  7848. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  7849. {
  7850. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  7851. return soc->pdev_list[mac_id];
  7852. /* Typically for MCL as there only 1 PDEV*/
  7853. return soc->pdev_list[0];
  7854. }
  7855. /*
  7856. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  7857. * @soc: DP SoC context
  7858. * @max_mac_rings: No of MAC rings
  7859. *
  7860. * Return: None
  7861. */
  7862. static
  7863. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  7864. int *max_mac_rings)
  7865. {
  7866. bool dbs_enable = false;
  7867. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  7868. dbs_enable = soc->cdp_soc.ol_ops->
  7869. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  7870. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  7871. }
  7872. /*
  7873. * dp_set_pktlog_wifi3() - attach txrx vdev
  7874. * @pdev: Datapath PDEV handle
  7875. * @event: which event's notifications are being subscribed to
  7876. * @enable: WDI event subscribe or not. (True or False)
  7877. *
  7878. * Return: Success, NULL on failure
  7879. */
  7880. #ifdef WDI_EVENT_ENABLE
  7881. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  7882. bool enable)
  7883. {
  7884. struct dp_soc *soc = pdev->soc;
  7885. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  7886. int max_mac_rings = wlan_cfg_get_num_mac_rings
  7887. (pdev->wlan_cfg_ctx);
  7888. uint8_t mac_id = 0;
  7889. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  7890. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7891. FL("Max_mac_rings %d "),
  7892. max_mac_rings);
  7893. if (enable) {
  7894. switch (event) {
  7895. case WDI_EVENT_RX_DESC:
  7896. if (pdev->monitor_vdev) {
  7897. /* Nothing needs to be done if monitor mode is
  7898. * enabled
  7899. */
  7900. return 0;
  7901. }
  7902. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  7903. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  7904. htt_tlv_filter.mpdu_start = 1;
  7905. htt_tlv_filter.msdu_start = 1;
  7906. htt_tlv_filter.msdu_end = 1;
  7907. htt_tlv_filter.mpdu_end = 1;
  7908. htt_tlv_filter.packet_header = 1;
  7909. htt_tlv_filter.attention = 1;
  7910. htt_tlv_filter.ppdu_start = 1;
  7911. htt_tlv_filter.ppdu_end = 1;
  7912. htt_tlv_filter.ppdu_end_user_stats = 1;
  7913. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7914. htt_tlv_filter.ppdu_end_status_done = 1;
  7915. htt_tlv_filter.enable_fp = 1;
  7916. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7917. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7918. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7919. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7920. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7921. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7922. for (mac_id = 0; mac_id < max_mac_rings;
  7923. mac_id++) {
  7924. int mac_for_pdev =
  7925. dp_get_mac_id_for_pdev(mac_id,
  7926. pdev->pdev_id);
  7927. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7928. mac_for_pdev,
  7929. pdev->rxdma_mon_status_ring[mac_id]
  7930. .hal_srng,
  7931. RXDMA_MONITOR_STATUS,
  7932. RX_BUFFER_SIZE,
  7933. &htt_tlv_filter);
  7934. }
  7935. if (soc->reap_timer_init)
  7936. qdf_timer_mod(&soc->mon_reap_timer,
  7937. DP_INTR_POLL_TIMER_MS);
  7938. }
  7939. break;
  7940. case WDI_EVENT_LITE_RX:
  7941. if (pdev->monitor_vdev) {
  7942. /* Nothing needs to be done if monitor mode is
  7943. * enabled
  7944. */
  7945. return 0;
  7946. }
  7947. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  7948. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  7949. htt_tlv_filter.ppdu_start = 1;
  7950. htt_tlv_filter.ppdu_end = 1;
  7951. htt_tlv_filter.ppdu_end_user_stats = 1;
  7952. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7953. htt_tlv_filter.ppdu_end_status_done = 1;
  7954. htt_tlv_filter.mpdu_start = 1;
  7955. htt_tlv_filter.enable_fp = 1;
  7956. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7957. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7958. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7959. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7960. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7961. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7962. for (mac_id = 0; mac_id < max_mac_rings;
  7963. mac_id++) {
  7964. int mac_for_pdev =
  7965. dp_get_mac_id_for_pdev(mac_id,
  7966. pdev->pdev_id);
  7967. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7968. mac_for_pdev,
  7969. pdev->rxdma_mon_status_ring[mac_id]
  7970. .hal_srng,
  7971. RXDMA_MONITOR_STATUS,
  7972. RX_BUFFER_SIZE_PKTLOG_LITE,
  7973. &htt_tlv_filter);
  7974. }
  7975. if (soc->reap_timer_init)
  7976. qdf_timer_mod(&soc->mon_reap_timer,
  7977. DP_INTR_POLL_TIMER_MS);
  7978. }
  7979. break;
  7980. case WDI_EVENT_LITE_T2H:
  7981. if (pdev->monitor_vdev) {
  7982. /* Nothing needs to be done if monitor mode is
  7983. * enabled
  7984. */
  7985. return 0;
  7986. }
  7987. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7988. int mac_for_pdev = dp_get_mac_id_for_pdev(
  7989. mac_id, pdev->pdev_id);
  7990. pdev->pktlog_ppdu_stats = true;
  7991. dp_h2t_cfg_stats_msg_send(pdev,
  7992. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  7993. mac_for_pdev);
  7994. }
  7995. break;
  7996. default:
  7997. /* Nothing needs to be done for other pktlog types */
  7998. break;
  7999. }
  8000. } else {
  8001. switch (event) {
  8002. case WDI_EVENT_RX_DESC:
  8003. case WDI_EVENT_LITE_RX:
  8004. if (pdev->monitor_vdev) {
  8005. /* Nothing needs to be done if monitor mode is
  8006. * enabled
  8007. */
  8008. return 0;
  8009. }
  8010. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  8011. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  8012. for (mac_id = 0; mac_id < max_mac_rings;
  8013. mac_id++) {
  8014. int mac_for_pdev =
  8015. dp_get_mac_id_for_pdev(mac_id,
  8016. pdev->pdev_id);
  8017. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8018. mac_for_pdev,
  8019. pdev->rxdma_mon_status_ring[mac_id]
  8020. .hal_srng,
  8021. RXDMA_MONITOR_STATUS,
  8022. RX_BUFFER_SIZE,
  8023. &htt_tlv_filter);
  8024. }
  8025. if (soc->reap_timer_init)
  8026. qdf_timer_stop(&soc->mon_reap_timer);
  8027. }
  8028. break;
  8029. case WDI_EVENT_LITE_T2H:
  8030. if (pdev->monitor_vdev) {
  8031. /* Nothing needs to be done if monitor mode is
  8032. * enabled
  8033. */
  8034. return 0;
  8035. }
  8036. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  8037. * passing value 0. Once these macros will define in htt
  8038. * header file will use proper macros
  8039. */
  8040. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8041. int mac_for_pdev =
  8042. dp_get_mac_id_for_pdev(mac_id,
  8043. pdev->pdev_id);
  8044. pdev->pktlog_ppdu_stats = false;
  8045. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  8046. dp_h2t_cfg_stats_msg_send(pdev, 0,
  8047. mac_for_pdev);
  8048. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  8049. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  8050. mac_for_pdev);
  8051. } else if (pdev->enhanced_stats_en) {
  8052. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  8053. mac_for_pdev);
  8054. }
  8055. }
  8056. break;
  8057. default:
  8058. /* Nothing needs to be done for other pktlog types */
  8059. break;
  8060. }
  8061. }
  8062. return 0;
  8063. }
  8064. #endif