bolero-cdc-utils.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178
  1. // SPDX-License-Identifier: GPL-2.0
  2. /* Copyright (c) 2018, The Linux Foundation. All rights reserved.
  3. */
  4. #include <linux/kernel.h>
  5. #include <linux/regmap.h>
  6. #include "bolero-cdc.h"
  7. #include "internal.h"
  8. #define REG_BYTES 2
  9. #define VAL_BYTES 1
  10. const u16 macro_id_base_offset[MAX_MACRO] = {
  11. TX_START_OFFSET,
  12. RX_START_OFFSET,
  13. WSA_START_OFFSET,
  14. VA_START_OFFSET,
  15. };
  16. int bolero_get_macro_id(bool va_no_dec_flag, u16 reg)
  17. {
  18. if (reg >= TX_START_OFFSET
  19. && reg <= TX_MAX_OFFSET)
  20. return TX_MACRO;
  21. if (reg >= RX_START_OFFSET
  22. && reg <= RX_MAX_OFFSET)
  23. return RX_MACRO;
  24. if (reg >= WSA_START_OFFSET
  25. && reg <= WSA_MAX_OFFSET)
  26. return WSA_MACRO;
  27. if (!va_no_dec_flag &&
  28. (reg >= VA_START_OFFSET &&
  29. reg <= VA_MAX_OFFSET))
  30. return VA_MACRO;
  31. if (va_no_dec_flag &&
  32. (reg >= VA_START_OFFSET &&
  33. reg <= VA_TOP_MAX_OFFSET))
  34. return VA_MACRO;
  35. return -EINVAL;
  36. }
  37. static int regmap_bus_read(void *context, const void *reg, size_t reg_size,
  38. void *val, size_t val_size)
  39. {
  40. struct device *dev = context;
  41. struct bolero_priv *priv = dev_get_drvdata(dev);
  42. u16 *reg_p;
  43. u16 __reg;
  44. int macro_id, i;
  45. u8 temp = 0;
  46. int ret = -EINVAL;
  47. if (!priv) {
  48. dev_err(dev, "%s: priv is NULL\n", __func__);
  49. return ret;
  50. }
  51. if (!reg || !val) {
  52. dev_err(dev, "%s: reg or val is NULL\n", __func__);
  53. return ret;
  54. }
  55. if (reg_size != REG_BYTES) {
  56. dev_err(dev, "%s: register size %zd bytes, not supported\n",
  57. __func__, reg_size);
  58. return ret;
  59. }
  60. reg_p = (u16 *)reg;
  61. macro_id = bolero_get_macro_id(priv->va_without_decimation,
  62. reg_p[0]);
  63. if (macro_id < 0 || !priv->macros_supported[macro_id]) {
  64. dev_err_ratelimited(dev,
  65. "%s: Unsupported macro %d or reg 0x%x is invalid\n",
  66. __func__, macro_id, reg_p[0]);
  67. return ret;
  68. }
  69. mutex_lock(&priv->io_lock);
  70. for (i = 0; i < val_size; i++) {
  71. __reg = (reg_p[0] + i * 4) - macro_id_base_offset[macro_id];
  72. ret = priv->read_dev(priv, macro_id, __reg, &temp);
  73. if (ret < 0) {
  74. dev_err_ratelimited(dev,
  75. "%s: Codec read failed (%d), reg: 0x%x, size:%zd\n",
  76. __func__, ret, reg_p[0] + i * 4, val_size);
  77. break;
  78. }
  79. ((u8 *)val)[i] = temp;
  80. dev_dbg(dev, "%s: Read 0x%02x from reg 0x%x\n",
  81. __func__, temp, reg_p[0] + i * 4);
  82. }
  83. mutex_unlock(&priv->io_lock);
  84. return ret;
  85. }
  86. static int regmap_bus_gather_write(void *context,
  87. const void *reg, size_t reg_size,
  88. const void *val, size_t val_size)
  89. {
  90. struct device *dev = context;
  91. struct bolero_priv *priv = dev_get_drvdata(dev);
  92. u16 *reg_p;
  93. u16 __reg;
  94. int macro_id, i;
  95. int ret = -EINVAL;
  96. if (!priv) {
  97. dev_err(dev, "%s: priv is NULL\n", __func__);
  98. return ret;
  99. }
  100. if (!reg || !val) {
  101. dev_err(dev, "%s: reg or val is NULL\n", __func__);
  102. return ret;
  103. }
  104. if (reg_size != REG_BYTES) {
  105. dev_err(dev, "%s: register size %zd bytes, not supported\n",
  106. __func__, reg_size);
  107. return ret;
  108. }
  109. reg_p = (u16 *)reg;
  110. macro_id = bolero_get_macro_id(priv->va_without_decimation,
  111. reg_p[0]);
  112. if (macro_id < 0 || !priv->macros_supported[macro_id]) {
  113. dev_err_ratelimited(dev,
  114. "%s: Unsupported macro-id %d or reg 0x%x is invalid\n",
  115. __func__, macro_id, reg_p[0]);
  116. return ret;
  117. }
  118. mutex_lock(&priv->io_lock);
  119. for (i = 0; i < val_size; i++) {
  120. __reg = (reg_p[0] + i * 4) - macro_id_base_offset[macro_id];
  121. ret = priv->write_dev(priv, macro_id, __reg, ((u8 *)val)[i]);
  122. if (ret < 0) {
  123. dev_err_ratelimited(dev,
  124. "%s: Codec write failed (%d), reg:0x%x, size:%zd\n",
  125. __func__, ret, reg_p[0] + i * 4, val_size);
  126. break;
  127. }
  128. dev_dbg(dev, "Write %02x to reg 0x%x\n", ((u8 *)val)[i],
  129. reg_p[0] + i * 4);
  130. }
  131. mutex_unlock(&priv->io_lock);
  132. return ret;
  133. }
  134. static int regmap_bus_write(void *context, const void *data, size_t count)
  135. {
  136. struct device *dev = context;
  137. struct bolero_priv *priv = dev_get_drvdata(dev);
  138. if (!priv)
  139. return -EINVAL;
  140. if (count < REG_BYTES) {
  141. dev_err(dev, "%s: count %zd bytes < %d, not supported\n",
  142. __func__, count, REG_BYTES);
  143. return -EINVAL;
  144. }
  145. return regmap_bus_gather_write(context, data, REG_BYTES,
  146. data + REG_BYTES,
  147. count - REG_BYTES);
  148. }
  149. static struct regmap_bus regmap_bus_config = {
  150. .write = regmap_bus_write,
  151. .gather_write = regmap_bus_gather_write,
  152. .read = regmap_bus_read,
  153. .reg_format_endian_default = REGMAP_ENDIAN_NATIVE,
  154. .val_format_endian_default = REGMAP_ENDIAN_NATIVE,
  155. };
  156. struct regmap *bolero_regmap_init(struct device *dev,
  157. const struct regmap_config *config)
  158. {
  159. return devm_regmap_init(dev, &regmap_bus_config, dev, config);
  160. }