dp_main.c 225 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #ifdef CONFIG_MCL
  57. #ifndef REMOVE_PKT_LOG
  58. #include <pktlog_ac_api.h>
  59. #include <pktlog_ac.h>
  60. #endif
  61. #endif
  62. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  63. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  64. uint8_t *peer_mac_addr,
  65. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  66. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  67. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  68. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  69. #define DP_INTR_POLL_TIMER_MS 10
  70. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  71. #define DP_MCS_LENGTH (6*MAX_MCS)
  72. #define DP_NSS_LENGTH (6*SS_COUNT)
  73. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  74. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  75. #define DP_MAX_MCS_STRING_LEN 30
  76. #define DP_CURR_FW_STATS_AVAIL 19
  77. #define DP_HTT_DBG_EXT_STATS_MAX 256
  78. #define DP_MAX_SLEEP_TIME 100
  79. #ifdef IPA_OFFLOAD
  80. /* Exclude IPA rings from the interrupt context */
  81. #define TX_RING_MASK_VAL 0xb
  82. #define RX_RING_MASK_VAL 0x7
  83. #else
  84. #define TX_RING_MASK_VAL 0xF
  85. #define RX_RING_MASK_VAL 0xF
  86. #endif
  87. #define STR_MAXLEN 64
  88. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  89. /* PPDU stats mask sent to FW to enable enhanced stats */
  90. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  91. /* PPDU stats mask sent to FW to support debug sniffer feature */
  92. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  93. /* PPDU stats mask sent to FW to support BPR feature*/
  94. #define DP_PPDU_STATS_CFG_BPR 0x2000
  95. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  96. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  97. DP_PPDU_STATS_CFG_ENH_STATS)
  98. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  99. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  100. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  101. #define RNG_ERR "SRNG setup failed for"
  102. /**
  103. * default_dscp_tid_map - Default DSCP-TID mapping
  104. *
  105. * DSCP TID
  106. * 000000 0
  107. * 001000 1
  108. * 010000 2
  109. * 011000 3
  110. * 100000 4
  111. * 101000 5
  112. * 110000 6
  113. * 111000 7
  114. */
  115. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  116. 0, 0, 0, 0, 0, 0, 0, 0,
  117. 1, 1, 1, 1, 1, 1, 1, 1,
  118. 2, 2, 2, 2, 2, 2, 2, 2,
  119. 3, 3, 3, 3, 3, 3, 3, 3,
  120. 4, 4, 4, 4, 4, 4, 4, 4,
  121. 5, 5, 5, 5, 5, 5, 5, 5,
  122. 6, 6, 6, 6, 6, 6, 6, 6,
  123. 7, 7, 7, 7, 7, 7, 7, 7,
  124. };
  125. /*
  126. * struct dp_rate_debug
  127. *
  128. * @mcs_type: print string for a given mcs
  129. * @valid: valid mcs rate?
  130. */
  131. struct dp_rate_debug {
  132. char mcs_type[DP_MAX_MCS_STRING_LEN];
  133. uint8_t valid;
  134. };
  135. #define MCS_VALID 1
  136. #define MCS_INVALID 0
  137. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  138. {
  139. {"OFDM 48 Mbps", MCS_VALID},
  140. {"OFDM 24 Mbps", MCS_VALID},
  141. {"OFDM 12 Mbps", MCS_VALID},
  142. {"OFDM 6 Mbps ", MCS_VALID},
  143. {"OFDM 54 Mbps", MCS_VALID},
  144. {"OFDM 36 Mbps", MCS_VALID},
  145. {"OFDM 18 Mbps", MCS_VALID},
  146. {"OFDM 9 Mbps ", MCS_VALID},
  147. {"INVALID ", MCS_INVALID},
  148. {"INVALID ", MCS_INVALID},
  149. {"INVALID ", MCS_INVALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_VALID},
  152. },
  153. {
  154. {"CCK 11 Mbps Long ", MCS_VALID},
  155. {"CCK 5.5 Mbps Long ", MCS_VALID},
  156. {"CCK 2 Mbps Long ", MCS_VALID},
  157. {"CCK 1 Mbps Long ", MCS_VALID},
  158. {"CCK 11 Mbps Short ", MCS_VALID},
  159. {"CCK 5.5 Mbps Short", MCS_VALID},
  160. {"CCK 2 Mbps Short ", MCS_VALID},
  161. {"INVALID ", MCS_INVALID},
  162. {"INVALID ", MCS_INVALID},
  163. {"INVALID ", MCS_INVALID},
  164. {"INVALID ", MCS_INVALID},
  165. {"INVALID ", MCS_INVALID},
  166. {"INVALID ", MCS_VALID},
  167. },
  168. {
  169. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  170. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  171. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  172. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  173. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  174. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  175. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  176. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  177. {"INVALID ", MCS_INVALID},
  178. {"INVALID ", MCS_INVALID},
  179. {"INVALID ", MCS_INVALID},
  180. {"INVALID ", MCS_INVALID},
  181. {"INVALID ", MCS_VALID},
  182. },
  183. {
  184. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  185. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  186. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  187. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  188. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  189. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  190. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  191. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  192. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  193. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  194. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  195. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  196. {"INVALID ", MCS_VALID},
  197. },
  198. {
  199. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  200. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  201. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  202. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  203. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  204. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  205. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  206. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  207. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  208. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  209. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  210. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  211. {"INVALID ", MCS_VALID},
  212. }
  213. };
  214. /**
  215. * @brief Cpu ring map types
  216. */
  217. enum dp_cpu_ring_map_types {
  218. DP_DEFAULT_MAP,
  219. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  220. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  221. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  222. DP_CPU_RING_MAP_MAX
  223. };
  224. /**
  225. * @brief Cpu to tx ring map
  226. */
  227. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  228. {0x0, 0x1, 0x2, 0x0},
  229. {0x1, 0x2, 0x1, 0x2},
  230. {0x0, 0x2, 0x0, 0x2},
  231. {0x2, 0x2, 0x2, 0x2}
  232. };
  233. /**
  234. * @brief Select the type of statistics
  235. */
  236. enum dp_stats_type {
  237. STATS_FW = 0,
  238. STATS_HOST = 1,
  239. STATS_TYPE_MAX = 2,
  240. };
  241. /**
  242. * @brief General Firmware statistics options
  243. *
  244. */
  245. enum dp_fw_stats {
  246. TXRX_FW_STATS_INVALID = -1,
  247. };
  248. /**
  249. * dp_stats_mapping_table - Firmware and Host statistics
  250. * currently supported
  251. */
  252. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  253. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  254. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  261. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  262. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  263. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  264. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  265. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  266. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  267. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  268. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  269. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  270. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  271. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  272. /* Last ENUM for HTT FW STATS */
  273. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  274. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  275. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  276. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  277. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  278. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  279. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  280. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  281. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  282. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  283. };
  284. /* MCL specific functions */
  285. #ifdef CONFIG_MCL
  286. /**
  287. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  288. * @soc: pointer to dp_soc handle
  289. * @intr_ctx_num: interrupt context number for which mon mask is needed
  290. *
  291. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  292. * This function is returning 0, since in interrupt mode(softirq based RX),
  293. * we donot want to process monitor mode rings in a softirq.
  294. *
  295. * So, in case packet log is enabled for SAP/STA/P2P modes,
  296. * regular interrupt processing will not process monitor mode rings. It would be
  297. * done in a separate timer context.
  298. *
  299. * Return: 0
  300. */
  301. static inline
  302. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  303. {
  304. return 0;
  305. }
  306. /*
  307. * dp_service_mon_rings()- timer to reap monitor rings
  308. * reqd as we are not getting ppdu end interrupts
  309. * @arg: SoC Handle
  310. *
  311. * Return:
  312. *
  313. */
  314. static void dp_service_mon_rings(void *arg)
  315. {
  316. struct dp_soc *soc = (struct dp_soc *)arg;
  317. int ring = 0, work_done, mac_id;
  318. struct dp_pdev *pdev = NULL;
  319. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  320. pdev = soc->pdev_list[ring];
  321. if (!pdev)
  322. continue;
  323. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  324. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  325. pdev->pdev_id);
  326. work_done = dp_mon_process(soc, mac_for_pdev,
  327. QCA_NAPI_BUDGET);
  328. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  329. FL("Reaped %d descs from Monitor rings"),
  330. work_done);
  331. }
  332. }
  333. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  334. }
  335. #ifndef REMOVE_PKT_LOG
  336. /**
  337. * dp_pkt_log_init() - API to initialize packet log
  338. * @ppdev: physical device handle
  339. * @scn: HIF context
  340. *
  341. * Return: none
  342. */
  343. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  344. {
  345. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  346. if (handle->pkt_log_init) {
  347. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  348. "%s: Packet log not initialized", __func__);
  349. return;
  350. }
  351. pktlog_sethandle(&handle->pl_dev, scn);
  352. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  353. if (pktlogmod_init(scn)) {
  354. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  355. "%s: pktlogmod_init failed", __func__);
  356. handle->pkt_log_init = false;
  357. } else {
  358. handle->pkt_log_init = true;
  359. }
  360. }
  361. /**
  362. * dp_pkt_log_con_service() - connect packet log service
  363. * @ppdev: physical device handle
  364. * @scn: device context
  365. *
  366. * Return: none
  367. */
  368. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  369. {
  370. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  371. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  372. pktlog_htc_attach();
  373. }
  374. /**
  375. * dp_pktlogmod_exit() - API to cleanup pktlog info
  376. * @handle: Pdev handle
  377. *
  378. * Return: none
  379. */
  380. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  381. {
  382. void *scn = (void *)handle->soc->hif_handle;
  383. if (!scn) {
  384. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  385. "%s: Invalid hif(scn) handle", __func__);
  386. return;
  387. }
  388. pktlogmod_exit(scn);
  389. handle->pkt_log_init = false;
  390. }
  391. #endif
  392. #else
  393. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  394. /**
  395. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  396. * @soc: pointer to dp_soc handle
  397. * @intr_ctx_num: interrupt context number for which mon mask is needed
  398. *
  399. * Return: mon mask value
  400. */
  401. static inline
  402. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  403. {
  404. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  405. }
  406. #endif
  407. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  408. struct cdp_peer *peer_hdl,
  409. uint8_t *mac_addr,
  410. enum cdp_txrx_ast_entry_type type,
  411. uint32_t flags)
  412. {
  413. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  414. (struct dp_peer *)peer_hdl,
  415. mac_addr,
  416. type,
  417. flags);
  418. }
  419. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  420. void *ast_entry_hdl)
  421. {
  422. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  423. qdf_spin_lock_bh(&soc->ast_lock);
  424. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  425. (struct dp_ast_entry *)ast_entry_hdl);
  426. qdf_spin_unlock_bh(&soc->ast_lock);
  427. }
  428. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  429. struct cdp_peer *peer_hdl,
  430. uint8_t *wds_macaddr,
  431. uint32_t flags)
  432. {
  433. int status = -1;
  434. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  435. struct dp_ast_entry *ast_entry = NULL;
  436. qdf_spin_lock_bh(&soc->ast_lock);
  437. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  438. if (ast_entry) {
  439. status = dp_peer_update_ast(soc,
  440. (struct dp_peer *)peer_hdl,
  441. ast_entry, flags);
  442. }
  443. qdf_spin_unlock_bh(&soc->ast_lock);
  444. return status;
  445. }
  446. /*
  447. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  448. * @soc_handle: Datapath SOC handle
  449. * @wds_macaddr: WDS entry MAC Address
  450. * Return: None
  451. */
  452. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  453. uint8_t *wds_macaddr, void *vdev_handle)
  454. {
  455. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  456. struct dp_ast_entry *ast_entry = NULL;
  457. qdf_spin_lock_bh(&soc->ast_lock);
  458. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  459. if (ast_entry) {
  460. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  461. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF)) {
  462. ast_entry->is_active = TRUE;
  463. }
  464. }
  465. qdf_spin_unlock_bh(&soc->ast_lock);
  466. }
  467. /*
  468. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  469. * @soc: Datapath SOC handle
  470. *
  471. * Return: None
  472. */
  473. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  474. void *vdev_hdl)
  475. {
  476. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  477. struct dp_pdev *pdev;
  478. struct dp_vdev *vdev;
  479. struct dp_peer *peer;
  480. struct dp_ast_entry *ase, *temp_ase;
  481. int i;
  482. qdf_spin_lock_bh(&soc->ast_lock);
  483. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  484. pdev = soc->pdev_list[i];
  485. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  486. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  487. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  488. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  489. if ((ase->type ==
  490. CDP_TXRX_AST_TYPE_STATIC) ||
  491. (ase->type ==
  492. CDP_TXRX_AST_TYPE_SELF))
  493. continue;
  494. ase->is_active = TRUE;
  495. }
  496. }
  497. }
  498. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  499. }
  500. qdf_spin_unlock_bh(&soc->ast_lock);
  501. }
  502. /*
  503. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  504. * @soc: Datapath SOC handle
  505. *
  506. * Return: None
  507. */
  508. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  509. {
  510. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  511. struct dp_pdev *pdev;
  512. struct dp_vdev *vdev;
  513. struct dp_peer *peer;
  514. struct dp_ast_entry *ase, *temp_ase;
  515. int i;
  516. qdf_spin_lock_bh(&soc->ast_lock);
  517. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  518. pdev = soc->pdev_list[i];
  519. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  520. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  521. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  522. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  523. if ((ase->type ==
  524. CDP_TXRX_AST_TYPE_STATIC) ||
  525. (ase->type ==
  526. CDP_TXRX_AST_TYPE_SELF))
  527. continue;
  528. dp_peer_del_ast(soc, ase);
  529. }
  530. }
  531. }
  532. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  533. }
  534. qdf_spin_unlock_bh(&soc->ast_lock);
  535. }
  536. static void *dp_peer_ast_hash_find_wifi3(struct cdp_soc_t *soc_hdl,
  537. uint8_t *ast_mac_addr)
  538. {
  539. struct dp_ast_entry *ast_entry;
  540. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  541. qdf_spin_lock_bh(&soc->ast_lock);
  542. ast_entry = dp_peer_ast_hash_find(soc, ast_mac_addr);
  543. qdf_spin_unlock_bh(&soc->ast_lock);
  544. return (void *)ast_entry;
  545. }
  546. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  547. void *ast_entry_hdl)
  548. {
  549. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  550. (struct dp_ast_entry *)ast_entry_hdl);
  551. }
  552. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  553. void *ast_entry_hdl)
  554. {
  555. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  556. (struct dp_ast_entry *)ast_entry_hdl);
  557. }
  558. static void dp_peer_ast_set_type_wifi3(
  559. struct cdp_soc_t *soc_hdl,
  560. void *ast_entry_hdl,
  561. enum cdp_txrx_ast_entry_type type)
  562. {
  563. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  564. (struct dp_ast_entry *)ast_entry_hdl,
  565. type);
  566. }
  567. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  568. struct cdp_soc_t *soc_hdl,
  569. void *ast_entry_hdl)
  570. {
  571. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  572. }
  573. /**
  574. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  575. * @ring_num: ring num of the ring being queried
  576. * @grp_mask: the grp_mask array for the ring type in question.
  577. *
  578. * The grp_mask array is indexed by group number and the bit fields correspond
  579. * to ring numbers. We are finding which interrupt group a ring belongs to.
  580. *
  581. * Return: the index in the grp_mask array with the ring number.
  582. * -QDF_STATUS_E_NOENT if no entry is found
  583. */
  584. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  585. {
  586. int ext_group_num;
  587. int mask = 1 << ring_num;
  588. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  589. ext_group_num++) {
  590. if (mask & grp_mask[ext_group_num])
  591. return ext_group_num;
  592. }
  593. return -QDF_STATUS_E_NOENT;
  594. }
  595. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  596. enum hal_ring_type ring_type,
  597. int ring_num)
  598. {
  599. int *grp_mask;
  600. switch (ring_type) {
  601. case WBM2SW_RELEASE:
  602. /* dp_tx_comp_handler - soc->tx_comp_ring */
  603. if (ring_num < 3)
  604. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  605. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  606. else if (ring_num == 3) {
  607. /* sw treats this as a separate ring type */
  608. grp_mask = &soc->wlan_cfg_ctx->
  609. int_rx_wbm_rel_ring_mask[0];
  610. ring_num = 0;
  611. } else {
  612. qdf_assert(0);
  613. return -QDF_STATUS_E_NOENT;
  614. }
  615. break;
  616. case REO_EXCEPTION:
  617. /* dp_rx_err_process - &soc->reo_exception_ring */
  618. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  619. break;
  620. case REO_DST:
  621. /* dp_rx_process - soc->reo_dest_ring */
  622. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  623. break;
  624. case REO_STATUS:
  625. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  626. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  627. break;
  628. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  629. case RXDMA_MONITOR_STATUS:
  630. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  631. case RXDMA_MONITOR_DST:
  632. /* dp_mon_process */
  633. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  634. break;
  635. case RXDMA_DST:
  636. /* dp_rxdma_err_process */
  637. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  638. break;
  639. case RXDMA_BUF:
  640. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  641. break;
  642. case RXDMA_MONITOR_BUF:
  643. /* TODO: support low_thresh interrupt */
  644. return -QDF_STATUS_E_NOENT;
  645. break;
  646. case TCL_DATA:
  647. case TCL_CMD:
  648. case REO_CMD:
  649. case SW2WBM_RELEASE:
  650. case WBM_IDLE_LINK:
  651. /* normally empty SW_TO_HW rings */
  652. return -QDF_STATUS_E_NOENT;
  653. break;
  654. case TCL_STATUS:
  655. case REO_REINJECT:
  656. /* misc unused rings */
  657. return -QDF_STATUS_E_NOENT;
  658. break;
  659. case CE_SRC:
  660. case CE_DST:
  661. case CE_DST_STATUS:
  662. /* CE_rings - currently handled by hif */
  663. default:
  664. return -QDF_STATUS_E_NOENT;
  665. break;
  666. }
  667. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  668. }
  669. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  670. *ring_params, int ring_type, int ring_num)
  671. {
  672. int msi_group_number;
  673. int msi_data_count;
  674. int ret;
  675. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  676. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  677. &msi_data_count, &msi_data_start,
  678. &msi_irq_start);
  679. if (ret)
  680. return;
  681. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  682. ring_num);
  683. if (msi_group_number < 0) {
  684. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  685. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  686. ring_type, ring_num);
  687. ring_params->msi_addr = 0;
  688. ring_params->msi_data = 0;
  689. return;
  690. }
  691. if (msi_group_number > msi_data_count) {
  692. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  693. FL("2 msi_groups will share an msi; msi_group_num %d"),
  694. msi_group_number);
  695. QDF_ASSERT(0);
  696. }
  697. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  698. ring_params->msi_addr = addr_low;
  699. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  700. ring_params->msi_data = (msi_group_number % msi_data_count)
  701. + msi_data_start;
  702. ring_params->flags |= HAL_SRNG_MSI_INTR;
  703. }
  704. /**
  705. * dp_print_ast_stats() - Dump AST table contents
  706. * @soc: Datapath soc handle
  707. *
  708. * return void
  709. */
  710. #ifdef FEATURE_AST
  711. static void dp_print_ast_stats(struct dp_soc *soc)
  712. {
  713. uint8_t i;
  714. uint8_t num_entries = 0;
  715. struct dp_vdev *vdev;
  716. struct dp_pdev *pdev;
  717. struct dp_peer *peer;
  718. struct dp_ast_entry *ase, *tmp_ase;
  719. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  720. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS"};
  721. DP_PRINT_STATS("AST Stats:");
  722. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  723. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  724. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  725. DP_PRINT_STATS("AST Table:");
  726. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  727. pdev = soc->pdev_list[i];
  728. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  729. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  730. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  731. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  732. DP_PRINT_STATS("%6d mac_addr = %pM"
  733. " peer_mac_addr = %pM"
  734. " type = %s"
  735. " next_hop = %d"
  736. " is_active = %d"
  737. " is_bss = %d"
  738. " ast_idx = %d"
  739. " pdev_id = %d"
  740. " vdev_id = %d",
  741. ++num_entries,
  742. ase->mac_addr.raw,
  743. ase->peer->mac_addr.raw,
  744. type[ase->type],
  745. ase->next_hop,
  746. ase->is_active,
  747. ase->is_bss,
  748. ase->ast_idx,
  749. ase->pdev_id,
  750. ase->vdev_id);
  751. }
  752. }
  753. }
  754. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  755. }
  756. }
  757. #else
  758. static void dp_print_ast_stats(struct dp_soc *soc)
  759. {
  760. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  761. return;
  762. }
  763. #endif
  764. static void dp_print_peer_table(struct dp_vdev *vdev)
  765. {
  766. struct dp_peer *peer = NULL;
  767. DP_PRINT_STATS("Dumping Peer Table Stats:");
  768. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  769. if (!peer) {
  770. DP_PRINT_STATS("Invalid Peer");
  771. return;
  772. }
  773. DP_PRINT_STATS(" peer_mac_addr = %pM"
  774. " nawds_enabled = %d"
  775. " bss_peer = %d"
  776. " wapi = %d"
  777. " wds_enabled = %d"
  778. " delete in progress = %d",
  779. peer->mac_addr.raw,
  780. peer->nawds_enabled,
  781. peer->bss_peer,
  782. peer->wapi,
  783. peer->wds_enabled,
  784. peer->delete_in_progress);
  785. }
  786. }
  787. /*
  788. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  789. */
  790. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  791. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  792. {
  793. void *hal_soc = soc->hal_soc;
  794. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  795. /* TODO: See if we should get align size from hal */
  796. uint32_t ring_base_align = 8;
  797. struct hal_srng_params ring_params;
  798. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  799. /* TODO: Currently hal layer takes care of endianness related settings.
  800. * See if these settings need to passed from DP layer
  801. */
  802. ring_params.flags = 0;
  803. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  804. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  805. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  806. srng->hal_srng = NULL;
  807. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  808. srng->num_entries = num_entries;
  809. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  810. soc->osdev, soc->osdev->dev, srng->alloc_size,
  811. &(srng->base_paddr_unaligned));
  812. if (!srng->base_vaddr_unaligned) {
  813. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  814. FL("alloc failed - ring_type: %d, ring_num %d"),
  815. ring_type, ring_num);
  816. return QDF_STATUS_E_NOMEM;
  817. }
  818. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  819. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  820. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  821. ((unsigned long)(ring_params.ring_base_vaddr) -
  822. (unsigned long)srng->base_vaddr_unaligned);
  823. ring_params.num_entries = num_entries;
  824. if (soc->intr_mode == DP_INTR_MSI) {
  825. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  826. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  827. FL("Using MSI for ring_type: %d, ring_num %d"),
  828. ring_type, ring_num);
  829. } else {
  830. ring_params.msi_data = 0;
  831. ring_params.msi_addr = 0;
  832. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  833. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  834. ring_type, ring_num);
  835. }
  836. /*
  837. * Setup interrupt timer and batch counter thresholds for
  838. * interrupt mitigation based on ring type
  839. */
  840. if (ring_type == REO_DST) {
  841. ring_params.intr_timer_thres_us =
  842. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  843. ring_params.intr_batch_cntr_thres_entries =
  844. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  845. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  846. ring_params.intr_timer_thres_us =
  847. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  848. ring_params.intr_batch_cntr_thres_entries =
  849. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  850. } else {
  851. ring_params.intr_timer_thres_us =
  852. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  853. ring_params.intr_batch_cntr_thres_entries =
  854. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  855. }
  856. /* Enable low threshold interrupts for rx buffer rings (regular and
  857. * monitor buffer rings.
  858. * TODO: See if this is required for any other ring
  859. */
  860. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  861. (ring_type == RXDMA_MONITOR_STATUS)) {
  862. /* TODO: Setting low threshold to 1/8th of ring size
  863. * see if this needs to be configurable
  864. */
  865. ring_params.low_threshold = num_entries >> 3;
  866. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  867. ring_params.intr_timer_thres_us =
  868. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  869. ring_params.intr_batch_cntr_thres_entries = 0;
  870. }
  871. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  872. mac_id, &ring_params);
  873. if (!srng->hal_srng) {
  874. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  875. srng->alloc_size,
  876. srng->base_vaddr_unaligned,
  877. srng->base_paddr_unaligned, 0);
  878. }
  879. return 0;
  880. }
  881. /**
  882. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  883. * Any buffers allocated and attached to ring entries are expected to be freed
  884. * before calling this function.
  885. */
  886. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  887. int ring_type, int ring_num)
  888. {
  889. if (!srng->hal_srng) {
  890. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  891. FL("Ring type: %d, num:%d not setup"),
  892. ring_type, ring_num);
  893. return;
  894. }
  895. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  896. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  897. srng->alloc_size,
  898. srng->base_vaddr_unaligned,
  899. srng->base_paddr_unaligned, 0);
  900. srng->hal_srng = NULL;
  901. }
  902. /* TODO: Need this interface from HIF */
  903. void *hif_get_hal_handle(void *hif_handle);
  904. /*
  905. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  906. * @dp_ctx: DP SOC handle
  907. * @budget: Number of frames/descriptors that can be processed in one shot
  908. *
  909. * Return: remaining budget/quota for the soc device
  910. */
  911. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  912. {
  913. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  914. struct dp_soc *soc = int_ctx->soc;
  915. int ring = 0;
  916. uint32_t work_done = 0;
  917. int budget = dp_budget;
  918. uint8_t tx_mask = int_ctx->tx_ring_mask;
  919. uint8_t rx_mask = int_ctx->rx_ring_mask;
  920. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  921. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  922. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  923. uint32_t remaining_quota = dp_budget;
  924. struct dp_pdev *pdev = NULL;
  925. int mac_id;
  926. /* Process Tx completion interrupts first to return back buffers */
  927. while (tx_mask) {
  928. if (tx_mask & 0x1) {
  929. work_done = dp_tx_comp_handler(soc,
  930. soc->tx_comp_ring[ring].hal_srng,
  931. remaining_quota);
  932. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  933. "tx mask 0x%x ring %d, budget %d, work_done %d",
  934. tx_mask, ring, budget, work_done);
  935. budget -= work_done;
  936. if (budget <= 0)
  937. goto budget_done;
  938. remaining_quota = budget;
  939. }
  940. tx_mask = tx_mask >> 1;
  941. ring++;
  942. }
  943. /* Process REO Exception ring interrupt */
  944. if (rx_err_mask) {
  945. work_done = dp_rx_err_process(soc,
  946. soc->reo_exception_ring.hal_srng,
  947. remaining_quota);
  948. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  949. "REO Exception Ring: work_done %d budget %d",
  950. work_done, budget);
  951. budget -= work_done;
  952. if (budget <= 0) {
  953. goto budget_done;
  954. }
  955. remaining_quota = budget;
  956. }
  957. /* Process Rx WBM release ring interrupt */
  958. if (rx_wbm_rel_mask) {
  959. work_done = dp_rx_wbm_err_process(soc,
  960. soc->rx_rel_ring.hal_srng, remaining_quota);
  961. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  962. "WBM Release Ring: work_done %d budget %d",
  963. work_done, budget);
  964. budget -= work_done;
  965. if (budget <= 0) {
  966. goto budget_done;
  967. }
  968. remaining_quota = budget;
  969. }
  970. /* Process Rx interrupts */
  971. if (rx_mask) {
  972. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  973. if (rx_mask & (1 << ring)) {
  974. work_done = dp_rx_process(int_ctx,
  975. soc->reo_dest_ring[ring].hal_srng,
  976. remaining_quota);
  977. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  978. "rx mask 0x%x ring %d, work_done %d budget %d",
  979. rx_mask, ring, work_done, budget);
  980. budget -= work_done;
  981. if (budget <= 0)
  982. goto budget_done;
  983. remaining_quota = budget;
  984. }
  985. }
  986. for (ring = 0; ring < MAX_RX_MAC_RINGS; ring++) {
  987. work_done = dp_rxdma_err_process(soc, ring,
  988. remaining_quota);
  989. budget -= work_done;
  990. }
  991. }
  992. if (reo_status_mask)
  993. dp_reo_status_ring_handler(soc);
  994. /* Process LMAC interrupts */
  995. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  996. pdev = soc->pdev_list[ring];
  997. if (pdev == NULL)
  998. continue;
  999. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1000. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1001. pdev->pdev_id);
  1002. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1003. work_done = dp_mon_process(soc, mac_for_pdev,
  1004. remaining_quota);
  1005. budget -= work_done;
  1006. if (budget <= 0)
  1007. goto budget_done;
  1008. remaining_quota = budget;
  1009. }
  1010. if (int_ctx->rxdma2host_ring_mask &
  1011. (1 << mac_for_pdev)) {
  1012. work_done = dp_rxdma_err_process(soc,
  1013. mac_for_pdev,
  1014. remaining_quota);
  1015. budget -= work_done;
  1016. if (budget <= 0)
  1017. goto budget_done;
  1018. remaining_quota = budget;
  1019. }
  1020. if (int_ctx->host2rxdma_ring_mask &
  1021. (1 << mac_for_pdev)) {
  1022. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1023. union dp_rx_desc_list_elem_t *tail = NULL;
  1024. struct dp_srng *rx_refill_buf_ring =
  1025. &pdev->rx_refill_buf_ring;
  1026. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1027. 1);
  1028. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1029. rx_refill_buf_ring,
  1030. &soc->rx_desc_buf[mac_for_pdev], 0,
  1031. &desc_list, &tail);
  1032. }
  1033. }
  1034. }
  1035. qdf_lro_flush(int_ctx->lro_ctx);
  1036. budget_done:
  1037. return dp_budget - budget;
  1038. }
  1039. #ifdef DP_INTR_POLL_BASED
  1040. /* dp_interrupt_timer()- timer poll for interrupts
  1041. *
  1042. * @arg: SoC Handle
  1043. *
  1044. * Return:
  1045. *
  1046. */
  1047. static void dp_interrupt_timer(void *arg)
  1048. {
  1049. struct dp_soc *soc = (struct dp_soc *) arg;
  1050. int i;
  1051. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1052. for (i = 0;
  1053. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1054. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1055. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1056. }
  1057. }
  1058. /*
  1059. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  1060. * @txrx_soc: DP SOC handle
  1061. *
  1062. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1063. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1064. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1065. *
  1066. * Return: 0 for success. nonzero for failure.
  1067. */
  1068. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1069. {
  1070. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1071. int i;
  1072. soc->intr_mode = DP_INTR_POLL;
  1073. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1074. soc->intr_ctx[i].dp_intr_id = i;
  1075. soc->intr_ctx[i].tx_ring_mask =
  1076. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1077. soc->intr_ctx[i].rx_ring_mask =
  1078. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1079. soc->intr_ctx[i].rx_mon_ring_mask =
  1080. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1081. soc->intr_ctx[i].rx_err_ring_mask =
  1082. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1083. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1084. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1085. soc->intr_ctx[i].reo_status_ring_mask =
  1086. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1087. soc->intr_ctx[i].rxdma2host_ring_mask =
  1088. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1089. soc->intr_ctx[i].soc = soc;
  1090. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1091. }
  1092. qdf_timer_init(soc->osdev, &soc->int_timer,
  1093. dp_interrupt_timer, (void *)soc,
  1094. QDF_TIMER_TYPE_WAKE_APPS);
  1095. return QDF_STATUS_SUCCESS;
  1096. }
  1097. #else
  1098. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1099. {
  1100. return -QDF_STATUS_E_NOSUPPORT;
  1101. }
  1102. #endif
  1103. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1104. #if defined(CONFIG_MCL)
  1105. extern int con_mode_monitor;
  1106. /*
  1107. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1108. * @txrx_soc: DP SOC handle
  1109. *
  1110. * Call the appropriate attach function based on the mode of operation.
  1111. * This is a WAR for enabling monitor mode.
  1112. *
  1113. * Return: 0 for success. nonzero for failure.
  1114. */
  1115. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1116. {
  1117. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1118. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1119. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1120. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1121. "%s: Poll mode", __func__);
  1122. return dp_soc_attach_poll(txrx_soc);
  1123. } else {
  1124. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1125. "%s: Interrupt mode", __func__);
  1126. return dp_soc_interrupt_attach(txrx_soc);
  1127. }
  1128. }
  1129. #else
  1130. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1131. {
  1132. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1133. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1134. return dp_soc_attach_poll(txrx_soc);
  1135. else
  1136. return dp_soc_interrupt_attach(txrx_soc);
  1137. }
  1138. #endif
  1139. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1140. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1141. {
  1142. int j;
  1143. int num_irq = 0;
  1144. int tx_mask =
  1145. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1146. int rx_mask =
  1147. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1148. int rx_mon_mask =
  1149. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1150. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1151. soc->wlan_cfg_ctx, intr_ctx_num);
  1152. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1153. soc->wlan_cfg_ctx, intr_ctx_num);
  1154. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1155. soc->wlan_cfg_ctx, intr_ctx_num);
  1156. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1157. soc->wlan_cfg_ctx, intr_ctx_num);
  1158. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1159. soc->wlan_cfg_ctx, intr_ctx_num);
  1160. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1161. if (tx_mask & (1 << j)) {
  1162. irq_id_map[num_irq++] =
  1163. (wbm2host_tx_completions_ring1 - j);
  1164. }
  1165. if (rx_mask & (1 << j)) {
  1166. irq_id_map[num_irq++] =
  1167. (reo2host_destination_ring1 - j);
  1168. }
  1169. if (rxdma2host_ring_mask & (1 << j)) {
  1170. irq_id_map[num_irq++] =
  1171. rxdma2host_destination_ring_mac1 -
  1172. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1173. }
  1174. if (host2rxdma_ring_mask & (1 << j)) {
  1175. irq_id_map[num_irq++] =
  1176. host2rxdma_host_buf_ring_mac1 -
  1177. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1178. }
  1179. if (rx_mon_mask & (1 << j)) {
  1180. irq_id_map[num_irq++] =
  1181. ppdu_end_interrupts_mac1 -
  1182. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1183. irq_id_map[num_irq++] =
  1184. rxdma2host_monitor_status_ring_mac1 -
  1185. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1186. }
  1187. if (rx_wbm_rel_ring_mask & (1 << j))
  1188. irq_id_map[num_irq++] = wbm2host_rx_release;
  1189. if (rx_err_ring_mask & (1 << j))
  1190. irq_id_map[num_irq++] = reo2host_exception;
  1191. if (reo_status_ring_mask & (1 << j))
  1192. irq_id_map[num_irq++] = reo2host_status;
  1193. }
  1194. *num_irq_r = num_irq;
  1195. }
  1196. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1197. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1198. int msi_vector_count, int msi_vector_start)
  1199. {
  1200. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1201. soc->wlan_cfg_ctx, intr_ctx_num);
  1202. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1203. soc->wlan_cfg_ctx, intr_ctx_num);
  1204. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1205. soc->wlan_cfg_ctx, intr_ctx_num);
  1206. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1207. soc->wlan_cfg_ctx, intr_ctx_num);
  1208. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1209. soc->wlan_cfg_ctx, intr_ctx_num);
  1210. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1211. soc->wlan_cfg_ctx, intr_ctx_num);
  1212. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1213. soc->wlan_cfg_ctx, intr_ctx_num);
  1214. unsigned int vector =
  1215. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1216. int num_irq = 0;
  1217. soc->intr_mode = DP_INTR_MSI;
  1218. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1219. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1220. irq_id_map[num_irq++] =
  1221. pld_get_msi_irq(soc->osdev->dev, vector);
  1222. *num_irq_r = num_irq;
  1223. }
  1224. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1225. int *irq_id_map, int *num_irq)
  1226. {
  1227. int msi_vector_count, ret;
  1228. uint32_t msi_base_data, msi_vector_start;
  1229. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1230. &msi_vector_count,
  1231. &msi_base_data,
  1232. &msi_vector_start);
  1233. if (ret)
  1234. return dp_soc_interrupt_map_calculate_integrated(soc,
  1235. intr_ctx_num, irq_id_map, num_irq);
  1236. else
  1237. dp_soc_interrupt_map_calculate_msi(soc,
  1238. intr_ctx_num, irq_id_map, num_irq,
  1239. msi_vector_count, msi_vector_start);
  1240. }
  1241. /*
  1242. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1243. * @txrx_soc: DP SOC handle
  1244. *
  1245. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1246. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1247. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1248. *
  1249. * Return: 0 for success. nonzero for failure.
  1250. */
  1251. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1252. {
  1253. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1254. int i = 0;
  1255. int num_irq = 0;
  1256. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1257. int ret = 0;
  1258. /* Map of IRQ ids registered with one interrupt context */
  1259. int irq_id_map[HIF_MAX_GRP_IRQ];
  1260. int tx_mask =
  1261. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1262. int rx_mask =
  1263. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1264. int rx_mon_mask =
  1265. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1266. int rx_err_ring_mask =
  1267. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1268. int rx_wbm_rel_ring_mask =
  1269. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1270. int reo_status_ring_mask =
  1271. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1272. int rxdma2host_ring_mask =
  1273. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1274. int host2rxdma_ring_mask =
  1275. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1276. soc->intr_ctx[i].dp_intr_id = i;
  1277. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1278. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1279. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1280. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1281. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1282. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1283. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1284. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1285. soc->intr_ctx[i].soc = soc;
  1286. num_irq = 0;
  1287. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1288. &num_irq);
  1289. ret = hif_register_ext_group(soc->hif_handle,
  1290. num_irq, irq_id_map, dp_service_srngs,
  1291. &soc->intr_ctx[i], "dp_intr",
  1292. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1293. if (ret) {
  1294. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1295. FL("failed, ret = %d"), ret);
  1296. return QDF_STATUS_E_FAILURE;
  1297. }
  1298. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1299. }
  1300. hif_configure_ext_group_interrupts(soc->hif_handle);
  1301. return QDF_STATUS_SUCCESS;
  1302. }
  1303. /*
  1304. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1305. * @txrx_soc: DP SOC handle
  1306. *
  1307. * Return: void
  1308. */
  1309. static void dp_soc_interrupt_detach(void *txrx_soc)
  1310. {
  1311. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1312. int i;
  1313. if (soc->intr_mode == DP_INTR_POLL) {
  1314. qdf_timer_stop(&soc->int_timer);
  1315. qdf_timer_free(&soc->int_timer);
  1316. } else {
  1317. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1318. }
  1319. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1320. soc->intr_ctx[i].tx_ring_mask = 0;
  1321. soc->intr_ctx[i].rx_ring_mask = 0;
  1322. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1323. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1324. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1325. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1326. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1327. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1328. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1329. }
  1330. }
  1331. #define AVG_MAX_MPDUS_PER_TID 128
  1332. #define AVG_TIDS_PER_CLIENT 2
  1333. #define AVG_FLOWS_PER_TID 2
  1334. #define AVG_MSDUS_PER_FLOW 128
  1335. #define AVG_MSDUS_PER_MPDU 4
  1336. /*
  1337. * Allocate and setup link descriptor pool that will be used by HW for
  1338. * various link and queue descriptors and managed by WBM
  1339. */
  1340. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1341. {
  1342. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1343. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1344. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1345. uint32_t num_mpdus_per_link_desc =
  1346. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1347. uint32_t num_msdus_per_link_desc =
  1348. hal_num_msdus_per_link_desc(soc->hal_soc);
  1349. uint32_t num_mpdu_links_per_queue_desc =
  1350. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1351. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1352. uint32_t total_link_descs, total_mem_size;
  1353. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1354. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1355. uint32_t num_link_desc_banks;
  1356. uint32_t last_bank_size = 0;
  1357. uint32_t entry_size, num_entries;
  1358. int i;
  1359. uint32_t desc_id = 0;
  1360. /* Only Tx queue descriptors are allocated from common link descriptor
  1361. * pool Rx queue descriptors are not included in this because (REO queue
  1362. * extension descriptors) they are expected to be allocated contiguously
  1363. * with REO queue descriptors
  1364. */
  1365. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1366. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1367. num_mpdu_queue_descs = num_mpdu_link_descs /
  1368. num_mpdu_links_per_queue_desc;
  1369. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1370. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1371. num_msdus_per_link_desc;
  1372. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1373. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1374. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1375. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1376. /* Round up to power of 2 */
  1377. total_link_descs = 1;
  1378. while (total_link_descs < num_entries)
  1379. total_link_descs <<= 1;
  1380. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1381. FL("total_link_descs: %u, link_desc_size: %d"),
  1382. total_link_descs, link_desc_size);
  1383. total_mem_size = total_link_descs * link_desc_size;
  1384. total_mem_size += link_desc_align;
  1385. if (total_mem_size <= max_alloc_size) {
  1386. num_link_desc_banks = 0;
  1387. last_bank_size = total_mem_size;
  1388. } else {
  1389. num_link_desc_banks = (total_mem_size) /
  1390. (max_alloc_size - link_desc_align);
  1391. last_bank_size = total_mem_size %
  1392. (max_alloc_size - link_desc_align);
  1393. }
  1394. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1395. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1396. total_mem_size, num_link_desc_banks);
  1397. for (i = 0; i < num_link_desc_banks; i++) {
  1398. soc->link_desc_banks[i].base_vaddr_unaligned =
  1399. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1400. max_alloc_size,
  1401. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1402. soc->link_desc_banks[i].size = max_alloc_size;
  1403. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1404. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1405. ((unsigned long)(
  1406. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1407. link_desc_align));
  1408. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1409. soc->link_desc_banks[i].base_paddr_unaligned) +
  1410. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1411. (unsigned long)(
  1412. soc->link_desc_banks[i].base_vaddr_unaligned));
  1413. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1414. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1415. FL("Link descriptor memory alloc failed"));
  1416. goto fail;
  1417. }
  1418. }
  1419. if (last_bank_size) {
  1420. /* Allocate last bank in case total memory required is not exact
  1421. * multiple of max_alloc_size
  1422. */
  1423. soc->link_desc_banks[i].base_vaddr_unaligned =
  1424. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1425. last_bank_size,
  1426. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1427. soc->link_desc_banks[i].size = last_bank_size;
  1428. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1429. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1430. ((unsigned long)(
  1431. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1432. link_desc_align));
  1433. soc->link_desc_banks[i].base_paddr =
  1434. (unsigned long)(
  1435. soc->link_desc_banks[i].base_paddr_unaligned) +
  1436. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1437. (unsigned long)(
  1438. soc->link_desc_banks[i].base_vaddr_unaligned));
  1439. }
  1440. /* Allocate and setup link descriptor idle list for HW internal use */
  1441. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1442. total_mem_size = entry_size * total_link_descs;
  1443. if (total_mem_size <= max_alloc_size) {
  1444. void *desc;
  1445. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1446. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1447. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1448. FL("Link desc idle ring setup failed"));
  1449. goto fail;
  1450. }
  1451. hal_srng_access_start_unlocked(soc->hal_soc,
  1452. soc->wbm_idle_link_ring.hal_srng);
  1453. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1454. soc->link_desc_banks[i].base_paddr; i++) {
  1455. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1456. ((unsigned long)(
  1457. soc->link_desc_banks[i].base_vaddr) -
  1458. (unsigned long)(
  1459. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1460. / link_desc_size;
  1461. unsigned long paddr = (unsigned long)(
  1462. soc->link_desc_banks[i].base_paddr);
  1463. while (num_entries && (desc = hal_srng_src_get_next(
  1464. soc->hal_soc,
  1465. soc->wbm_idle_link_ring.hal_srng))) {
  1466. hal_set_link_desc_addr(desc,
  1467. LINK_DESC_COOKIE(desc_id, i), paddr);
  1468. num_entries--;
  1469. desc_id++;
  1470. paddr += link_desc_size;
  1471. }
  1472. }
  1473. hal_srng_access_end_unlocked(soc->hal_soc,
  1474. soc->wbm_idle_link_ring.hal_srng);
  1475. } else {
  1476. uint32_t num_scatter_bufs;
  1477. uint32_t num_entries_per_buf;
  1478. uint32_t rem_entries;
  1479. uint8_t *scatter_buf_ptr;
  1480. uint16_t scatter_buf_num;
  1481. soc->wbm_idle_scatter_buf_size =
  1482. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1483. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1484. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1485. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1486. soc->hal_soc, total_mem_size,
  1487. soc->wbm_idle_scatter_buf_size);
  1488. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1489. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1490. FL("scatter bufs size out of bounds"));
  1491. goto fail;
  1492. }
  1493. for (i = 0; i < num_scatter_bufs; i++) {
  1494. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1495. qdf_mem_alloc_consistent(soc->osdev,
  1496. soc->osdev->dev,
  1497. soc->wbm_idle_scatter_buf_size,
  1498. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1499. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1500. QDF_TRACE(QDF_MODULE_ID_DP,
  1501. QDF_TRACE_LEVEL_ERROR,
  1502. FL("Scatter list memory alloc failed"));
  1503. goto fail;
  1504. }
  1505. }
  1506. /* Populate idle list scatter buffers with link descriptor
  1507. * pointers
  1508. */
  1509. scatter_buf_num = 0;
  1510. scatter_buf_ptr = (uint8_t *)(
  1511. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1512. rem_entries = num_entries_per_buf;
  1513. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1514. soc->link_desc_banks[i].base_paddr; i++) {
  1515. uint32_t num_link_descs =
  1516. (soc->link_desc_banks[i].size -
  1517. ((unsigned long)(
  1518. soc->link_desc_banks[i].base_vaddr) -
  1519. (unsigned long)(
  1520. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1521. / link_desc_size;
  1522. unsigned long paddr = (unsigned long)(
  1523. soc->link_desc_banks[i].base_paddr);
  1524. while (num_link_descs) {
  1525. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1526. LINK_DESC_COOKIE(desc_id, i), paddr);
  1527. num_link_descs--;
  1528. desc_id++;
  1529. paddr += link_desc_size;
  1530. rem_entries--;
  1531. if (rem_entries) {
  1532. scatter_buf_ptr += entry_size;
  1533. } else {
  1534. rem_entries = num_entries_per_buf;
  1535. scatter_buf_num++;
  1536. if (scatter_buf_num >= num_scatter_bufs)
  1537. break;
  1538. scatter_buf_ptr = (uint8_t *)(
  1539. soc->wbm_idle_scatter_buf_base_vaddr[
  1540. scatter_buf_num]);
  1541. }
  1542. }
  1543. }
  1544. /* Setup link descriptor idle list in HW */
  1545. hal_setup_link_idle_list(soc->hal_soc,
  1546. soc->wbm_idle_scatter_buf_base_paddr,
  1547. soc->wbm_idle_scatter_buf_base_vaddr,
  1548. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1549. (uint32_t)(scatter_buf_ptr -
  1550. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1551. scatter_buf_num-1])), total_link_descs);
  1552. }
  1553. return 0;
  1554. fail:
  1555. if (soc->wbm_idle_link_ring.hal_srng) {
  1556. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  1557. WBM_IDLE_LINK, 0);
  1558. }
  1559. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1560. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1561. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1562. soc->wbm_idle_scatter_buf_size,
  1563. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1564. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1565. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1566. }
  1567. }
  1568. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1569. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1570. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1571. soc->link_desc_banks[i].size,
  1572. soc->link_desc_banks[i].base_vaddr_unaligned,
  1573. soc->link_desc_banks[i].base_paddr_unaligned,
  1574. 0);
  1575. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1576. }
  1577. }
  1578. return QDF_STATUS_E_FAILURE;
  1579. }
  1580. /*
  1581. * Free link descriptor pool that was setup HW
  1582. */
  1583. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1584. {
  1585. int i;
  1586. if (soc->wbm_idle_link_ring.hal_srng) {
  1587. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1588. WBM_IDLE_LINK, 0);
  1589. }
  1590. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1591. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1592. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1593. soc->wbm_idle_scatter_buf_size,
  1594. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1595. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1596. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1597. }
  1598. }
  1599. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1600. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1601. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1602. soc->link_desc_banks[i].size,
  1603. soc->link_desc_banks[i].base_vaddr_unaligned,
  1604. soc->link_desc_banks[i].base_paddr_unaligned,
  1605. 0);
  1606. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1607. }
  1608. }
  1609. }
  1610. #define REO_DST_RING_SIZE_QCA6290 1024
  1611. #define REO_DST_RING_SIZE_QCA8074 2048
  1612. /*
  1613. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1614. * @soc: Datapath SOC handle
  1615. *
  1616. * This is a timer function used to age out stale AST nodes from
  1617. * AST table
  1618. */
  1619. #ifdef FEATURE_WDS
  1620. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1621. {
  1622. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1623. struct dp_pdev *pdev;
  1624. struct dp_vdev *vdev;
  1625. struct dp_peer *peer;
  1626. struct dp_ast_entry *ase, *temp_ase;
  1627. int i;
  1628. qdf_spin_lock_bh(&soc->ast_lock);
  1629. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1630. pdev = soc->pdev_list[i];
  1631. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1632. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1633. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1634. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1635. /*
  1636. * Do not expire static ast entries
  1637. * and HM WDS entries
  1638. */
  1639. if (ase->type != CDP_TXRX_AST_TYPE_WDS)
  1640. continue;
  1641. if (ase->is_active) {
  1642. ase->is_active = FALSE;
  1643. continue;
  1644. }
  1645. DP_STATS_INC(soc, ast.aged_out, 1);
  1646. dp_peer_del_ast(soc, ase);
  1647. }
  1648. }
  1649. }
  1650. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1651. }
  1652. qdf_spin_unlock_bh(&soc->ast_lock);
  1653. if (qdf_atomic_read(&soc->cmn_init_done))
  1654. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1655. }
  1656. /*
  1657. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1658. * @soc: Datapath SOC handle
  1659. *
  1660. * Return: None
  1661. */
  1662. static void dp_soc_wds_attach(struct dp_soc *soc)
  1663. {
  1664. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1665. dp_wds_aging_timer_fn, (void *)soc,
  1666. QDF_TIMER_TYPE_WAKE_APPS);
  1667. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1668. }
  1669. /*
  1670. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1671. * @txrx_soc: DP SOC handle
  1672. *
  1673. * Return: None
  1674. */
  1675. static void dp_soc_wds_detach(struct dp_soc *soc)
  1676. {
  1677. qdf_timer_stop(&soc->wds_aging_timer);
  1678. qdf_timer_free(&soc->wds_aging_timer);
  1679. }
  1680. #else
  1681. static void dp_soc_wds_attach(struct dp_soc *soc)
  1682. {
  1683. }
  1684. static void dp_soc_wds_detach(struct dp_soc *soc)
  1685. {
  1686. }
  1687. #endif
  1688. /*
  1689. * dp_soc_reset_ring_map() - Reset cpu ring map
  1690. * @soc: Datapath soc handler
  1691. *
  1692. * This api resets the default cpu ring map
  1693. */
  1694. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1695. {
  1696. uint8_t i;
  1697. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1698. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1699. if (nss_config == 1) {
  1700. /*
  1701. * Setting Tx ring map for one nss offloaded radio
  1702. */
  1703. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1704. } else if (nss_config == 2) {
  1705. /*
  1706. * Setting Tx ring for two nss offloaded radios
  1707. */
  1708. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1709. } else {
  1710. /*
  1711. * Setting Tx ring map for all nss offloaded radios
  1712. */
  1713. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1714. }
  1715. }
  1716. }
  1717. /*
  1718. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1719. * @dp_soc - DP soc handle
  1720. * @ring_type - ring type
  1721. * @ring_num - ring_num
  1722. *
  1723. * return 0 or 1
  1724. */
  1725. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1726. {
  1727. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1728. uint8_t status = 0;
  1729. switch (ring_type) {
  1730. case WBM2SW_RELEASE:
  1731. case REO_DST:
  1732. case RXDMA_BUF:
  1733. status = ((nss_config) & (1 << ring_num));
  1734. break;
  1735. default:
  1736. break;
  1737. }
  1738. return status;
  1739. }
  1740. /*
  1741. * dp_soc_reset_intr_mask() - reset interrupt mask
  1742. * @dp_soc - DP Soc handle
  1743. *
  1744. * Return: Return void
  1745. */
  1746. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1747. {
  1748. uint8_t j;
  1749. int *grp_mask = NULL;
  1750. int group_number, mask, num_ring;
  1751. /* number of tx ring */
  1752. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1753. /*
  1754. * group mask for tx completion ring.
  1755. */
  1756. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1757. /* loop and reset the mask for only offloaded ring */
  1758. for (j = 0; j < num_ring; j++) {
  1759. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1760. continue;
  1761. }
  1762. /*
  1763. * Group number corresponding to tx offloaded ring.
  1764. */
  1765. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1766. if (group_number < 0) {
  1767. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1768. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1769. WBM2SW_RELEASE, j);
  1770. return;
  1771. }
  1772. /* reset the tx mask for offloaded ring */
  1773. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1774. mask &= (~(1 << j));
  1775. /*
  1776. * reset the interrupt mask for offloaded ring.
  1777. */
  1778. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1779. }
  1780. /* number of rx rings */
  1781. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1782. /*
  1783. * group mask for reo destination ring.
  1784. */
  1785. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1786. /* loop and reset the mask for only offloaded ring */
  1787. for (j = 0; j < num_ring; j++) {
  1788. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1789. continue;
  1790. }
  1791. /*
  1792. * Group number corresponding to rx offloaded ring.
  1793. */
  1794. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1795. if (group_number < 0) {
  1796. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1797. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1798. REO_DST, j);
  1799. return;
  1800. }
  1801. /* set the interrupt mask for offloaded ring */
  1802. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1803. mask &= (~(1 << j));
  1804. /*
  1805. * set the interrupt mask to zero for rx offloaded radio.
  1806. */
  1807. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1808. }
  1809. /*
  1810. * group mask for Rx buffer refill ring
  1811. */
  1812. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1813. /* loop and reset the mask for only offloaded ring */
  1814. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1815. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1816. continue;
  1817. }
  1818. /*
  1819. * Group number corresponding to rx offloaded ring.
  1820. */
  1821. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1822. if (group_number < 0) {
  1823. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1824. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1825. REO_DST, j);
  1826. return;
  1827. }
  1828. /* set the interrupt mask for offloaded ring */
  1829. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1830. group_number);
  1831. mask &= (~(1 << j));
  1832. /*
  1833. * set the interrupt mask to zero for rx offloaded radio.
  1834. */
  1835. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1836. group_number, mask);
  1837. }
  1838. }
  1839. #ifdef IPA_OFFLOAD
  1840. /**
  1841. * dp_reo_remap_config() - configure reo remap register value based
  1842. * nss configuration.
  1843. * based on offload_radio value below remap configuration
  1844. * get applied.
  1845. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1846. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1847. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1848. * 3 - both Radios handled by NSS (remap not required)
  1849. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1850. *
  1851. * @remap1: output parameter indicates reo remap 1 register value
  1852. * @remap2: output parameter indicates reo remap 2 register value
  1853. * Return: bool type, true if remap is configured else false.
  1854. */
  1855. static bool dp_reo_remap_config(struct dp_soc *soc,
  1856. uint32_t *remap1,
  1857. uint32_t *remap2)
  1858. {
  1859. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1860. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1861. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1862. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1863. return true;
  1864. }
  1865. #else
  1866. static bool dp_reo_remap_config(struct dp_soc *soc,
  1867. uint32_t *remap1,
  1868. uint32_t *remap2)
  1869. {
  1870. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1871. switch (offload_radio) {
  1872. case 0:
  1873. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1874. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1875. (0x3 << 18) | (0x4 << 21)) << 8;
  1876. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1877. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1878. (0x3 << 18) | (0x4 << 21)) << 8;
  1879. break;
  1880. case 1:
  1881. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1882. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1883. (0x2 << 18) | (0x3 << 21)) << 8;
  1884. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1885. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1886. (0x4 << 18) | (0x2 << 21)) << 8;
  1887. break;
  1888. case 2:
  1889. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1890. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1891. (0x1 << 18) | (0x3 << 21)) << 8;
  1892. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1893. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1894. (0x4 << 18) | (0x1 << 21)) << 8;
  1895. break;
  1896. case 3:
  1897. /* return false if both radios are offloaded to NSS */
  1898. return false;
  1899. }
  1900. return true;
  1901. }
  1902. #endif
  1903. /*
  1904. * dp_reo_frag_dst_set() - configure reo register to set the
  1905. * fragment destination ring
  1906. * @soc : Datapath soc
  1907. * @frag_dst_ring : output parameter to set fragment destination ring
  1908. *
  1909. * Based on offload_radio below fragment destination rings is selected
  1910. * 0 - TCL
  1911. * 1 - SW1
  1912. * 2 - SW2
  1913. * 3 - SW3
  1914. * 4 - SW4
  1915. * 5 - Release
  1916. * 6 - FW
  1917. * 7 - alternate select
  1918. *
  1919. * return: void
  1920. */
  1921. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  1922. {
  1923. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1924. switch (offload_radio) {
  1925. case 0:
  1926. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  1927. break;
  1928. case 3:
  1929. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  1930. break;
  1931. default:
  1932. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1933. FL("dp_reo_frag_dst_set invalid offload radio config"));
  1934. break;
  1935. }
  1936. }
  1937. /*
  1938. * dp_soc_cmn_setup() - Common SoC level initializion
  1939. * @soc: Datapath SOC handle
  1940. *
  1941. * This is an internal function used to setup common SOC data structures,
  1942. * to be called from PDEV attach after receiving HW mode capabilities from FW
  1943. */
  1944. static int dp_soc_cmn_setup(struct dp_soc *soc)
  1945. {
  1946. int i;
  1947. struct hal_reo_params reo_params;
  1948. int tx_ring_size;
  1949. int tx_comp_ring_size;
  1950. int reo_dst_ring_size;
  1951. uint32_t entries;
  1952. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  1953. if (qdf_atomic_read(&soc->cmn_init_done))
  1954. return 0;
  1955. if (dp_hw_link_desc_pool_setup(soc))
  1956. goto fail1;
  1957. soc_cfg_ctx = soc->wlan_cfg_ctx;
  1958. /* Setup SRNG rings */
  1959. /* Common rings */
  1960. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  1961. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  1962. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1963. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  1964. goto fail1;
  1965. }
  1966. soc->num_tcl_data_rings = 0;
  1967. /* Tx data rings */
  1968. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  1969. soc->num_tcl_data_rings =
  1970. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  1971. tx_comp_ring_size =
  1972. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  1973. tx_ring_size =
  1974. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  1975. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1976. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  1977. TCL_DATA, i, 0, tx_ring_size)) {
  1978. QDF_TRACE(QDF_MODULE_ID_DP,
  1979. QDF_TRACE_LEVEL_ERROR,
  1980. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  1981. goto fail1;
  1982. }
  1983. /*
  1984. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  1985. * count
  1986. */
  1987. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  1988. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  1989. QDF_TRACE(QDF_MODULE_ID_DP,
  1990. QDF_TRACE_LEVEL_ERROR,
  1991. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  1992. goto fail1;
  1993. }
  1994. }
  1995. } else {
  1996. /* This will be incremented during per pdev ring setup */
  1997. soc->num_tcl_data_rings = 0;
  1998. }
  1999. if (dp_tx_soc_attach(soc)) {
  2000. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2001. FL("dp_tx_soc_attach failed"));
  2002. goto fail1;
  2003. }
  2004. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2005. /* TCL command and status rings */
  2006. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2007. entries)) {
  2008. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2009. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2010. goto fail1;
  2011. }
  2012. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2013. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2014. entries)) {
  2015. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2016. FL("dp_srng_setup failed for tcl_status_ring"));
  2017. goto fail1;
  2018. }
  2019. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2020. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2021. * descriptors
  2022. */
  2023. /* Rx data rings */
  2024. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2025. soc->num_reo_dest_rings =
  2026. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2027. QDF_TRACE(QDF_MODULE_ID_DP,
  2028. QDF_TRACE_LEVEL_INFO,
  2029. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2030. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2031. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2032. i, 0, reo_dst_ring_size)) {
  2033. QDF_TRACE(QDF_MODULE_ID_DP,
  2034. QDF_TRACE_LEVEL_ERROR,
  2035. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2036. goto fail1;
  2037. }
  2038. }
  2039. } else {
  2040. /* This will be incremented during per pdev ring setup */
  2041. soc->num_reo_dest_rings = 0;
  2042. }
  2043. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2044. /* LMAC RxDMA to SW Rings configuration */
  2045. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2046. /* Only valid for MCL */
  2047. struct dp_pdev *pdev = soc->pdev_list[0];
  2048. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2049. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2050. RXDMA_DST, 0, i,
  2051. entries)) {
  2052. QDF_TRACE(QDF_MODULE_ID_DP,
  2053. QDF_TRACE_LEVEL_ERROR,
  2054. FL(RNG_ERR "rxdma_err_dst_ring"));
  2055. goto fail1;
  2056. }
  2057. }
  2058. }
  2059. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2060. /* REO reinjection ring */
  2061. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2062. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2063. entries)) {
  2064. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2065. FL("dp_srng_setup failed for reo_reinject_ring"));
  2066. goto fail1;
  2067. }
  2068. /* Rx release ring */
  2069. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2070. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2071. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2072. FL("dp_srng_setup failed for rx_rel_ring"));
  2073. goto fail1;
  2074. }
  2075. /* Rx exception ring */
  2076. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2077. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2078. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2079. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2080. FL("dp_srng_setup failed for reo_exception_ring"));
  2081. goto fail1;
  2082. }
  2083. /* REO command and status rings */
  2084. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2085. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2086. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2087. FL("dp_srng_setup failed for reo_cmd_ring"));
  2088. goto fail1;
  2089. }
  2090. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2091. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2092. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2093. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2094. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2095. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2096. FL("dp_srng_setup failed for reo_status_ring"));
  2097. goto fail1;
  2098. }
  2099. qdf_spinlock_create(&soc->ast_lock);
  2100. dp_soc_wds_attach(soc);
  2101. /* Reset the cpu ring map if radio is NSS offloaded */
  2102. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2103. dp_soc_reset_cpu_ring_map(soc);
  2104. dp_soc_reset_intr_mask(soc);
  2105. }
  2106. /* Setup HW REO */
  2107. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2108. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2109. /*
  2110. * Reo ring remap is not required if both radios
  2111. * are offloaded to NSS
  2112. */
  2113. if (!dp_reo_remap_config(soc,
  2114. &reo_params.remap1,
  2115. &reo_params.remap2))
  2116. goto out;
  2117. reo_params.rx_hash_enabled = true;
  2118. }
  2119. /* setup the global rx defrag waitlist */
  2120. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2121. soc->rx.defrag.timeout_ms =
  2122. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2123. soc->rx.flags.defrag_timeout_check =
  2124. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2125. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2126. out:
  2127. /*
  2128. * set the fragment destination ring
  2129. */
  2130. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2131. hal_reo_setup(soc->hal_soc, &reo_params);
  2132. qdf_atomic_set(&soc->cmn_init_done, 1);
  2133. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2134. return 0;
  2135. fail1:
  2136. /*
  2137. * Cleanup will be done as part of soc_detach, which will
  2138. * be called on pdev attach failure
  2139. */
  2140. return QDF_STATUS_E_FAILURE;
  2141. }
  2142. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2143. static void dp_lro_hash_setup(struct dp_soc *soc)
  2144. {
  2145. struct cdp_lro_hash_config lro_hash;
  2146. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2147. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2148. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2149. FL("LRO disabled RX hash disabled"));
  2150. return;
  2151. }
  2152. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2153. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2154. lro_hash.lro_enable = 1;
  2155. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2156. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2157. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2158. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2159. }
  2160. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2161. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2162. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2163. LRO_IPV4_SEED_ARR_SZ));
  2164. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2165. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2166. LRO_IPV6_SEED_ARR_SZ));
  2167. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2168. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2169. lro_hash.lro_enable, lro_hash.tcp_flag,
  2170. lro_hash.tcp_flag_mask);
  2171. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2172. QDF_TRACE_LEVEL_ERROR,
  2173. (void *)lro_hash.toeplitz_hash_ipv4,
  2174. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2175. LRO_IPV4_SEED_ARR_SZ));
  2176. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2177. QDF_TRACE_LEVEL_ERROR,
  2178. (void *)lro_hash.toeplitz_hash_ipv6,
  2179. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2180. LRO_IPV6_SEED_ARR_SZ));
  2181. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2182. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2183. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2184. (soc->ctrl_psoc, &lro_hash);
  2185. }
  2186. /*
  2187. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2188. * @soc: data path SoC handle
  2189. * @pdev: Physical device handle
  2190. *
  2191. * Return: 0 - success, > 0 - failure
  2192. */
  2193. #ifdef QCA_HOST2FW_RXBUF_RING
  2194. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2195. struct dp_pdev *pdev)
  2196. {
  2197. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2198. int max_mac_rings;
  2199. int i;
  2200. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2201. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2202. for (i = 0; i < max_mac_rings; i++) {
  2203. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2204. "%s: pdev_id %d mac_id %d",
  2205. __func__, pdev->pdev_id, i);
  2206. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2207. RXDMA_BUF, 1, i,
  2208. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2209. QDF_TRACE(QDF_MODULE_ID_DP,
  2210. QDF_TRACE_LEVEL_ERROR,
  2211. FL("failed rx mac ring setup"));
  2212. return QDF_STATUS_E_FAILURE;
  2213. }
  2214. }
  2215. return QDF_STATUS_SUCCESS;
  2216. }
  2217. #else
  2218. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2219. struct dp_pdev *pdev)
  2220. {
  2221. return QDF_STATUS_SUCCESS;
  2222. }
  2223. #endif
  2224. /**
  2225. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2226. * @pdev - DP_PDEV handle
  2227. *
  2228. * Return: void
  2229. */
  2230. static inline void
  2231. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2232. {
  2233. uint8_t map_id;
  2234. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2235. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  2236. sizeof(default_dscp_tid_map));
  2237. }
  2238. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  2239. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  2240. pdev->dscp_tid_map[map_id],
  2241. map_id);
  2242. }
  2243. }
  2244. #ifdef QCA_SUPPORT_SON
  2245. /**
  2246. * dp_mark_peer_inact(): Update peer inactivity status
  2247. * @peer_handle - datapath peer handle
  2248. *
  2249. * Return: void
  2250. */
  2251. void dp_mark_peer_inact(void *peer_handle, bool inactive)
  2252. {
  2253. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2254. struct dp_pdev *pdev;
  2255. struct dp_soc *soc;
  2256. bool inactive_old;
  2257. if (!peer)
  2258. return;
  2259. pdev = peer->vdev->pdev;
  2260. soc = pdev->soc;
  2261. inactive_old = peer->peer_bs_inact_flag == 1;
  2262. if (!inactive)
  2263. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2264. peer->peer_bs_inact_flag = inactive ? 1 : 0;
  2265. if (inactive_old != inactive) {
  2266. /**
  2267. * Note: a node lookup can happen in RX datapath context
  2268. * when a node changes from inactive to active (at most once
  2269. * per inactivity timeout threshold)
  2270. */
  2271. if (soc->cdp_soc.ol_ops->record_act_change) {
  2272. soc->cdp_soc.ol_ops->record_act_change(
  2273. (void *)pdev->ctrl_pdev,
  2274. peer->mac_addr.raw, !inactive);
  2275. }
  2276. }
  2277. }
  2278. /**
  2279. * dp_txrx_peer_find_inact_timeout_handler(): Inactivity timeout function
  2280. *
  2281. * Periodically checks the inactivity status
  2282. */
  2283. static os_timer_func(dp_txrx_peer_find_inact_timeout_handler)
  2284. {
  2285. struct dp_pdev *pdev;
  2286. struct dp_vdev *vdev;
  2287. struct dp_peer *peer;
  2288. struct dp_soc *soc;
  2289. int i;
  2290. OS_GET_TIMER_ARG(soc, struct dp_soc *);
  2291. qdf_spin_lock(&soc->peer_ref_mutex);
  2292. for (i = 0; i < soc->pdev_count; i++) {
  2293. pdev = soc->pdev_list[i];
  2294. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2295. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2296. if (vdev->opmode != wlan_op_mode_ap)
  2297. continue;
  2298. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2299. if (!peer->authorize) {
  2300. /**
  2301. * Inactivity check only interested in
  2302. * connected node
  2303. */
  2304. continue;
  2305. }
  2306. if (peer->peer_bs_inact > soc->pdev_bs_inact_reload) {
  2307. /**
  2308. * This check ensures we do not wait extra long
  2309. * due to the potential race condition
  2310. */
  2311. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2312. }
  2313. if (peer->peer_bs_inact > 0) {
  2314. /* Do not let it wrap around */
  2315. peer->peer_bs_inact--;
  2316. }
  2317. if (peer->peer_bs_inact == 0)
  2318. dp_mark_peer_inact(peer, true);
  2319. }
  2320. }
  2321. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2322. }
  2323. qdf_spin_unlock(&soc->peer_ref_mutex);
  2324. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  2325. soc->pdev_bs_inact_interval * 1000);
  2326. }
  2327. /**
  2328. * dp_free_inact_timer(): free inact timer
  2329. * @timer - inact timer handle
  2330. *
  2331. * Return: bool
  2332. */
  2333. void dp_free_inact_timer(struct dp_soc *soc)
  2334. {
  2335. qdf_timer_free(&soc->pdev_bs_inact_timer);
  2336. }
  2337. #else
  2338. void dp_mark_peer_inact(void *peer, bool inactive)
  2339. {
  2340. return;
  2341. }
  2342. void dp_free_inact_timer(struct dp_soc *soc)
  2343. {
  2344. return;
  2345. }
  2346. #endif
  2347. #ifdef IPA_OFFLOAD
  2348. /**
  2349. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2350. * @soc: data path instance
  2351. * @pdev: core txrx pdev context
  2352. *
  2353. * Return: QDF_STATUS_SUCCESS: success
  2354. * QDF_STATUS_E_RESOURCES: Error return
  2355. */
  2356. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2357. struct dp_pdev *pdev)
  2358. {
  2359. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2360. int entries;
  2361. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2362. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2363. /* Setup second Rx refill buffer ring */
  2364. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2365. IPA_RX_REFILL_BUF_RING_IDX,
  2366. pdev->pdev_id,
  2367. entries)) {
  2368. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2369. FL("dp_srng_setup failed second rx refill ring"));
  2370. return QDF_STATUS_E_FAILURE;
  2371. }
  2372. return QDF_STATUS_SUCCESS;
  2373. }
  2374. /**
  2375. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2376. * @soc: data path instance
  2377. * @pdev: core txrx pdev context
  2378. *
  2379. * Return: void
  2380. */
  2381. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2382. struct dp_pdev *pdev)
  2383. {
  2384. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2385. IPA_RX_REFILL_BUF_RING_IDX);
  2386. }
  2387. #else
  2388. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2389. struct dp_pdev *pdev)
  2390. {
  2391. return QDF_STATUS_SUCCESS;
  2392. }
  2393. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2394. struct dp_pdev *pdev)
  2395. {
  2396. }
  2397. #endif
  2398. #ifndef QCA_WIFI_QCA6390
  2399. static
  2400. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2401. {
  2402. int mac_id = 0;
  2403. int pdev_id = pdev->pdev_id;
  2404. int entries;
  2405. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2406. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2407. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2408. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2409. entries = wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2410. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2411. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2412. entries)) {
  2413. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2414. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2415. return QDF_STATUS_E_NOMEM;
  2416. }
  2417. entries = wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2418. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2419. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2420. entries)) {
  2421. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2422. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2423. return QDF_STATUS_E_NOMEM;
  2424. }
  2425. entries = wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2426. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2427. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2428. entries)) {
  2429. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2430. FL(RNG_ERR "rxdma_mon_status_ring"));
  2431. return QDF_STATUS_E_NOMEM;
  2432. }
  2433. entries = wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2434. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2435. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2436. entries)) {
  2437. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2438. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2439. return QDF_STATUS_E_NOMEM;
  2440. }
  2441. }
  2442. return QDF_STATUS_SUCCESS;
  2443. }
  2444. #else
  2445. static QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2446. {
  2447. return QDF_STATUS_SUCCESS;
  2448. }
  2449. #endif
  2450. /*
  2451. * dp_pdev_attach_wifi3() - attach txrx pdev
  2452. * @ctrl_pdev: Opaque PDEV object
  2453. * @txrx_soc: Datapath SOC handle
  2454. * @htc_handle: HTC handle for host-target interface
  2455. * @qdf_osdev: QDF OS device
  2456. * @pdev_id: PDEV ID
  2457. *
  2458. * Return: DP PDEV handle on success, NULL on failure
  2459. */
  2460. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2461. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2462. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2463. {
  2464. int tx_ring_size;
  2465. int tx_comp_ring_size;
  2466. int reo_dst_ring_size;
  2467. int entries;
  2468. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2469. int nss_cfg;
  2470. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2471. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2472. if (!pdev) {
  2473. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2474. FL("DP PDEV memory allocation failed"));
  2475. goto fail0;
  2476. }
  2477. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2478. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2479. if (!pdev->wlan_cfg_ctx) {
  2480. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2481. FL("pdev cfg_attach failed"));
  2482. qdf_mem_free(pdev);
  2483. goto fail0;
  2484. }
  2485. /*
  2486. * set nss pdev config based on soc config
  2487. */
  2488. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2489. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2490. (nss_cfg & (1 << pdev_id)));
  2491. pdev->soc = soc;
  2492. pdev->ctrl_pdev = ctrl_pdev;
  2493. pdev->pdev_id = pdev_id;
  2494. soc->pdev_list[pdev_id] = pdev;
  2495. soc->pdev_count++;
  2496. TAILQ_INIT(&pdev->vdev_list);
  2497. qdf_spinlock_create(&pdev->vdev_list_lock);
  2498. pdev->vdev_count = 0;
  2499. qdf_spinlock_create(&pdev->tx_mutex);
  2500. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2501. TAILQ_INIT(&pdev->neighbour_peers_list);
  2502. pdev->neighbour_peers_added = false;
  2503. if (dp_soc_cmn_setup(soc)) {
  2504. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2505. FL("dp_soc_cmn_setup failed"));
  2506. goto fail1;
  2507. }
  2508. /* Setup per PDEV TCL rings if configured */
  2509. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2510. tx_ring_size =
  2511. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2512. tx_comp_ring_size =
  2513. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2514. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2515. pdev_id, pdev_id, tx_ring_size)) {
  2516. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2517. FL("dp_srng_setup failed for tcl_data_ring"));
  2518. goto fail1;
  2519. }
  2520. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2521. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2522. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2523. FL("dp_srng_setup failed for tx_comp_ring"));
  2524. goto fail1;
  2525. }
  2526. soc->num_tcl_data_rings++;
  2527. }
  2528. /* Tx specific init */
  2529. if (dp_tx_pdev_attach(pdev)) {
  2530. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2531. FL("dp_tx_pdev_attach failed"));
  2532. goto fail1;
  2533. }
  2534. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2535. /* Setup per PDEV REO rings if configured */
  2536. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2537. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2538. pdev_id, pdev_id, reo_dst_ring_size)) {
  2539. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2540. FL("dp_srng_setup failed for reo_dest_ringn"));
  2541. goto fail1;
  2542. }
  2543. soc->num_reo_dest_rings++;
  2544. }
  2545. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2546. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2547. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2548. FL("dp_srng_setup failed rx refill ring"));
  2549. goto fail1;
  2550. }
  2551. if (dp_rxdma_ring_setup(soc, pdev)) {
  2552. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2553. FL("RXDMA ring config failed"));
  2554. goto fail1;
  2555. }
  2556. if (dp_mon_rings_setup(soc, pdev)) {
  2557. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2558. FL("MONITOR rings setup failed"));
  2559. goto fail1;
  2560. }
  2561. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2562. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2563. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2564. 0, pdev_id,
  2565. entries)) {
  2566. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2567. FL(RNG_ERR "rxdma_err_dst_ring"));
  2568. goto fail1;
  2569. }
  2570. }
  2571. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2572. goto fail1;
  2573. if (dp_ipa_ring_resource_setup(soc, pdev))
  2574. goto fail1;
  2575. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2576. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2577. FL("dp_ipa_uc_attach failed"));
  2578. goto fail1;
  2579. }
  2580. /* Rx specific init */
  2581. if (dp_rx_pdev_attach(pdev)) {
  2582. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2583. FL("dp_rx_pdev_attach failed"));
  2584. goto fail0;
  2585. }
  2586. DP_STATS_INIT(pdev);
  2587. /* Monitor filter init */
  2588. pdev->mon_filter_mode = MON_FILTER_ALL;
  2589. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2590. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2591. pdev->fp_data_filter = FILTER_DATA_ALL;
  2592. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2593. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2594. pdev->mo_data_filter = FILTER_DATA_ALL;
  2595. dp_local_peer_id_pool_init(pdev);
  2596. dp_dscp_tid_map_setup(pdev);
  2597. /* Rx monitor mode specific init */
  2598. if (dp_rx_pdev_mon_attach(pdev)) {
  2599. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2600. "dp_rx_pdev_attach failed");
  2601. goto fail1;
  2602. }
  2603. if (dp_wdi_event_attach(pdev)) {
  2604. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2605. "dp_wdi_evet_attach failed");
  2606. goto fail1;
  2607. }
  2608. /* set the reo destination during initialization */
  2609. pdev->reo_dest = pdev->pdev_id + 1;
  2610. /*
  2611. * initialize ppdu tlv list
  2612. */
  2613. TAILQ_INIT(&pdev->ppdu_info_list);
  2614. pdev->tlv_count = 0;
  2615. pdev->list_depth = 0;
  2616. return (struct cdp_pdev *)pdev;
  2617. fail1:
  2618. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2619. fail0:
  2620. return NULL;
  2621. }
  2622. /*
  2623. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2624. * @soc: data path SoC handle
  2625. * @pdev: Physical device handle
  2626. *
  2627. * Return: void
  2628. */
  2629. #ifdef QCA_HOST2FW_RXBUF_RING
  2630. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2631. struct dp_pdev *pdev)
  2632. {
  2633. int max_mac_rings =
  2634. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2635. int i;
  2636. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2637. max_mac_rings : MAX_RX_MAC_RINGS;
  2638. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2639. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2640. RXDMA_BUF, 1);
  2641. qdf_timer_free(&soc->mon_reap_timer);
  2642. }
  2643. #else
  2644. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2645. struct dp_pdev *pdev)
  2646. {
  2647. }
  2648. #endif
  2649. /*
  2650. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2651. * @pdev: device object
  2652. *
  2653. * Return: void
  2654. */
  2655. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2656. {
  2657. struct dp_neighbour_peer *peer = NULL;
  2658. struct dp_neighbour_peer *temp_peer = NULL;
  2659. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2660. neighbour_peer_list_elem, temp_peer) {
  2661. /* delete this peer from the list */
  2662. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2663. peer, neighbour_peer_list_elem);
  2664. qdf_mem_free(peer);
  2665. }
  2666. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2667. }
  2668. /**
  2669. * dp_htt_ppdu_stats_detach() - detach stats resources
  2670. * @pdev: Datapath PDEV handle
  2671. *
  2672. * Return: void
  2673. */
  2674. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2675. {
  2676. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2677. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2678. ppdu_info_list_elem, ppdu_info_next) {
  2679. if (!ppdu_info)
  2680. break;
  2681. qdf_assert_always(ppdu_info->nbuf);
  2682. qdf_nbuf_free(ppdu_info->nbuf);
  2683. qdf_mem_free(ppdu_info);
  2684. }
  2685. }
  2686. #ifndef QCA_WIFI_QCA6390
  2687. static
  2688. void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2689. int mac_id)
  2690. {
  2691. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2692. RXDMA_MONITOR_BUF, 0);
  2693. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2694. RXDMA_MONITOR_DST, 0);
  2695. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2696. RXDMA_MONITOR_STATUS, 0);
  2697. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2698. RXDMA_MONITOR_DESC, 0);
  2699. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2700. RXDMA_DST, 0);
  2701. }
  2702. #else
  2703. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2704. int mac_id)
  2705. {
  2706. }
  2707. #endif
  2708. /*
  2709. * dp_pdev_detach_wifi3() - detach txrx pdev
  2710. * @txrx_pdev: Datapath PDEV handle
  2711. * @force: Force detach
  2712. *
  2713. */
  2714. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2715. {
  2716. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2717. struct dp_soc *soc = pdev->soc;
  2718. qdf_nbuf_t curr_nbuf, next_nbuf;
  2719. int mac_id;
  2720. dp_wdi_event_detach(pdev);
  2721. dp_tx_pdev_detach(pdev);
  2722. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2723. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2724. TCL_DATA, pdev->pdev_id);
  2725. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2726. WBM2SW_RELEASE, pdev->pdev_id);
  2727. }
  2728. dp_pktlogmod_exit(pdev);
  2729. dp_rx_pdev_detach(pdev);
  2730. dp_rx_pdev_mon_detach(pdev);
  2731. dp_neighbour_peers_detach(pdev);
  2732. qdf_spinlock_destroy(&pdev->tx_mutex);
  2733. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2734. dp_ipa_uc_detach(soc, pdev);
  2735. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2736. /* Cleanup per PDEV REO rings if configured */
  2737. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2738. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2739. REO_DST, pdev->pdev_id);
  2740. }
  2741. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2742. dp_rxdma_ring_cleanup(soc, pdev);
  2743. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2744. dp_mon_ring_deinit(soc, pdev, mac_id);
  2745. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2746. RXDMA_DST, 0);
  2747. }
  2748. curr_nbuf = pdev->invalid_peer_head_msdu;
  2749. while (curr_nbuf) {
  2750. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2751. qdf_nbuf_free(curr_nbuf);
  2752. curr_nbuf = next_nbuf;
  2753. }
  2754. dp_htt_ppdu_stats_detach(pdev);
  2755. soc->pdev_list[pdev->pdev_id] = NULL;
  2756. soc->pdev_count--;
  2757. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2758. qdf_mem_free(pdev->dp_txrx_handle);
  2759. qdf_mem_free(pdev);
  2760. }
  2761. /*
  2762. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2763. * @soc: DP SOC handle
  2764. */
  2765. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2766. {
  2767. struct reo_desc_list_node *desc;
  2768. struct dp_rx_tid *rx_tid;
  2769. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2770. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2771. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2772. rx_tid = &desc->rx_tid;
  2773. qdf_mem_unmap_nbytes_single(soc->osdev,
  2774. rx_tid->hw_qdesc_paddr,
  2775. QDF_DMA_BIDIRECTIONAL,
  2776. rx_tid->hw_qdesc_alloc_size);
  2777. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2778. qdf_mem_free(desc);
  2779. }
  2780. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2781. qdf_list_destroy(&soc->reo_desc_freelist);
  2782. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2783. }
  2784. /*
  2785. * dp_soc_detach_wifi3() - Detach txrx SOC
  2786. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2787. */
  2788. static void dp_soc_detach_wifi3(void *txrx_soc)
  2789. {
  2790. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2791. int i;
  2792. qdf_atomic_set(&soc->cmn_init_done, 0);
  2793. qdf_flush_work(&soc->htt_stats.work);
  2794. qdf_disable_work(&soc->htt_stats.work);
  2795. /* Free pending htt stats messages */
  2796. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2797. dp_free_inact_timer(soc);
  2798. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2799. if (soc->pdev_list[i])
  2800. dp_pdev_detach_wifi3(
  2801. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2802. }
  2803. dp_peer_find_detach(soc);
  2804. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2805. * SW descriptors
  2806. */
  2807. /* Free the ring memories */
  2808. /* Common rings */
  2809. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2810. dp_tx_soc_detach(soc);
  2811. /* Tx data rings */
  2812. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2813. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2814. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2815. TCL_DATA, i);
  2816. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2817. WBM2SW_RELEASE, i);
  2818. }
  2819. }
  2820. /* TCL command and status rings */
  2821. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2822. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2823. /* Rx data rings */
  2824. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2825. soc->num_reo_dest_rings =
  2826. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2827. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2828. /* TODO: Get number of rings and ring sizes
  2829. * from wlan_cfg
  2830. */
  2831. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2832. REO_DST, i);
  2833. }
  2834. }
  2835. /* REO reinjection ring */
  2836. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2837. /* Rx release ring */
  2838. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2839. /* Rx exception ring */
  2840. /* TODO: Better to store ring_type and ring_num in
  2841. * dp_srng during setup
  2842. */
  2843. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2844. /* REO command and status rings */
  2845. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2846. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2847. dp_hw_link_desc_pool_cleanup(soc);
  2848. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2849. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2850. htt_soc_detach(soc->htt_handle);
  2851. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  2852. dp_reo_cmdlist_destroy(soc);
  2853. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2854. dp_reo_desc_freelist_destroy(soc);
  2855. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2856. dp_soc_wds_detach(soc);
  2857. qdf_spinlock_destroy(&soc->ast_lock);
  2858. qdf_mem_free(soc);
  2859. }
  2860. #ifndef QCA_WIFI_QCA6390
  2861. static void dp_mon_htt_srng_setup(struct dp_soc *soc,
  2862. struct dp_pdev *pdev,
  2863. int mac_id,
  2864. int mac_for_pdev)
  2865. {
  2866. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2867. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2868. RXDMA_MONITOR_BUF);
  2869. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2870. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2871. RXDMA_MONITOR_DST);
  2872. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2873. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2874. RXDMA_MONITOR_STATUS);
  2875. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2876. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2877. RXDMA_MONITOR_DESC);
  2878. }
  2879. #else
  2880. static void dp_mon_htt_srng_setup(struct dp_soc *soc,
  2881. struct dp_pdev *pdev,
  2882. int mac_id,
  2883. int mac_for_pdev)
  2884. {
  2885. }
  2886. #endif
  2887. /*
  2888. * dp_rxdma_ring_config() - configure the RX DMA rings
  2889. *
  2890. * This function is used to configure the MAC rings.
  2891. * On MCL host provides buffers in Host2FW ring
  2892. * FW refills (copies) buffers to the ring and updates
  2893. * ring_idx in register
  2894. *
  2895. * @soc: data path SoC handle
  2896. *
  2897. * Return: void
  2898. */
  2899. #ifdef QCA_HOST2FW_RXBUF_RING
  2900. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2901. {
  2902. int i;
  2903. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2904. struct dp_pdev *pdev = soc->pdev_list[i];
  2905. if (pdev) {
  2906. int mac_id;
  2907. bool dbs_enable = 0;
  2908. int max_mac_rings =
  2909. wlan_cfg_get_num_mac_rings
  2910. (pdev->wlan_cfg_ctx);
  2911. htt_srng_setup(soc->htt_handle, 0,
  2912. pdev->rx_refill_buf_ring.hal_srng,
  2913. RXDMA_BUF);
  2914. if (pdev->rx_refill_buf_ring2.hal_srng)
  2915. htt_srng_setup(soc->htt_handle, 0,
  2916. pdev->rx_refill_buf_ring2.hal_srng,
  2917. RXDMA_BUF);
  2918. if (soc->cdp_soc.ol_ops->
  2919. is_hw_dbs_2x2_capable) {
  2920. dbs_enable = soc->cdp_soc.ol_ops->
  2921. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  2922. }
  2923. if (dbs_enable) {
  2924. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2925. QDF_TRACE_LEVEL_ERROR,
  2926. FL("DBS enabled max_mac_rings %d"),
  2927. max_mac_rings);
  2928. } else {
  2929. max_mac_rings = 1;
  2930. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2931. QDF_TRACE_LEVEL_ERROR,
  2932. FL("DBS disabled, max_mac_rings %d"),
  2933. max_mac_rings);
  2934. }
  2935. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2936. FL("pdev_id %d max_mac_rings %d"),
  2937. pdev->pdev_id, max_mac_rings);
  2938. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  2939. int mac_for_pdev = dp_get_mac_id_for_pdev(
  2940. mac_id, pdev->pdev_id);
  2941. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2942. QDF_TRACE_LEVEL_ERROR,
  2943. FL("mac_id %d"), mac_for_pdev);
  2944. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2945. pdev->rx_mac_buf_ring[mac_id]
  2946. .hal_srng,
  2947. RXDMA_BUF);
  2948. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2949. pdev->rxdma_err_dst_ring[mac_id]
  2950. .hal_srng,
  2951. RXDMA_DST);
  2952. /* Configure monitor mode rings */
  2953. dp_mon_htt_srng_setup(soc, pdev, mac_id,
  2954. mac_for_pdev);
  2955. }
  2956. }
  2957. }
  2958. /*
  2959. * Timer to reap rxdma status rings.
  2960. * Needed until we enable ppdu end interrupts
  2961. */
  2962. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  2963. dp_service_mon_rings, (void *)soc,
  2964. QDF_TIMER_TYPE_WAKE_APPS);
  2965. soc->reap_timer_init = 1;
  2966. }
  2967. #else
  2968. /* This is only for WIN */
  2969. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2970. {
  2971. int i;
  2972. int mac_id;
  2973. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2974. struct dp_pdev *pdev = soc->pdev_list[i];
  2975. if (pdev == NULL)
  2976. continue;
  2977. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2978. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  2979. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2980. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  2981. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2982. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2983. RXDMA_MONITOR_BUF);
  2984. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2985. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2986. RXDMA_MONITOR_DST);
  2987. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2988. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2989. RXDMA_MONITOR_STATUS);
  2990. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2991. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2992. RXDMA_MONITOR_DESC);
  2993. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2994. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  2995. RXDMA_DST);
  2996. }
  2997. }
  2998. }
  2999. #endif
  3000. /*
  3001. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3002. * @txrx_soc: Datapath SOC handle
  3003. */
  3004. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3005. {
  3006. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3007. htt_soc_attach_target(soc->htt_handle);
  3008. dp_rxdma_ring_config(soc);
  3009. DP_STATS_INIT(soc);
  3010. /* initialize work queue for stats processing */
  3011. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3012. return 0;
  3013. }
  3014. /*
  3015. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3016. * @txrx_soc: Datapath SOC handle
  3017. */
  3018. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3019. {
  3020. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3021. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3022. }
  3023. /*
  3024. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3025. * @txrx_soc: Datapath SOC handle
  3026. * @nss_cfg: nss config
  3027. */
  3028. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3029. {
  3030. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3031. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3032. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3033. /*
  3034. * TODO: masked out based on the per offloaded radio
  3035. */
  3036. if (config == dp_nss_cfg_dbdc) {
  3037. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3038. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3039. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3040. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3041. }
  3042. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3043. FL("nss-wifi<0> nss config is enabled"));
  3044. }
  3045. /*
  3046. * dp_vdev_attach_wifi3() - attach txrx vdev
  3047. * @txrx_pdev: Datapath PDEV handle
  3048. * @vdev_mac_addr: MAC address of the virtual interface
  3049. * @vdev_id: VDEV Id
  3050. * @wlan_op_mode: VDEV operating mode
  3051. *
  3052. * Return: DP VDEV handle on success, NULL on failure
  3053. */
  3054. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3055. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3056. {
  3057. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3058. struct dp_soc *soc = pdev->soc;
  3059. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3060. if (!vdev) {
  3061. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3062. FL("DP VDEV memory allocation failed"));
  3063. goto fail0;
  3064. }
  3065. vdev->pdev = pdev;
  3066. vdev->vdev_id = vdev_id;
  3067. vdev->opmode = op_mode;
  3068. vdev->osdev = soc->osdev;
  3069. vdev->osif_rx = NULL;
  3070. vdev->osif_rsim_rx_decap = NULL;
  3071. vdev->osif_get_key = NULL;
  3072. vdev->osif_rx_mon = NULL;
  3073. vdev->osif_tx_free_ext = NULL;
  3074. vdev->osif_vdev = NULL;
  3075. vdev->delete.pending = 0;
  3076. vdev->safemode = 0;
  3077. vdev->drop_unenc = 1;
  3078. vdev->sec_type = cdp_sec_type_none;
  3079. #ifdef notyet
  3080. vdev->filters_num = 0;
  3081. #endif
  3082. qdf_mem_copy(
  3083. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3084. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3085. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3086. vdev->dscp_tid_map_id = 0;
  3087. vdev->mcast_enhancement_en = 0;
  3088. /* TODO: Initialize default HTT meta data that will be used in
  3089. * TCL descriptors for packets transmitted from this VDEV
  3090. */
  3091. TAILQ_INIT(&vdev->peer_list);
  3092. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3093. /* add this vdev into the pdev's list */
  3094. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3095. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3096. pdev->vdev_count++;
  3097. dp_tx_vdev_attach(vdev);
  3098. if ((soc->intr_mode == DP_INTR_POLL) &&
  3099. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3100. if (pdev->vdev_count == 1)
  3101. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3102. }
  3103. dp_lro_hash_setup(soc);
  3104. /* LRO */
  3105. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3106. wlan_op_mode_sta == vdev->opmode)
  3107. vdev->lro_enable = true;
  3108. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3109. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3110. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3111. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3112. DP_STATS_INIT(vdev);
  3113. if (wlan_op_mode_sta == vdev->opmode)
  3114. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3115. vdev->mac_addr.raw,
  3116. NULL);
  3117. return (struct cdp_vdev *)vdev;
  3118. fail0:
  3119. return NULL;
  3120. }
  3121. /**
  3122. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3123. * @vdev: Datapath VDEV handle
  3124. * @osif_vdev: OSIF vdev handle
  3125. * @ctrl_vdev: UMAC vdev handle
  3126. * @txrx_ops: Tx and Rx operations
  3127. *
  3128. * Return: DP VDEV handle on success, NULL on failure
  3129. */
  3130. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3131. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3132. struct ol_txrx_ops *txrx_ops)
  3133. {
  3134. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3135. vdev->osif_vdev = osif_vdev;
  3136. vdev->ctrl_vdev = ctrl_vdev;
  3137. vdev->osif_rx = txrx_ops->rx.rx;
  3138. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3139. vdev->osif_get_key = txrx_ops->get_key;
  3140. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3141. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3142. #ifdef notyet
  3143. #if ATH_SUPPORT_WAPI
  3144. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3145. #endif
  3146. #endif
  3147. #ifdef UMAC_SUPPORT_PROXY_ARP
  3148. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3149. #endif
  3150. vdev->me_convert = txrx_ops->me_convert;
  3151. /* TODO: Enable the following once Tx code is integrated */
  3152. if (vdev->mesh_vdev)
  3153. txrx_ops->tx.tx = dp_tx_send_mesh;
  3154. else
  3155. txrx_ops->tx.tx = dp_tx_send;
  3156. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3157. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3158. "DP Vdev Register success");
  3159. }
  3160. /**
  3161. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3162. * @vdev: Datapath VDEV handle
  3163. *
  3164. * Return: void
  3165. */
  3166. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3167. {
  3168. struct dp_pdev *pdev = vdev->pdev;
  3169. struct dp_soc *soc = pdev->soc;
  3170. struct dp_peer *peer;
  3171. uint16_t *peer_ids;
  3172. uint8_t i = 0, j = 0;
  3173. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3174. if (!peer_ids) {
  3175. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3176. "DP alloc failure - unable to flush peers");
  3177. return;
  3178. }
  3179. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3180. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3181. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3182. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3183. if (j < soc->max_peers)
  3184. peer_ids[j++] = peer->peer_ids[i];
  3185. }
  3186. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3187. for (i = 0; i < j ; i++)
  3188. dp_rx_peer_unmap_handler(soc, peer_ids[i]);
  3189. qdf_mem_free(peer_ids);
  3190. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3191. FL("Flushed peers for vdev object %pK "), vdev);
  3192. }
  3193. /*
  3194. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3195. * @txrx_vdev: Datapath VDEV handle
  3196. * @callback: Callback OL_IF on completion of detach
  3197. * @cb_context: Callback context
  3198. *
  3199. */
  3200. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3201. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3202. {
  3203. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3204. struct dp_pdev *pdev = vdev->pdev;
  3205. struct dp_soc *soc = pdev->soc;
  3206. struct dp_neighbour_peer *peer = NULL;
  3207. /* preconditions */
  3208. qdf_assert(vdev);
  3209. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3210. /* remove the vdev from its parent pdev's list */
  3211. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3212. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3213. if (wlan_op_mode_sta == vdev->opmode)
  3214. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3215. /*
  3216. * If Target is hung, flush all peers before detaching vdev
  3217. * this will free all references held due to missing
  3218. * unmap commands from Target
  3219. */
  3220. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3221. dp_vdev_flush_peers(vdev);
  3222. /*
  3223. * Use peer_ref_mutex while accessing peer_list, in case
  3224. * a peer is in the process of being removed from the list.
  3225. */
  3226. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3227. /* check that the vdev has no peers allocated */
  3228. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3229. /* debug print - will be removed later */
  3230. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3231. FL("not deleting vdev object %pK (%pM)"
  3232. "until deletion finishes for all its peers"),
  3233. vdev, vdev->mac_addr.raw);
  3234. /* indicate that the vdev needs to be deleted */
  3235. vdev->delete.pending = 1;
  3236. vdev->delete.callback = callback;
  3237. vdev->delete.context = cb_context;
  3238. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3239. return;
  3240. }
  3241. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3242. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3243. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3244. neighbour_peer_list_elem) {
  3245. QDF_ASSERT(peer->vdev != vdev);
  3246. }
  3247. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3248. dp_tx_vdev_detach(vdev);
  3249. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3250. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3251. qdf_mem_free(vdev);
  3252. if (callback)
  3253. callback(cb_context);
  3254. }
  3255. /*
  3256. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3257. * @soc - datapath soc handle
  3258. * @peer - datapath peer handle
  3259. *
  3260. * Delete the AST entries belonging to a peer
  3261. */
  3262. #ifdef FEATURE_AST
  3263. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3264. struct dp_peer *peer)
  3265. {
  3266. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3267. qdf_spin_lock_bh(&soc->ast_lock);
  3268. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3269. dp_peer_del_ast(soc, ast_entry);
  3270. peer->self_ast_entry = NULL;
  3271. TAILQ_INIT(&peer->ast_entry_list);
  3272. qdf_spin_unlock_bh(&soc->ast_lock);
  3273. }
  3274. #else
  3275. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3276. struct dp_peer *peer)
  3277. {
  3278. }
  3279. #endif
  3280. #if ATH_SUPPORT_WRAP
  3281. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3282. uint8_t *peer_mac_addr)
  3283. {
  3284. struct dp_peer *peer;
  3285. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3286. 0, vdev->vdev_id);
  3287. if (!peer)
  3288. return NULL;
  3289. if (peer->bss_peer)
  3290. return peer;
  3291. qdf_atomic_dec(&peer->ref_cnt);
  3292. return NULL;
  3293. }
  3294. #else
  3295. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3296. uint8_t *peer_mac_addr)
  3297. {
  3298. struct dp_peer *peer;
  3299. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3300. 0, vdev->vdev_id);
  3301. if (!peer)
  3302. return NULL;
  3303. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3304. return peer;
  3305. qdf_atomic_dec(&peer->ref_cnt);
  3306. return NULL;
  3307. }
  3308. #endif
  3309. /*
  3310. * dp_peer_create_wifi3() - attach txrx peer
  3311. * @txrx_vdev: Datapath VDEV handle
  3312. * @peer_mac_addr: Peer MAC address
  3313. *
  3314. * Return: DP peeer handle on success, NULL on failure
  3315. */
  3316. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3317. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3318. {
  3319. struct dp_peer *peer;
  3320. int i;
  3321. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3322. struct dp_pdev *pdev;
  3323. struct dp_soc *soc;
  3324. struct dp_ast_entry *ast_entry;
  3325. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3326. /* preconditions */
  3327. qdf_assert(vdev);
  3328. qdf_assert(peer_mac_addr);
  3329. pdev = vdev->pdev;
  3330. soc = pdev->soc;
  3331. /*
  3332. * If a peer entry with given MAC address already exists,
  3333. * reuse the peer and reset the state of peer.
  3334. */
  3335. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3336. if (peer) {
  3337. peer->delete_in_progress = false;
  3338. dp_peer_delete_ast_entries(soc, peer);
  3339. if ((vdev->opmode == wlan_op_mode_sta) &&
  3340. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3341. DP_MAC_ADDR_LEN)) {
  3342. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3343. }
  3344. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3345. /*
  3346. * Control path maintains a node count which is incremented
  3347. * for every new peer create command. Since new peer is not being
  3348. * created and earlier reference is reused here,
  3349. * peer_unref_delete event is sent to control path to
  3350. * increment the count back.
  3351. */
  3352. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3353. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3354. vdev->vdev_id, peer->mac_addr.raw);
  3355. }
  3356. peer->ctrl_peer = ctrl_peer;
  3357. dp_local_peer_id_alloc(pdev, peer);
  3358. DP_STATS_INIT(peer);
  3359. return (void *)peer;
  3360. } else {
  3361. /*
  3362. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3363. * need to remove the AST entry which was earlier added as a WDS
  3364. * entry.
  3365. * If an AST entry exists, but no peer entry exists with a given
  3366. * MAC addresses, we could deduce it as a WDS entry
  3367. */
  3368. ast_entry = dp_peer_ast_hash_find(soc, peer_mac_addr);
  3369. if (ast_entry)
  3370. dp_peer_del_ast(soc, ast_entry);
  3371. }
  3372. #ifdef notyet
  3373. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3374. soc->mempool_ol_ath_peer);
  3375. #else
  3376. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3377. #endif
  3378. if (!peer)
  3379. return NULL; /* failure */
  3380. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3381. TAILQ_INIT(&peer->ast_entry_list);
  3382. /* store provided params */
  3383. peer->vdev = vdev;
  3384. peer->ctrl_peer = ctrl_peer;
  3385. if ((vdev->opmode == wlan_op_mode_sta) &&
  3386. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3387. DP_MAC_ADDR_LEN)) {
  3388. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3389. }
  3390. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3391. qdf_spinlock_create(&peer->peer_info_lock);
  3392. qdf_mem_copy(
  3393. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3394. /* TODO: See of rx_opt_proc is really required */
  3395. peer->rx_opt_proc = soc->rx_opt_proc;
  3396. /* initialize the peer_id */
  3397. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3398. peer->peer_ids[i] = HTT_INVALID_PEER;
  3399. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3400. qdf_atomic_init(&peer->ref_cnt);
  3401. /* keep one reference for attach */
  3402. qdf_atomic_inc(&peer->ref_cnt);
  3403. /* add this peer into the vdev's list */
  3404. if (wlan_op_mode_sta == vdev->opmode)
  3405. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3406. else
  3407. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3408. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3409. /* TODO: See if hash based search is required */
  3410. dp_peer_find_hash_add(soc, peer);
  3411. /* Initialize the peer state */
  3412. peer->state = OL_TXRX_PEER_STATE_DISC;
  3413. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3414. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3415. vdev, peer, peer->mac_addr.raw,
  3416. qdf_atomic_read(&peer->ref_cnt));
  3417. /*
  3418. * For every peer MAp message search and set if bss_peer
  3419. */
  3420. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3421. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3422. "vdev bss_peer!!!!");
  3423. peer->bss_peer = 1;
  3424. vdev->vap_bss_peer = peer;
  3425. }
  3426. for (i = 0; i < DP_MAX_TIDS; i++)
  3427. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  3428. dp_local_peer_id_alloc(pdev, peer);
  3429. DP_STATS_INIT(peer);
  3430. return (void *)peer;
  3431. }
  3432. /*
  3433. * dp_peer_setup_wifi3() - initialize the peer
  3434. * @vdev_hdl: virtual device object
  3435. * @peer: Peer object
  3436. *
  3437. * Return: void
  3438. */
  3439. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3440. {
  3441. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3442. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3443. struct dp_pdev *pdev;
  3444. struct dp_soc *soc;
  3445. bool hash_based = 0;
  3446. enum cdp_host_reo_dest_ring reo_dest;
  3447. /* preconditions */
  3448. qdf_assert(vdev);
  3449. qdf_assert(peer);
  3450. pdev = vdev->pdev;
  3451. soc = pdev->soc;
  3452. peer->last_assoc_rcvd = 0;
  3453. peer->last_disassoc_rcvd = 0;
  3454. peer->last_deauth_rcvd = 0;
  3455. /*
  3456. * hash based steering is disabled for Radios which are offloaded
  3457. * to NSS
  3458. */
  3459. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3460. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3461. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3462. FL("hash based steering for pdev: %d is %d"),
  3463. pdev->pdev_id, hash_based);
  3464. /*
  3465. * Below line of code will ensure the proper reo_dest ring is chosen
  3466. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3467. */
  3468. reo_dest = pdev->reo_dest;
  3469. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3470. /* TODO: Check the destination ring number to be passed to FW */
  3471. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3472. pdev->ctrl_pdev, peer->mac_addr.raw,
  3473. peer->vdev->vdev_id, hash_based, reo_dest);
  3474. }
  3475. dp_peer_rx_init(pdev, peer);
  3476. return;
  3477. }
  3478. /*
  3479. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3480. * @vdev_handle: virtual device object
  3481. * @htt_pkt_type: type of pkt
  3482. *
  3483. * Return: void
  3484. */
  3485. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3486. enum htt_cmn_pkt_type val)
  3487. {
  3488. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3489. vdev->tx_encap_type = val;
  3490. }
  3491. /*
  3492. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3493. * @vdev_handle: virtual device object
  3494. * @htt_pkt_type: type of pkt
  3495. *
  3496. * Return: void
  3497. */
  3498. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3499. enum htt_cmn_pkt_type val)
  3500. {
  3501. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3502. vdev->rx_decap_type = val;
  3503. }
  3504. /*
  3505. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3506. * @pdev_handle: physical device object
  3507. * @val: reo destination ring index (1 - 4)
  3508. *
  3509. * Return: void
  3510. */
  3511. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3512. enum cdp_host_reo_dest_ring val)
  3513. {
  3514. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3515. if (pdev)
  3516. pdev->reo_dest = val;
  3517. }
  3518. /*
  3519. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3520. * @pdev_handle: physical device object
  3521. *
  3522. * Return: reo destination ring index
  3523. */
  3524. static enum cdp_host_reo_dest_ring
  3525. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3526. {
  3527. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3528. if (pdev)
  3529. return pdev->reo_dest;
  3530. else
  3531. return cdp_host_reo_dest_ring_unknown;
  3532. }
  3533. #ifdef QCA_SUPPORT_SON
  3534. static void dp_son_peer_authorize(struct dp_peer *peer)
  3535. {
  3536. struct dp_soc *soc;
  3537. soc = peer->vdev->pdev->soc;
  3538. peer->peer_bs_inact_flag = 0;
  3539. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3540. return;
  3541. }
  3542. #else
  3543. static void dp_son_peer_authorize(struct dp_peer *peer)
  3544. {
  3545. return;
  3546. }
  3547. #endif
  3548. /*
  3549. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3550. * @pdev_handle: device object
  3551. * @val: value to be set
  3552. *
  3553. * Return: void
  3554. */
  3555. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3556. uint32_t val)
  3557. {
  3558. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3559. /* Enable/Disable smart mesh filtering. This flag will be checked
  3560. * during rx processing to check if packets are from NAC clients.
  3561. */
  3562. pdev->filter_neighbour_peers = val;
  3563. return 0;
  3564. }
  3565. /*
  3566. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3567. * address for smart mesh filtering
  3568. * @vdev_handle: virtual device object
  3569. * @cmd: Add/Del command
  3570. * @macaddr: nac client mac address
  3571. *
  3572. * Return: void
  3573. */
  3574. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  3575. uint32_t cmd, uint8_t *macaddr)
  3576. {
  3577. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3578. struct dp_pdev *pdev = vdev->pdev;
  3579. struct dp_neighbour_peer *peer = NULL;
  3580. if (!macaddr)
  3581. goto fail0;
  3582. /* Store address of NAC (neighbour peer) which will be checked
  3583. * against TA of received packets.
  3584. */
  3585. if (cmd == DP_NAC_PARAM_ADD) {
  3586. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3587. sizeof(*peer));
  3588. if (!peer) {
  3589. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3590. FL("DP neighbour peer node memory allocation failed"));
  3591. goto fail0;
  3592. }
  3593. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3594. macaddr, DP_MAC_ADDR_LEN);
  3595. peer->vdev = vdev;
  3596. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3597. /* add this neighbour peer into the list */
  3598. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3599. neighbour_peer_list_elem);
  3600. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3601. /* first neighbour */
  3602. if (!pdev->neighbour_peers_added) {
  3603. if (!pdev->mcopy_mode && !pdev->enhanced_stats_en)
  3604. dp_ppdu_ring_cfg(pdev);
  3605. pdev->neighbour_peers_added = true;
  3606. }
  3607. return 1;
  3608. } else if (cmd == DP_NAC_PARAM_DEL) {
  3609. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3610. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3611. neighbour_peer_list_elem) {
  3612. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3613. macaddr, DP_MAC_ADDR_LEN)) {
  3614. /* delete this peer from the list */
  3615. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3616. peer, neighbour_peer_list_elem);
  3617. qdf_mem_free(peer);
  3618. break;
  3619. }
  3620. }
  3621. /* last neighbour deleted */
  3622. if (TAILQ_EMPTY(&pdev->neighbour_peers_list))
  3623. pdev->neighbour_peers_added = false;
  3624. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3625. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  3626. !pdev->enhanced_stats_en)
  3627. dp_ppdu_ring_reset(pdev);
  3628. return 1;
  3629. }
  3630. fail0:
  3631. return 0;
  3632. }
  3633. /*
  3634. * dp_get_sec_type() - Get the security type
  3635. * @peer: Datapath peer handle
  3636. * @sec_idx: Security id (mcast, ucast)
  3637. *
  3638. * return sec_type: Security type
  3639. */
  3640. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3641. {
  3642. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3643. return dpeer->security[sec_idx].sec_type;
  3644. }
  3645. /*
  3646. * dp_peer_authorize() - authorize txrx peer
  3647. * @peer_handle: Datapath peer handle
  3648. * @authorize
  3649. *
  3650. */
  3651. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3652. {
  3653. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3654. struct dp_soc *soc;
  3655. if (peer != NULL) {
  3656. soc = peer->vdev->pdev->soc;
  3657. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3658. dp_son_peer_authorize(peer);
  3659. peer->authorize = authorize ? 1 : 0;
  3660. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3661. }
  3662. }
  3663. #ifdef QCA_SUPPORT_SON
  3664. /*
  3665. * dp_txrx_update_inact_threshold() - Update inact timer threshold
  3666. * @pdev_handle: Device handle
  3667. * @new_threshold : updated threshold value
  3668. *
  3669. */
  3670. static void
  3671. dp_txrx_update_inact_threshold(struct cdp_pdev *pdev_handle,
  3672. u_int16_t new_threshold)
  3673. {
  3674. struct dp_vdev *vdev;
  3675. struct dp_peer *peer;
  3676. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3677. struct dp_soc *soc = pdev->soc;
  3678. u_int16_t old_threshold = soc->pdev_bs_inact_reload;
  3679. if (old_threshold == new_threshold)
  3680. return;
  3681. soc->pdev_bs_inact_reload = new_threshold;
  3682. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3683. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3684. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3685. if (vdev->opmode != wlan_op_mode_ap)
  3686. continue;
  3687. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3688. if (!peer->authorize)
  3689. continue;
  3690. if (old_threshold - peer->peer_bs_inact >=
  3691. new_threshold) {
  3692. dp_mark_peer_inact((void *)peer, true);
  3693. peer->peer_bs_inact = 0;
  3694. } else {
  3695. peer->peer_bs_inact = new_threshold -
  3696. (old_threshold - peer->peer_bs_inact);
  3697. }
  3698. }
  3699. }
  3700. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3701. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3702. }
  3703. /**
  3704. * dp_txrx_reset_inact_count(): Reset inact count
  3705. * @pdev_handle - device handle
  3706. *
  3707. * Return: void
  3708. */
  3709. static void
  3710. dp_txrx_reset_inact_count(struct cdp_pdev *pdev_handle)
  3711. {
  3712. struct dp_vdev *vdev = NULL;
  3713. struct dp_peer *peer = NULL;
  3714. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3715. struct dp_soc *soc = pdev->soc;
  3716. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3717. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3718. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3719. if (vdev->opmode != wlan_op_mode_ap)
  3720. continue;
  3721. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3722. if (!peer->authorize)
  3723. continue;
  3724. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3725. }
  3726. }
  3727. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3728. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3729. }
  3730. /**
  3731. * dp_set_inact_params(): set inactivity params
  3732. * @pdev_handle - device handle
  3733. * @inact_check_interval - inactivity interval
  3734. * @inact_normal - Inactivity normal
  3735. * @inact_overload - Inactivity overload
  3736. *
  3737. * Return: bool
  3738. */
  3739. bool dp_set_inact_params(struct cdp_pdev *pdev_handle,
  3740. u_int16_t inact_check_interval,
  3741. u_int16_t inact_normal, u_int16_t inact_overload)
  3742. {
  3743. struct dp_soc *soc;
  3744. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3745. if (!pdev)
  3746. return false;
  3747. soc = pdev->soc;
  3748. if (!soc)
  3749. return false;
  3750. soc->pdev_bs_inact_interval = inact_check_interval;
  3751. soc->pdev_bs_inact_normal = inact_normal;
  3752. soc->pdev_bs_inact_overload = inact_overload;
  3753. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3754. soc->pdev_bs_inact_normal);
  3755. return true;
  3756. }
  3757. /**
  3758. * dp_start_inact_timer(): Inactivity timer start
  3759. * @pdev_handle - device handle
  3760. * @enable - Inactivity timer start/stop
  3761. *
  3762. * Return: bool
  3763. */
  3764. bool dp_start_inact_timer(struct cdp_pdev *pdev_handle, bool enable)
  3765. {
  3766. struct dp_soc *soc;
  3767. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3768. if (!pdev)
  3769. return false;
  3770. soc = pdev->soc;
  3771. if (!soc)
  3772. return false;
  3773. if (enable) {
  3774. dp_txrx_reset_inact_count((struct cdp_pdev *)pdev);
  3775. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  3776. soc->pdev_bs_inact_interval * 1000);
  3777. } else {
  3778. qdf_timer_stop(&soc->pdev_bs_inact_timer);
  3779. }
  3780. return true;
  3781. }
  3782. /**
  3783. * dp_set_overload(): Set inactivity overload
  3784. * @pdev_handle - device handle
  3785. * @overload - overload status
  3786. *
  3787. * Return: void
  3788. */
  3789. void dp_set_overload(struct cdp_pdev *pdev_handle, bool overload)
  3790. {
  3791. struct dp_soc *soc;
  3792. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3793. if (!pdev)
  3794. return;
  3795. soc = pdev->soc;
  3796. if (!soc)
  3797. return;
  3798. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3799. overload ? soc->pdev_bs_inact_overload :
  3800. soc->pdev_bs_inact_normal);
  3801. }
  3802. /**
  3803. * dp_peer_is_inact(): check whether peer is inactive
  3804. * @peer_handle - datapath peer handle
  3805. *
  3806. * Return: bool
  3807. */
  3808. bool dp_peer_is_inact(void *peer_handle)
  3809. {
  3810. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3811. if (!peer)
  3812. return false;
  3813. return peer->peer_bs_inact_flag == 1;
  3814. }
  3815. /**
  3816. * dp_init_inact_timer: initialize the inact timer
  3817. * @soc - SOC handle
  3818. *
  3819. * Return: void
  3820. */
  3821. void dp_init_inact_timer(struct dp_soc *soc)
  3822. {
  3823. qdf_timer_init(soc->osdev, &soc->pdev_bs_inact_timer,
  3824. dp_txrx_peer_find_inact_timeout_handler,
  3825. (void *)soc, QDF_TIMER_TYPE_WAKE_APPS);
  3826. }
  3827. #else
  3828. bool dp_set_inact_params(struct cdp_pdev *pdev, u_int16_t inact_check_interval,
  3829. u_int16_t inact_normal, u_int16_t inact_overload)
  3830. {
  3831. return false;
  3832. }
  3833. bool dp_start_inact_timer(struct cdp_pdev *pdev, bool enable)
  3834. {
  3835. return false;
  3836. }
  3837. void dp_set_overload(struct cdp_pdev *pdev, bool overload)
  3838. {
  3839. return;
  3840. }
  3841. void dp_init_inact_timer(struct dp_soc *soc)
  3842. {
  3843. return;
  3844. }
  3845. bool dp_peer_is_inact(void *peer)
  3846. {
  3847. return false;
  3848. }
  3849. #endif
  3850. /*
  3851. * dp_peer_unref_delete() - unref and delete peer
  3852. * @peer_handle: Datapath peer handle
  3853. *
  3854. */
  3855. void dp_peer_unref_delete(void *peer_handle)
  3856. {
  3857. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3858. struct dp_peer *bss_peer = NULL;
  3859. struct dp_vdev *vdev = peer->vdev;
  3860. struct dp_pdev *pdev = vdev->pdev;
  3861. struct dp_soc *soc = pdev->soc;
  3862. struct dp_peer *tmppeer;
  3863. int found = 0;
  3864. uint16_t peer_id;
  3865. uint16_t vdev_id;
  3866. /*
  3867. * Hold the lock all the way from checking if the peer ref count
  3868. * is zero until the peer references are removed from the hash
  3869. * table and vdev list (if the peer ref count is zero).
  3870. * This protects against a new HL tx operation starting to use the
  3871. * peer object just after this function concludes it's done being used.
  3872. * Furthermore, the lock needs to be held while checking whether the
  3873. * vdev's list of peers is empty, to make sure that list is not modified
  3874. * concurrently with the empty check.
  3875. */
  3876. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3877. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3878. "%s: peer %pK ref_cnt(before decrement): %d", __func__,
  3879. peer, qdf_atomic_read(&peer->ref_cnt));
  3880. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  3881. peer_id = peer->peer_ids[0];
  3882. vdev_id = vdev->vdev_id;
  3883. /*
  3884. * Make sure that the reference to the peer in
  3885. * peer object map is removed
  3886. */
  3887. if (peer_id != HTT_INVALID_PEER)
  3888. soc->peer_id_to_obj_map[peer_id] = NULL;
  3889. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3890. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  3891. /* remove the reference to the peer from the hash table */
  3892. dp_peer_find_hash_remove(soc, peer);
  3893. qdf_spin_lock_bh(&soc->ast_lock);
  3894. if (peer->self_ast_entry) {
  3895. dp_peer_del_ast(soc, peer->self_ast_entry);
  3896. peer->self_ast_entry = NULL;
  3897. }
  3898. qdf_spin_unlock_bh(&soc->ast_lock);
  3899. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  3900. if (tmppeer == peer) {
  3901. found = 1;
  3902. break;
  3903. }
  3904. }
  3905. if (found) {
  3906. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  3907. peer_list_elem);
  3908. } else {
  3909. /*Ignoring the remove operation as peer not found*/
  3910. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3911. "peer %pK not found in vdev (%pK)->peer_list:%pK",
  3912. peer, vdev, &peer->vdev->peer_list);
  3913. }
  3914. /* cleanup the peer data */
  3915. dp_peer_cleanup(vdev, peer);
  3916. /* check whether the parent vdev has no peers left */
  3917. if (TAILQ_EMPTY(&vdev->peer_list)) {
  3918. /*
  3919. * Now that there are no references to the peer, we can
  3920. * release the peer reference lock.
  3921. */
  3922. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3923. /*
  3924. * Check if the parent vdev was waiting for its peers
  3925. * to be deleted, in order for it to be deleted too.
  3926. */
  3927. if (vdev->delete.pending) {
  3928. ol_txrx_vdev_delete_cb vdev_delete_cb =
  3929. vdev->delete.callback;
  3930. void *vdev_delete_context =
  3931. vdev->delete.context;
  3932. QDF_TRACE(QDF_MODULE_ID_DP,
  3933. QDF_TRACE_LEVEL_INFO_HIGH,
  3934. FL("deleting vdev object %pK (%pM)"
  3935. " - its last peer is done"),
  3936. vdev, vdev->mac_addr.raw);
  3937. /* all peers are gone, go ahead and delete it */
  3938. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  3939. FLOW_TYPE_VDEV,
  3940. vdev_id);
  3941. dp_tx_vdev_detach(vdev);
  3942. QDF_TRACE(QDF_MODULE_ID_DP,
  3943. QDF_TRACE_LEVEL_INFO_HIGH,
  3944. FL("deleting vdev object %pK (%pM)"),
  3945. vdev, vdev->mac_addr.raw);
  3946. qdf_mem_free(vdev);
  3947. vdev = NULL;
  3948. if (vdev_delete_cb)
  3949. vdev_delete_cb(vdev_delete_context);
  3950. }
  3951. } else {
  3952. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3953. }
  3954. if (vdev) {
  3955. if (vdev->vap_bss_peer == peer) {
  3956. vdev->vap_bss_peer = NULL;
  3957. }
  3958. }
  3959. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3960. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3961. vdev_id, peer->mac_addr.raw);
  3962. }
  3963. if (!vdev || !vdev->vap_bss_peer) {
  3964. goto free_peer;
  3965. }
  3966. #ifdef notyet
  3967. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  3968. #else
  3969. bss_peer = vdev->vap_bss_peer;
  3970. DP_UPDATE_STATS(vdev, peer);
  3971. free_peer:
  3972. qdf_mem_free(peer);
  3973. #endif
  3974. } else {
  3975. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3976. }
  3977. }
  3978. /*
  3979. * dp_peer_detach_wifi3() – Detach txrx peer
  3980. * @peer_handle: Datapath peer handle
  3981. * @bitmap: bitmap indicating special handling of request.
  3982. *
  3983. */
  3984. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  3985. {
  3986. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3987. /* redirect the peer's rx delivery function to point to a
  3988. * discard func
  3989. */
  3990. peer->rx_opt_proc = dp_rx_discard;
  3991. peer->ctrl_peer = NULL;
  3992. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3993. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  3994. dp_local_peer_id_free(peer->vdev->pdev, peer);
  3995. qdf_spinlock_destroy(&peer->peer_info_lock);
  3996. /*
  3997. * Remove the reference added during peer_attach.
  3998. * The peer will still be left allocated until the
  3999. * PEER_UNMAP message arrives to remove the other
  4000. * reference, added by the PEER_MAP message.
  4001. */
  4002. dp_peer_unref_delete(peer_handle);
  4003. }
  4004. /*
  4005. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4006. * @peer_handle: Datapath peer handle
  4007. *
  4008. */
  4009. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4010. {
  4011. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4012. return vdev->mac_addr.raw;
  4013. }
  4014. /*
  4015. * dp_vdev_set_wds() - Enable per packet stats
  4016. * @vdev_handle: DP VDEV handle
  4017. * @val: value
  4018. *
  4019. * Return: none
  4020. */
  4021. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4022. {
  4023. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4024. vdev->wds_enabled = val;
  4025. return 0;
  4026. }
  4027. /*
  4028. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4029. * @peer_handle: Datapath peer handle
  4030. *
  4031. */
  4032. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4033. uint8_t vdev_id)
  4034. {
  4035. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4036. struct dp_vdev *vdev = NULL;
  4037. if (qdf_unlikely(!pdev))
  4038. return NULL;
  4039. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4040. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4041. if (vdev->vdev_id == vdev_id)
  4042. break;
  4043. }
  4044. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4045. return (struct cdp_vdev *)vdev;
  4046. }
  4047. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4048. {
  4049. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4050. return vdev->opmode;
  4051. }
  4052. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4053. {
  4054. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4055. struct dp_pdev *pdev = vdev->pdev;
  4056. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4057. }
  4058. /**
  4059. * dp_reset_monitor_mode() - Disable monitor mode
  4060. * @pdev_handle: Datapath PDEV handle
  4061. *
  4062. * Return: 0 on success, not 0 on failure
  4063. */
  4064. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4065. {
  4066. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4067. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4068. struct dp_soc *soc = pdev->soc;
  4069. uint8_t pdev_id;
  4070. int mac_id;
  4071. pdev_id = pdev->pdev_id;
  4072. soc = pdev->soc;
  4073. qdf_spin_lock_bh(&pdev->mon_lock);
  4074. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4075. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4076. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4077. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4078. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4079. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4080. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4081. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4082. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4083. }
  4084. pdev->monitor_vdev = NULL;
  4085. qdf_spin_unlock_bh(&pdev->mon_lock);
  4086. return 0;
  4087. }
  4088. /**
  4089. * dp_set_nac() - set peer_nac
  4090. * @peer_handle: Datapath PEER handle
  4091. *
  4092. * Return: void
  4093. */
  4094. static void dp_set_nac(struct cdp_peer *peer_handle)
  4095. {
  4096. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4097. peer->nac = 1;
  4098. }
  4099. /**
  4100. * dp_get_tx_pending() - read pending tx
  4101. * @pdev_handle: Datapath PDEV handle
  4102. *
  4103. * Return: outstanding tx
  4104. */
  4105. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4106. {
  4107. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4108. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4109. }
  4110. /**
  4111. * dp_get_peer_mac_from_peer_id() - get peer mac
  4112. * @pdev_handle: Datapath PDEV handle
  4113. * @peer_id: Peer ID
  4114. * @peer_mac: MAC addr of PEER
  4115. *
  4116. * Return: void
  4117. */
  4118. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4119. uint32_t peer_id, uint8_t *peer_mac)
  4120. {
  4121. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4122. struct dp_peer *peer;
  4123. if (pdev && peer_mac) {
  4124. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4125. if (peer && peer->mac_addr.raw) {
  4126. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4127. DP_MAC_ADDR_LEN);
  4128. }
  4129. }
  4130. }
  4131. /**
  4132. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4133. * @vdev_handle: Datapath VDEV handle
  4134. * @smart_monitor: Flag to denote if its smart monitor mode
  4135. *
  4136. * Return: 0 on success, not 0 on failure
  4137. */
  4138. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4139. uint8_t smart_monitor)
  4140. {
  4141. /* Many monitor VAPs can exists in a system but only one can be up at
  4142. * anytime
  4143. */
  4144. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4145. struct dp_pdev *pdev;
  4146. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4147. struct dp_soc *soc;
  4148. uint8_t pdev_id;
  4149. int mac_id;
  4150. qdf_assert(vdev);
  4151. pdev = vdev->pdev;
  4152. pdev_id = pdev->pdev_id;
  4153. soc = pdev->soc;
  4154. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4155. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4156. pdev, pdev_id, soc, vdev);
  4157. /*Check if current pdev's monitor_vdev exists */
  4158. if (pdev->monitor_vdev) {
  4159. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4160. "vdev=%pK", vdev);
  4161. qdf_assert(vdev);
  4162. }
  4163. pdev->monitor_vdev = vdev;
  4164. /* If smart monitor mode, do not configure monitor ring */
  4165. if (smart_monitor)
  4166. return QDF_STATUS_SUCCESS;
  4167. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4168. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4169. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4170. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4171. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4172. pdev->mo_data_filter);
  4173. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4174. htt_tlv_filter.mpdu_start = 1;
  4175. htt_tlv_filter.msdu_start = 1;
  4176. htt_tlv_filter.packet = 1;
  4177. htt_tlv_filter.msdu_end = 1;
  4178. htt_tlv_filter.mpdu_end = 1;
  4179. htt_tlv_filter.packet_header = 1;
  4180. htt_tlv_filter.attention = 1;
  4181. htt_tlv_filter.ppdu_start = 0;
  4182. htt_tlv_filter.ppdu_end = 0;
  4183. htt_tlv_filter.ppdu_end_user_stats = 0;
  4184. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4185. htt_tlv_filter.ppdu_end_status_done = 0;
  4186. htt_tlv_filter.header_per_msdu = 1;
  4187. htt_tlv_filter.enable_fp =
  4188. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4189. htt_tlv_filter.enable_md = 0;
  4190. htt_tlv_filter.enable_mo =
  4191. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4192. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4193. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4194. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4195. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4196. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4197. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4198. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4199. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4200. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4201. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4202. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4203. }
  4204. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4205. htt_tlv_filter.mpdu_start = 1;
  4206. htt_tlv_filter.msdu_start = 0;
  4207. htt_tlv_filter.packet = 0;
  4208. htt_tlv_filter.msdu_end = 0;
  4209. htt_tlv_filter.mpdu_end = 0;
  4210. htt_tlv_filter.attention = 0;
  4211. htt_tlv_filter.ppdu_start = 1;
  4212. htt_tlv_filter.ppdu_end = 1;
  4213. htt_tlv_filter.ppdu_end_user_stats = 1;
  4214. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4215. htt_tlv_filter.ppdu_end_status_done = 1;
  4216. htt_tlv_filter.enable_fp = 1;
  4217. htt_tlv_filter.enable_md = 0;
  4218. htt_tlv_filter.enable_mo = 1;
  4219. if (pdev->mcopy_mode) {
  4220. htt_tlv_filter.packet_header = 1;
  4221. }
  4222. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4223. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4224. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4225. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4226. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4227. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4228. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4229. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4230. pdev->pdev_id);
  4231. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4232. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4233. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4234. }
  4235. return QDF_STATUS_SUCCESS;
  4236. }
  4237. /**
  4238. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4239. * @pdev_handle: Datapath PDEV handle
  4240. * @filter_val: Flag to select Filter for monitor mode
  4241. * Return: 0 on success, not 0 on failure
  4242. */
  4243. static int dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4244. struct cdp_monitor_filter *filter_val)
  4245. {
  4246. /* Many monitor VAPs can exists in a system but only one can be up at
  4247. * anytime
  4248. */
  4249. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4250. struct dp_vdev *vdev = pdev->monitor_vdev;
  4251. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4252. struct dp_soc *soc;
  4253. uint8_t pdev_id;
  4254. int mac_id;
  4255. pdev_id = pdev->pdev_id;
  4256. soc = pdev->soc;
  4257. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4258. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4259. pdev, pdev_id, soc, vdev);
  4260. /*Check if current pdev's monitor_vdev exists */
  4261. if (!pdev->monitor_vdev) {
  4262. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4263. "vdev=%pK", vdev);
  4264. qdf_assert(vdev);
  4265. }
  4266. /* update filter mode, type in pdev structure */
  4267. pdev->mon_filter_mode = filter_val->mode;
  4268. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4269. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4270. pdev->fp_data_filter = filter_val->fp_data;
  4271. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4272. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4273. pdev->mo_data_filter = filter_val->mo_data;
  4274. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4275. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4276. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4277. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4278. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4279. pdev->mo_data_filter);
  4280. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4281. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4282. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4283. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4284. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4285. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4286. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4287. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4288. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4289. }
  4290. htt_tlv_filter.mpdu_start = 1;
  4291. htt_tlv_filter.msdu_start = 1;
  4292. htt_tlv_filter.packet = 1;
  4293. htt_tlv_filter.msdu_end = 1;
  4294. htt_tlv_filter.mpdu_end = 1;
  4295. htt_tlv_filter.packet_header = 1;
  4296. htt_tlv_filter.attention = 1;
  4297. htt_tlv_filter.ppdu_start = 0;
  4298. htt_tlv_filter.ppdu_end = 0;
  4299. htt_tlv_filter.ppdu_end_user_stats = 0;
  4300. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4301. htt_tlv_filter.ppdu_end_status_done = 0;
  4302. htt_tlv_filter.header_per_msdu = 1;
  4303. htt_tlv_filter.enable_fp =
  4304. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4305. htt_tlv_filter.enable_md = 0;
  4306. htt_tlv_filter.enable_mo =
  4307. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4308. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4309. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4310. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4311. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4312. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4313. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4314. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4315. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4316. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4317. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4318. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4319. }
  4320. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4321. htt_tlv_filter.mpdu_start = 1;
  4322. htt_tlv_filter.msdu_start = 0;
  4323. htt_tlv_filter.packet = 0;
  4324. htt_tlv_filter.msdu_end = 0;
  4325. htt_tlv_filter.mpdu_end = 0;
  4326. htt_tlv_filter.attention = 0;
  4327. htt_tlv_filter.ppdu_start = 1;
  4328. htt_tlv_filter.ppdu_end = 1;
  4329. htt_tlv_filter.ppdu_end_user_stats = 1;
  4330. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4331. htt_tlv_filter.ppdu_end_status_done = 1;
  4332. htt_tlv_filter.enable_fp = 1;
  4333. htt_tlv_filter.enable_md = 0;
  4334. htt_tlv_filter.enable_mo = 1;
  4335. if (pdev->mcopy_mode) {
  4336. htt_tlv_filter.packet_header = 1;
  4337. }
  4338. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4339. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4340. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4341. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4342. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4343. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4344. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4345. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4346. pdev->pdev_id);
  4347. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4348. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4349. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4350. }
  4351. return QDF_STATUS_SUCCESS;
  4352. }
  4353. /**
  4354. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4355. * @pdev_handle: Datapath PDEV handle
  4356. *
  4357. * Return: pdev_id
  4358. */
  4359. static
  4360. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4361. {
  4362. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4363. return pdev->pdev_id;
  4364. }
  4365. /**
  4366. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  4367. * @pdev_handle: Datapath PDEV handle
  4368. * @chan_noise_floor: Channel Noise Floor
  4369. *
  4370. * Return: void
  4371. */
  4372. static
  4373. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  4374. int16_t chan_noise_floor)
  4375. {
  4376. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4377. pdev->chan_noise_floor = chan_noise_floor;
  4378. }
  4379. /**
  4380. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4381. * @vdev_handle: Datapath VDEV handle
  4382. * Return: true on ucast filter flag set
  4383. */
  4384. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4385. {
  4386. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4387. struct dp_pdev *pdev;
  4388. pdev = vdev->pdev;
  4389. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4390. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4391. return true;
  4392. return false;
  4393. }
  4394. /**
  4395. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4396. * @vdev_handle: Datapath VDEV handle
  4397. * Return: true on mcast filter flag set
  4398. */
  4399. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4400. {
  4401. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4402. struct dp_pdev *pdev;
  4403. pdev = vdev->pdev;
  4404. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4405. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4406. return true;
  4407. return false;
  4408. }
  4409. /**
  4410. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4411. * @vdev_handle: Datapath VDEV handle
  4412. * Return: true on non data filter flag set
  4413. */
  4414. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4415. {
  4416. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4417. struct dp_pdev *pdev;
  4418. pdev = vdev->pdev;
  4419. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4420. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4421. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4422. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4423. return true;
  4424. }
  4425. }
  4426. return false;
  4427. }
  4428. #ifdef MESH_MODE_SUPPORT
  4429. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4430. {
  4431. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4432. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4433. FL("val %d"), val);
  4434. vdev->mesh_vdev = val;
  4435. }
  4436. /*
  4437. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4438. * @vdev_hdl: virtual device object
  4439. * @val: value to be set
  4440. *
  4441. * Return: void
  4442. */
  4443. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4444. {
  4445. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4446. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4447. FL("val %d"), val);
  4448. vdev->mesh_rx_filter = val;
  4449. }
  4450. #endif
  4451. /*
  4452. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4453. * Current scope is bar received count
  4454. *
  4455. * @pdev_handle: DP_PDEV handle
  4456. *
  4457. * Return: void
  4458. */
  4459. #define STATS_PROC_TIMEOUT (HZ/1000)
  4460. static void
  4461. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4462. {
  4463. struct dp_vdev *vdev;
  4464. struct dp_peer *peer;
  4465. uint32_t waitcnt;
  4466. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4467. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4468. if (!peer) {
  4469. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4470. FL("DP Invalid Peer refernce"));
  4471. return;
  4472. }
  4473. if (peer->delete_in_progress) {
  4474. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4475. FL("DP Peer deletion in progress"));
  4476. continue;
  4477. }
  4478. qdf_atomic_inc(&peer->ref_cnt);
  4479. waitcnt = 0;
  4480. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4481. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4482. && waitcnt < 10) {
  4483. schedule_timeout_interruptible(
  4484. STATS_PROC_TIMEOUT);
  4485. waitcnt++;
  4486. }
  4487. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4488. dp_peer_unref_delete(peer);
  4489. }
  4490. }
  4491. }
  4492. /**
  4493. * dp_rx_bar_stats_cb(): BAR received stats callback
  4494. * @soc: SOC handle
  4495. * @cb_ctxt: Call back context
  4496. * @reo_status: Reo status
  4497. *
  4498. * return: void
  4499. */
  4500. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4501. union hal_reo_status *reo_status)
  4502. {
  4503. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4504. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4505. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4506. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4507. queue_status->header.status);
  4508. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4509. return;
  4510. }
  4511. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4512. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4513. }
  4514. /**
  4515. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4516. * @vdev: DP VDEV handle
  4517. *
  4518. * return: void
  4519. */
  4520. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  4521. struct cdp_vdev_stats *vdev_stats)
  4522. {
  4523. struct dp_peer *peer = NULL;
  4524. struct dp_soc *soc = vdev->pdev->soc;
  4525. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  4526. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4527. dp_update_vdev_stats(vdev_stats, peer);
  4528. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4529. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  4530. &vdev->stats, (uint16_t) vdev->vdev_id,
  4531. UPDATE_VDEV_STATS);
  4532. }
  4533. /**
  4534. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4535. * @pdev: DP PDEV handle
  4536. *
  4537. * return: void
  4538. */
  4539. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4540. {
  4541. struct dp_vdev *vdev = NULL;
  4542. struct dp_soc *soc = pdev->soc;
  4543. struct cdp_vdev_stats *vdev_stats =
  4544. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4545. if (!vdev_stats) {
  4546. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4547. "DP alloc failure - unable to get alloc vdev stats");
  4548. return;
  4549. }
  4550. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4551. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4552. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4553. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4554. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4555. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4556. dp_update_pdev_stats(pdev, vdev_stats);
  4557. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4558. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4559. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4560. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4561. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4562. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4563. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4564. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4565. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  4566. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4567. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  4568. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4569. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4570. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4571. DP_STATS_AGGR(pdev, vdev,
  4572. tx_i.mcast_en.dropped_map_error);
  4573. DP_STATS_AGGR(pdev, vdev,
  4574. tx_i.mcast_en.dropped_self_mac);
  4575. DP_STATS_AGGR(pdev, vdev,
  4576. tx_i.mcast_en.dropped_send_fail);
  4577. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4578. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4579. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4580. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4581. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  4582. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4583. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4584. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4585. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4586. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4587. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4588. pdev->stats.tx_i.dropped.dma_error +
  4589. pdev->stats.tx_i.dropped.ring_full +
  4590. pdev->stats.tx_i.dropped.enqueue_fail +
  4591. pdev->stats.tx_i.dropped.desc_na.num +
  4592. pdev->stats.tx_i.dropped.res_full;
  4593. pdev->stats.tx.last_ack_rssi =
  4594. vdev->stats.tx.last_ack_rssi;
  4595. pdev->stats.tx_i.tso.num_seg =
  4596. vdev->stats.tx_i.tso.num_seg;
  4597. }
  4598. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4599. qdf_mem_free(vdev_stats);
  4600. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4601. soc->cdp_soc.ol_ops->update_dp_stats(pdev->ctrl_pdev,
  4602. &pdev->stats, pdev->pdev_id, UPDATE_PDEV_STATS);
  4603. }
  4604. /**
  4605. * dp_vdev_getstats() - get vdev packet level stats
  4606. * @vdev_handle: Datapath VDEV handle
  4607. * @stats: cdp network device stats structure
  4608. *
  4609. * Return: void
  4610. */
  4611. static void dp_vdev_getstats(void *vdev_handle,
  4612. struct cdp_dev_stats *stats)
  4613. {
  4614. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4615. struct cdp_vdev_stats *vdev_stats =
  4616. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4617. if (!vdev_stats) {
  4618. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4619. "DP alloc failure - unable to get alloc vdev stats");
  4620. return;
  4621. }
  4622. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4623. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  4624. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  4625. stats->tx_errors = vdev_stats->tx.tx_failed +
  4626. vdev_stats->tx_i.dropped.dropped_pkt.num;
  4627. stats->tx_dropped = stats->tx_errors;
  4628. stats->rx_packets = vdev_stats->rx.unicast.num +
  4629. vdev_stats->rx.multicast.num +
  4630. vdev_stats->rx.bcast.num;
  4631. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  4632. vdev_stats->rx.multicast.bytes +
  4633. vdev_stats->rx.bcast.bytes;
  4634. }
  4635. /**
  4636. * dp_pdev_getstats() - get pdev packet level stats
  4637. * @pdev_handle: Datapath PDEV handle
  4638. * @stats: cdp network device stats structure
  4639. *
  4640. * Return: void
  4641. */
  4642. static void dp_pdev_getstats(void *pdev_handle,
  4643. struct cdp_dev_stats *stats)
  4644. {
  4645. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4646. dp_aggregate_pdev_stats(pdev);
  4647. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4648. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4649. stats->tx_errors = pdev->stats.tx.tx_failed +
  4650. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4651. stats->tx_dropped = stats->tx_errors;
  4652. stats->rx_packets = pdev->stats.rx.unicast.num +
  4653. pdev->stats.rx.multicast.num +
  4654. pdev->stats.rx.bcast.num;
  4655. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4656. pdev->stats.rx.multicast.bytes +
  4657. pdev->stats.rx.bcast.bytes;
  4658. }
  4659. /**
  4660. * dp_get_device_stats() - get interface level packet stats
  4661. * @handle: device handle
  4662. * @stats: cdp network device stats structure
  4663. * @type: device type pdev/vdev
  4664. *
  4665. * Return: void
  4666. */
  4667. static void dp_get_device_stats(void *handle,
  4668. struct cdp_dev_stats *stats, uint8_t type)
  4669. {
  4670. switch (type) {
  4671. case UPDATE_VDEV_STATS:
  4672. dp_vdev_getstats(handle, stats);
  4673. break;
  4674. case UPDATE_PDEV_STATS:
  4675. dp_pdev_getstats(handle, stats);
  4676. break;
  4677. default:
  4678. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4679. "apstats cannot be updated for this input "
  4680. "type %d", type);
  4681. break;
  4682. }
  4683. }
  4684. /**
  4685. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4686. * @pdev: DP_PDEV Handle
  4687. *
  4688. * Return:void
  4689. */
  4690. static inline void
  4691. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4692. {
  4693. uint8_t index = 0;
  4694. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4695. DP_PRINT_STATS("Received From Stack:");
  4696. DP_PRINT_STATS(" Packets = %d",
  4697. pdev->stats.tx_i.rcvd.num);
  4698. DP_PRINT_STATS(" Bytes = %llu",
  4699. pdev->stats.tx_i.rcvd.bytes);
  4700. DP_PRINT_STATS("Processed:");
  4701. DP_PRINT_STATS(" Packets = %d",
  4702. pdev->stats.tx_i.processed.num);
  4703. DP_PRINT_STATS(" Bytes = %llu",
  4704. pdev->stats.tx_i.processed.bytes);
  4705. DP_PRINT_STATS("Total Completions:");
  4706. DP_PRINT_STATS(" Packets = %u",
  4707. pdev->stats.tx.comp_pkt.num);
  4708. DP_PRINT_STATS(" Bytes = %llu",
  4709. pdev->stats.tx.comp_pkt.bytes);
  4710. DP_PRINT_STATS("Successful Completions:");
  4711. DP_PRINT_STATS(" Packets = %u",
  4712. pdev->stats.tx.tx_success.num);
  4713. DP_PRINT_STATS(" Bytes = %llu",
  4714. pdev->stats.tx.tx_success.bytes);
  4715. DP_PRINT_STATS("Dropped:");
  4716. DP_PRINT_STATS(" Total = %d",
  4717. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4718. DP_PRINT_STATS(" Dma_map_error = %d",
  4719. pdev->stats.tx_i.dropped.dma_error);
  4720. DP_PRINT_STATS(" Ring Full = %d",
  4721. pdev->stats.tx_i.dropped.ring_full);
  4722. DP_PRINT_STATS(" Descriptor Not available = %d",
  4723. pdev->stats.tx_i.dropped.desc_na.num);
  4724. DP_PRINT_STATS(" HW enqueue failed= %d",
  4725. pdev->stats.tx_i.dropped.enqueue_fail);
  4726. DP_PRINT_STATS(" Resources Full = %d",
  4727. pdev->stats.tx_i.dropped.res_full);
  4728. DP_PRINT_STATS(" FW removed = %d",
  4729. pdev->stats.tx.dropped.fw_rem);
  4730. DP_PRINT_STATS(" FW removed transmitted = %d",
  4731. pdev->stats.tx.dropped.fw_rem_tx);
  4732. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4733. pdev->stats.tx.dropped.fw_rem_notx);
  4734. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4735. pdev->stats.tx.dropped.fw_reason1);
  4736. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4737. pdev->stats.tx.dropped.fw_reason2);
  4738. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4739. pdev->stats.tx.dropped.fw_reason3);
  4740. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4741. pdev->stats.tx.dropped.age_out);
  4742. DP_PRINT_STATS(" Multicast:");
  4743. DP_PRINT_STATS(" Packets: %u",
  4744. pdev->stats.tx.mcast.num);
  4745. DP_PRINT_STATS(" Bytes: %llu",
  4746. pdev->stats.tx.mcast.bytes);
  4747. DP_PRINT_STATS("Scatter Gather:");
  4748. DP_PRINT_STATS(" Packets = %d",
  4749. pdev->stats.tx_i.sg.sg_pkt.num);
  4750. DP_PRINT_STATS(" Bytes = %llu",
  4751. pdev->stats.tx_i.sg.sg_pkt.bytes);
  4752. DP_PRINT_STATS(" Dropped By Host = %d",
  4753. pdev->stats.tx_i.sg.dropped_host.num);
  4754. DP_PRINT_STATS(" Dropped By Target = %d",
  4755. pdev->stats.tx_i.sg.dropped_target);
  4756. DP_PRINT_STATS("TSO:");
  4757. DP_PRINT_STATS(" Number of Segments = %d",
  4758. pdev->stats.tx_i.tso.num_seg);
  4759. DP_PRINT_STATS(" Packets = %d",
  4760. pdev->stats.tx_i.tso.tso_pkt.num);
  4761. DP_PRINT_STATS(" Bytes = %llu",
  4762. pdev->stats.tx_i.tso.tso_pkt.bytes);
  4763. DP_PRINT_STATS(" Dropped By Host = %d",
  4764. pdev->stats.tx_i.tso.dropped_host.num);
  4765. DP_PRINT_STATS("Mcast Enhancement:");
  4766. DP_PRINT_STATS(" Packets = %d",
  4767. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  4768. DP_PRINT_STATS(" Bytes = %llu",
  4769. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  4770. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  4771. pdev->stats.tx_i.mcast_en.dropped_map_error);
  4772. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  4773. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  4774. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  4775. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  4776. DP_PRINT_STATS(" Unicast sent = %d",
  4777. pdev->stats.tx_i.mcast_en.ucast);
  4778. DP_PRINT_STATS("Raw:");
  4779. DP_PRINT_STATS(" Packets = %d",
  4780. pdev->stats.tx_i.raw.raw_pkt.num);
  4781. DP_PRINT_STATS(" Bytes = %llu",
  4782. pdev->stats.tx_i.raw.raw_pkt.bytes);
  4783. DP_PRINT_STATS(" DMA map error = %d",
  4784. pdev->stats.tx_i.raw.dma_map_error);
  4785. DP_PRINT_STATS("Reinjected:");
  4786. DP_PRINT_STATS(" Packets = %d",
  4787. pdev->stats.tx_i.reinject_pkts.num);
  4788. DP_PRINT_STATS(" Bytes = %llu\n",
  4789. pdev->stats.tx_i.reinject_pkts.bytes);
  4790. DP_PRINT_STATS("Inspected:");
  4791. DP_PRINT_STATS(" Packets = %d",
  4792. pdev->stats.tx_i.inspect_pkts.num);
  4793. DP_PRINT_STATS(" Bytes = %llu",
  4794. pdev->stats.tx_i.inspect_pkts.bytes);
  4795. DP_PRINT_STATS("Nawds Multicast:");
  4796. DP_PRINT_STATS(" Packets = %d",
  4797. pdev->stats.tx_i.nawds_mcast.num);
  4798. DP_PRINT_STATS(" Bytes = %llu",
  4799. pdev->stats.tx_i.nawds_mcast.bytes);
  4800. DP_PRINT_STATS("CCE Classified:");
  4801. DP_PRINT_STATS(" CCE Classified Packets: %u",
  4802. pdev->stats.tx_i.cce_classified);
  4803. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  4804. pdev->stats.tx_i.cce_classified_raw);
  4805. DP_PRINT_STATS("Mesh stats:");
  4806. DP_PRINT_STATS(" frames to firmware: %u",
  4807. pdev->stats.tx_i.mesh.exception_fw);
  4808. DP_PRINT_STATS(" completions from fw: %u",
  4809. pdev->stats.tx_i.mesh.completion_fw);
  4810. DP_PRINT_STATS("PPDU stats counter");
  4811. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  4812. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  4813. pdev->stats.ppdu_stats_counter[index]);
  4814. }
  4815. }
  4816. /**
  4817. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  4818. * @pdev: DP_PDEV Handle
  4819. *
  4820. * Return: void
  4821. */
  4822. static inline void
  4823. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  4824. {
  4825. DP_PRINT_STATS("PDEV Rx Stats:\n");
  4826. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  4827. DP_PRINT_STATS(" Packets = %d %d %d %d",
  4828. pdev->stats.rx.rcvd_reo[0].num,
  4829. pdev->stats.rx.rcvd_reo[1].num,
  4830. pdev->stats.rx.rcvd_reo[2].num,
  4831. pdev->stats.rx.rcvd_reo[3].num);
  4832. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  4833. pdev->stats.rx.rcvd_reo[0].bytes,
  4834. pdev->stats.rx.rcvd_reo[1].bytes,
  4835. pdev->stats.rx.rcvd_reo[2].bytes,
  4836. pdev->stats.rx.rcvd_reo[3].bytes);
  4837. DP_PRINT_STATS("Replenished:");
  4838. DP_PRINT_STATS(" Packets = %d",
  4839. pdev->stats.replenish.pkts.num);
  4840. DP_PRINT_STATS(" Bytes = %llu",
  4841. pdev->stats.replenish.pkts.bytes);
  4842. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  4843. pdev->stats.buf_freelist);
  4844. DP_PRINT_STATS(" Low threshold intr = %d",
  4845. pdev->stats.replenish.low_thresh_intrs);
  4846. DP_PRINT_STATS("Dropped:");
  4847. DP_PRINT_STATS(" msdu_not_done = %d",
  4848. pdev->stats.dropped.msdu_not_done);
  4849. DP_PRINT_STATS(" mon_rx_drop = %d",
  4850. pdev->stats.dropped.mon_rx_drop);
  4851. DP_PRINT_STATS("Sent To Stack:");
  4852. DP_PRINT_STATS(" Packets = %d",
  4853. pdev->stats.rx.to_stack.num);
  4854. DP_PRINT_STATS(" Bytes = %llu",
  4855. pdev->stats.rx.to_stack.bytes);
  4856. DP_PRINT_STATS("Multicast/Broadcast:");
  4857. DP_PRINT_STATS(" Packets = %d",
  4858. (pdev->stats.rx.multicast.num +
  4859. pdev->stats.rx.bcast.num));
  4860. DP_PRINT_STATS(" Bytes = %llu",
  4861. (pdev->stats.rx.multicast.bytes +
  4862. pdev->stats.rx.bcast.bytes));
  4863. DP_PRINT_STATS("Errors:");
  4864. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  4865. pdev->stats.replenish.rxdma_err);
  4866. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  4867. pdev->stats.err.desc_alloc_fail);
  4868. DP_PRINT_STATS(" IP checksum error = %d",
  4869. pdev->stats.err.ip_csum_err);
  4870. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  4871. pdev->stats.err.tcp_udp_csum_err);
  4872. /* Get bar_recv_cnt */
  4873. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  4874. DP_PRINT_STATS("BAR Received Count: = %d",
  4875. pdev->stats.rx.bar_recv_cnt);
  4876. }
  4877. /**
  4878. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  4879. * @pdev: DP_PDEV Handle
  4880. *
  4881. * Return: void
  4882. */
  4883. static inline void
  4884. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  4885. {
  4886. struct cdp_pdev_mon_stats *rx_mon_stats;
  4887. rx_mon_stats = &pdev->rx_mon_stats;
  4888. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  4889. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  4890. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  4891. rx_mon_stats->status_ppdu_done);
  4892. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  4893. rx_mon_stats->dest_ppdu_done);
  4894. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  4895. rx_mon_stats->dest_mpdu_done);
  4896. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  4897. rx_mon_stats->dest_mpdu_drop);
  4898. }
  4899. /**
  4900. * dp_print_soc_tx_stats(): Print SOC level stats
  4901. * @soc DP_SOC Handle
  4902. *
  4903. * Return: void
  4904. */
  4905. static inline void
  4906. dp_print_soc_tx_stats(struct dp_soc *soc)
  4907. {
  4908. uint8_t desc_pool_id;
  4909. soc->stats.tx.desc_in_use = 0;
  4910. DP_PRINT_STATS("SOC Tx Stats:\n");
  4911. for (desc_pool_id = 0;
  4912. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  4913. desc_pool_id++)
  4914. soc->stats.tx.desc_in_use +=
  4915. soc->tx_desc[desc_pool_id].num_allocated;
  4916. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  4917. soc->stats.tx.desc_in_use);
  4918. DP_PRINT_STATS("Invalid peer:");
  4919. DP_PRINT_STATS(" Packets = %d",
  4920. soc->stats.tx.tx_invalid_peer.num);
  4921. DP_PRINT_STATS(" Bytes = %llu",
  4922. soc->stats.tx.tx_invalid_peer.bytes);
  4923. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  4924. soc->stats.tx.tcl_ring_full[0],
  4925. soc->stats.tx.tcl_ring_full[1],
  4926. soc->stats.tx.tcl_ring_full[2]);
  4927. }
  4928. /**
  4929. * dp_print_soc_rx_stats: Print SOC level Rx stats
  4930. * @soc: DP_SOC Handle
  4931. *
  4932. * Return:void
  4933. */
  4934. static inline void
  4935. dp_print_soc_rx_stats(struct dp_soc *soc)
  4936. {
  4937. uint32_t i;
  4938. char reo_error[DP_REO_ERR_LENGTH];
  4939. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  4940. uint8_t index = 0;
  4941. DP_PRINT_STATS("SOC Rx Stats:\n");
  4942. DP_PRINT_STATS("Errors:\n");
  4943. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  4944. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  4945. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  4946. DP_PRINT_STATS("Invalid RBM = %d",
  4947. soc->stats.rx.err.invalid_rbm);
  4948. DP_PRINT_STATS("Invalid Vdev = %d",
  4949. soc->stats.rx.err.invalid_vdev);
  4950. DP_PRINT_STATS("Invalid Pdev = %d",
  4951. soc->stats.rx.err.invalid_pdev);
  4952. DP_PRINT_STATS("Invalid Peer = %d",
  4953. soc->stats.rx.err.rx_invalid_peer.num);
  4954. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  4955. soc->stats.rx.err.hal_ring_access_fail);
  4956. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  4957. index += qdf_snprint(&rxdma_error[index],
  4958. DP_RXDMA_ERR_LENGTH - index,
  4959. " %d", soc->stats.rx.err.rxdma_error[i]);
  4960. }
  4961. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  4962. rxdma_error);
  4963. index = 0;
  4964. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  4965. index += qdf_snprint(&reo_error[index],
  4966. DP_REO_ERR_LENGTH - index,
  4967. " %d", soc->stats.rx.err.reo_error[i]);
  4968. }
  4969. DP_PRINT_STATS("REO Error(0-14):%s",
  4970. reo_error);
  4971. }
  4972. /**
  4973. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  4974. * @soc: DP_SOC handle
  4975. * @srng: DP_SRNG handle
  4976. * @ring_name: SRNG name
  4977. *
  4978. * Return: void
  4979. */
  4980. static inline void
  4981. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  4982. char *ring_name)
  4983. {
  4984. uint32_t tailp;
  4985. uint32_t headp;
  4986. if (srng->hal_srng != NULL) {
  4987. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  4988. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  4989. ring_name, headp, tailp);
  4990. }
  4991. }
  4992. /**
  4993. * dp_print_ring_stats(): Print tail and head pointer
  4994. * @pdev: DP_PDEV handle
  4995. *
  4996. * Return:void
  4997. */
  4998. static inline void
  4999. dp_print_ring_stats(struct dp_pdev *pdev)
  5000. {
  5001. uint32_t i;
  5002. char ring_name[STR_MAXLEN + 1];
  5003. int mac_id;
  5004. dp_print_ring_stat_from_hal(pdev->soc,
  5005. &pdev->soc->reo_exception_ring,
  5006. "Reo Exception Ring");
  5007. dp_print_ring_stat_from_hal(pdev->soc,
  5008. &pdev->soc->reo_reinject_ring,
  5009. "Reo Inject Ring");
  5010. dp_print_ring_stat_from_hal(pdev->soc,
  5011. &pdev->soc->reo_cmd_ring,
  5012. "Reo Command Ring");
  5013. dp_print_ring_stat_from_hal(pdev->soc,
  5014. &pdev->soc->reo_status_ring,
  5015. "Reo Status Ring");
  5016. dp_print_ring_stat_from_hal(pdev->soc,
  5017. &pdev->soc->rx_rel_ring,
  5018. "Rx Release ring");
  5019. dp_print_ring_stat_from_hal(pdev->soc,
  5020. &pdev->soc->tcl_cmd_ring,
  5021. "Tcl command Ring");
  5022. dp_print_ring_stat_from_hal(pdev->soc,
  5023. &pdev->soc->tcl_status_ring,
  5024. "Tcl Status Ring");
  5025. dp_print_ring_stat_from_hal(pdev->soc,
  5026. &pdev->soc->wbm_desc_rel_ring,
  5027. "Wbm Desc Rel Ring");
  5028. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  5029. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  5030. dp_print_ring_stat_from_hal(pdev->soc,
  5031. &pdev->soc->reo_dest_ring[i],
  5032. ring_name);
  5033. }
  5034. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  5035. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  5036. dp_print_ring_stat_from_hal(pdev->soc,
  5037. &pdev->soc->tcl_data_ring[i],
  5038. ring_name);
  5039. }
  5040. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  5041. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  5042. dp_print_ring_stat_from_hal(pdev->soc,
  5043. &pdev->soc->tx_comp_ring[i],
  5044. ring_name);
  5045. }
  5046. dp_print_ring_stat_from_hal(pdev->soc,
  5047. &pdev->rx_refill_buf_ring,
  5048. "Rx Refill Buf Ring");
  5049. dp_print_ring_stat_from_hal(pdev->soc,
  5050. &pdev->rx_refill_buf_ring2,
  5051. "Second Rx Refill Buf Ring");
  5052. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5053. dp_print_ring_stat_from_hal(pdev->soc,
  5054. &pdev->rxdma_mon_buf_ring[mac_id],
  5055. "Rxdma Mon Buf Ring");
  5056. dp_print_ring_stat_from_hal(pdev->soc,
  5057. &pdev->rxdma_mon_dst_ring[mac_id],
  5058. "Rxdma Mon Dst Ring");
  5059. dp_print_ring_stat_from_hal(pdev->soc,
  5060. &pdev->rxdma_mon_status_ring[mac_id],
  5061. "Rxdma Mon Status Ring");
  5062. dp_print_ring_stat_from_hal(pdev->soc,
  5063. &pdev->rxdma_mon_desc_ring[mac_id],
  5064. "Rxdma mon desc Ring");
  5065. }
  5066. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++) {
  5067. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  5068. dp_print_ring_stat_from_hal(pdev->soc,
  5069. &pdev->rxdma_err_dst_ring[i],
  5070. ring_name);
  5071. }
  5072. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  5073. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  5074. dp_print_ring_stat_from_hal(pdev->soc,
  5075. &pdev->rx_mac_buf_ring[i],
  5076. ring_name);
  5077. }
  5078. }
  5079. /**
  5080. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5081. * @vdev: DP_VDEV handle
  5082. *
  5083. * Return:void
  5084. */
  5085. static inline void
  5086. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5087. {
  5088. struct dp_peer *peer = NULL;
  5089. struct dp_soc *soc = (struct dp_soc *)vdev->pdev->soc;
  5090. DP_STATS_CLR(vdev->pdev);
  5091. DP_STATS_CLR(vdev->pdev->soc);
  5092. DP_STATS_CLR(vdev);
  5093. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5094. if (!peer)
  5095. return;
  5096. DP_STATS_CLR(peer);
  5097. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  5098. soc->cdp_soc.ol_ops->update_dp_stats(
  5099. vdev->pdev->ctrl_pdev,
  5100. &peer->stats,
  5101. peer->peer_ids[0],
  5102. UPDATE_PEER_STATS);
  5103. }
  5104. }
  5105. if (soc->cdp_soc.ol_ops->update_dp_stats)
  5106. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  5107. &vdev->stats, (uint16_t)vdev->vdev_id,
  5108. UPDATE_VDEV_STATS);
  5109. }
  5110. /**
  5111. * dp_print_rx_rates(): Print Rx rate stats
  5112. * @vdev: DP_VDEV handle
  5113. *
  5114. * Return:void
  5115. */
  5116. static inline void
  5117. dp_print_rx_rates(struct dp_vdev *vdev)
  5118. {
  5119. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5120. uint8_t i, mcs, pkt_type;
  5121. uint8_t index = 0;
  5122. char nss[DP_NSS_LENGTH];
  5123. DP_PRINT_STATS("Rx Rate Info:\n");
  5124. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5125. index = 0;
  5126. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5127. if (!dp_rate_string[pkt_type][mcs].valid)
  5128. continue;
  5129. DP_PRINT_STATS(" %s = %d",
  5130. dp_rate_string[pkt_type][mcs].mcs_type,
  5131. pdev->stats.rx.pkt_type[pkt_type].
  5132. mcs_count[mcs]);
  5133. }
  5134. DP_PRINT_STATS("\n");
  5135. }
  5136. index = 0;
  5137. for (i = 0; i < SS_COUNT; i++) {
  5138. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5139. " %d", pdev->stats.rx.nss[i]);
  5140. }
  5141. DP_PRINT_STATS("NSS(1-8) = %s",
  5142. nss);
  5143. DP_PRINT_STATS("SGI ="
  5144. " 0.8us %d,"
  5145. " 0.4us %d,"
  5146. " 1.6us %d,"
  5147. " 3.2us %d,",
  5148. pdev->stats.rx.sgi_count[0],
  5149. pdev->stats.rx.sgi_count[1],
  5150. pdev->stats.rx.sgi_count[2],
  5151. pdev->stats.rx.sgi_count[3]);
  5152. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5153. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5154. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5155. DP_PRINT_STATS("Reception Type ="
  5156. " SU: %d,"
  5157. " MU_MIMO:%d,"
  5158. " MU_OFDMA:%d,"
  5159. " MU_OFDMA_MIMO:%d\n",
  5160. pdev->stats.rx.reception_type[0],
  5161. pdev->stats.rx.reception_type[1],
  5162. pdev->stats.rx.reception_type[2],
  5163. pdev->stats.rx.reception_type[3]);
  5164. DP_PRINT_STATS("Aggregation:\n");
  5165. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5166. pdev->stats.rx.ampdu_cnt);
  5167. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5168. pdev->stats.rx.non_ampdu_cnt);
  5169. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5170. pdev->stats.rx.amsdu_cnt);
  5171. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5172. pdev->stats.rx.non_amsdu_cnt);
  5173. }
  5174. /**
  5175. * dp_print_tx_rates(): Print tx rates
  5176. * @vdev: DP_VDEV handle
  5177. *
  5178. * Return:void
  5179. */
  5180. static inline void
  5181. dp_print_tx_rates(struct dp_vdev *vdev)
  5182. {
  5183. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5184. uint8_t mcs, pkt_type;
  5185. uint8_t index;
  5186. char nss[DP_NSS_LENGTH];
  5187. int nss_index;
  5188. DP_PRINT_STATS("Tx Rate Info:\n");
  5189. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5190. index = 0;
  5191. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5192. if (!dp_rate_string[pkt_type][mcs].valid)
  5193. continue;
  5194. DP_PRINT_STATS(" %s = %d",
  5195. dp_rate_string[pkt_type][mcs].mcs_type,
  5196. pdev->stats.tx.pkt_type[pkt_type].
  5197. mcs_count[mcs]);
  5198. }
  5199. DP_PRINT_STATS("\n");
  5200. }
  5201. DP_PRINT_STATS("SGI ="
  5202. " 0.8us %d"
  5203. " 0.4us %d"
  5204. " 1.6us %d"
  5205. " 3.2us %d",
  5206. pdev->stats.tx.sgi_count[0],
  5207. pdev->stats.tx.sgi_count[1],
  5208. pdev->stats.tx.sgi_count[2],
  5209. pdev->stats.tx.sgi_count[3]);
  5210. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5211. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5212. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5213. index = 0;
  5214. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5215. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5216. " %d", pdev->stats.tx.nss[nss_index]);
  5217. }
  5218. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5219. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5220. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5221. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5222. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5223. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5224. DP_PRINT_STATS("Aggregation:\n");
  5225. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5226. pdev->stats.tx.amsdu_cnt);
  5227. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5228. pdev->stats.tx.non_amsdu_cnt);
  5229. }
  5230. /**
  5231. * dp_print_peer_stats():print peer stats
  5232. * @peer: DP_PEER handle
  5233. *
  5234. * return void
  5235. */
  5236. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5237. {
  5238. uint8_t i, mcs, pkt_type;
  5239. uint32_t index;
  5240. char nss[DP_NSS_LENGTH];
  5241. DP_PRINT_STATS("Node Tx Stats:\n");
  5242. DP_PRINT_STATS("Total Packet Completions = %d",
  5243. peer->stats.tx.comp_pkt.num);
  5244. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5245. peer->stats.tx.comp_pkt.bytes);
  5246. DP_PRINT_STATS("Success Packets = %d",
  5247. peer->stats.tx.tx_success.num);
  5248. DP_PRINT_STATS("Success Bytes = %llu",
  5249. peer->stats.tx.tx_success.bytes);
  5250. DP_PRINT_STATS("Unicast Success Packets = %d",
  5251. peer->stats.tx.ucast.num);
  5252. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5253. peer->stats.tx.ucast.bytes);
  5254. DP_PRINT_STATS("Multicast Success Packets = %d",
  5255. peer->stats.tx.mcast.num);
  5256. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5257. peer->stats.tx.mcast.bytes);
  5258. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5259. peer->stats.tx.bcast.num);
  5260. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5261. peer->stats.tx.bcast.bytes);
  5262. DP_PRINT_STATS("Packets Failed = %d",
  5263. peer->stats.tx.tx_failed);
  5264. DP_PRINT_STATS("Packets In OFDMA = %d",
  5265. peer->stats.tx.ofdma);
  5266. DP_PRINT_STATS("Packets In STBC = %d",
  5267. peer->stats.tx.stbc);
  5268. DP_PRINT_STATS("Packets In LDPC = %d",
  5269. peer->stats.tx.ldpc);
  5270. DP_PRINT_STATS("Packet Retries = %d",
  5271. peer->stats.tx.retries);
  5272. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5273. peer->stats.tx.amsdu_cnt);
  5274. DP_PRINT_STATS("Last Packet RSSI = %d",
  5275. peer->stats.tx.last_ack_rssi);
  5276. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  5277. peer->stats.tx.dropped.fw_rem);
  5278. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5279. peer->stats.tx.dropped.fw_rem_tx);
  5280. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5281. peer->stats.tx.dropped.fw_rem_notx);
  5282. DP_PRINT_STATS("Dropped : Age Out = %d",
  5283. peer->stats.tx.dropped.age_out);
  5284. DP_PRINT_STATS("NAWDS : ");
  5285. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5286. peer->stats.tx.nawds_mcast_drop);
  5287. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5288. peer->stats.tx.nawds_mcast.num);
  5289. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5290. peer->stats.tx.nawds_mcast.bytes);
  5291. DP_PRINT_STATS("Rate Info:");
  5292. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5293. index = 0;
  5294. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5295. if (!dp_rate_string[pkt_type][mcs].valid)
  5296. continue;
  5297. DP_PRINT_STATS(" %s = %d",
  5298. dp_rate_string[pkt_type][mcs].mcs_type,
  5299. peer->stats.tx.pkt_type[pkt_type].
  5300. mcs_count[mcs]);
  5301. }
  5302. DP_PRINT_STATS("\n");
  5303. }
  5304. DP_PRINT_STATS("SGI = "
  5305. " 0.8us %d"
  5306. " 0.4us %d"
  5307. " 1.6us %d"
  5308. " 3.2us %d",
  5309. peer->stats.tx.sgi_count[0],
  5310. peer->stats.tx.sgi_count[1],
  5311. peer->stats.tx.sgi_count[2],
  5312. peer->stats.tx.sgi_count[3]);
  5313. DP_PRINT_STATS("Excess Retries per AC ");
  5314. DP_PRINT_STATS(" Best effort = %d",
  5315. peer->stats.tx.excess_retries_per_ac[0]);
  5316. DP_PRINT_STATS(" Background= %d",
  5317. peer->stats.tx.excess_retries_per_ac[1]);
  5318. DP_PRINT_STATS(" Video = %d",
  5319. peer->stats.tx.excess_retries_per_ac[2]);
  5320. DP_PRINT_STATS(" Voice = %d",
  5321. peer->stats.tx.excess_retries_per_ac[3]);
  5322. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5323. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  5324. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  5325. index = 0;
  5326. for (i = 0; i < SS_COUNT; i++) {
  5327. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5328. " %d", peer->stats.tx.nss[i]);
  5329. }
  5330. DP_PRINT_STATS("NSS(1-8) = %s",
  5331. nss);
  5332. DP_PRINT_STATS("Aggregation:");
  5333. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  5334. peer->stats.tx.amsdu_cnt);
  5335. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  5336. peer->stats.tx.non_amsdu_cnt);
  5337. DP_PRINT_STATS("Node Rx Stats:");
  5338. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5339. peer->stats.rx.to_stack.num);
  5340. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5341. peer->stats.rx.to_stack.bytes);
  5342. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5343. DP_PRINT_STATS("Ring Id = %d", i);
  5344. DP_PRINT_STATS(" Packets Received = %d",
  5345. peer->stats.rx.rcvd_reo[i].num);
  5346. DP_PRINT_STATS(" Bytes Received = %llu",
  5347. peer->stats.rx.rcvd_reo[i].bytes);
  5348. }
  5349. DP_PRINT_STATS("Multicast Packets Received = %d",
  5350. peer->stats.rx.multicast.num);
  5351. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5352. peer->stats.rx.multicast.bytes);
  5353. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5354. peer->stats.rx.bcast.num);
  5355. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5356. peer->stats.rx.bcast.bytes);
  5357. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5358. peer->stats.rx.intra_bss.pkts.num);
  5359. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5360. peer->stats.rx.intra_bss.pkts.bytes);
  5361. DP_PRINT_STATS("Raw Packets Received = %d",
  5362. peer->stats.rx.raw.num);
  5363. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5364. peer->stats.rx.raw.bytes);
  5365. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5366. peer->stats.rx.err.mic_err);
  5367. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5368. peer->stats.rx.err.decrypt_err);
  5369. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  5370. peer->stats.rx.non_ampdu_cnt);
  5371. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  5372. peer->stats.rx.ampdu_cnt);
  5373. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  5374. peer->stats.rx.non_amsdu_cnt);
  5375. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  5376. peer->stats.rx.amsdu_cnt);
  5377. DP_PRINT_STATS("NAWDS : ");
  5378. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  5379. peer->stats.rx.nawds_mcast_drop);
  5380. DP_PRINT_STATS("SGI ="
  5381. " 0.8us %d"
  5382. " 0.4us %d"
  5383. " 1.6us %d"
  5384. " 3.2us %d",
  5385. peer->stats.rx.sgi_count[0],
  5386. peer->stats.rx.sgi_count[1],
  5387. peer->stats.rx.sgi_count[2],
  5388. peer->stats.rx.sgi_count[3]);
  5389. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  5390. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  5391. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  5392. DP_PRINT_STATS("Reception Type ="
  5393. " SU %d,"
  5394. " MU_MIMO %d,"
  5395. " MU_OFDMA %d,"
  5396. " MU_OFDMA_MIMO %d",
  5397. peer->stats.rx.reception_type[0],
  5398. peer->stats.rx.reception_type[1],
  5399. peer->stats.rx.reception_type[2],
  5400. peer->stats.rx.reception_type[3]);
  5401. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5402. index = 0;
  5403. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5404. if (!dp_rate_string[pkt_type][mcs].valid)
  5405. continue;
  5406. DP_PRINT_STATS(" %s = %d",
  5407. dp_rate_string[pkt_type][mcs].mcs_type,
  5408. peer->stats.rx.pkt_type[pkt_type].
  5409. mcs_count[mcs]);
  5410. }
  5411. DP_PRINT_STATS("\n");
  5412. }
  5413. index = 0;
  5414. for (i = 0; i < SS_COUNT; i++) {
  5415. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5416. " %d", peer->stats.rx.nss[i]);
  5417. }
  5418. DP_PRINT_STATS("NSS(1-8) = %s",
  5419. nss);
  5420. DP_PRINT_STATS("Aggregation:");
  5421. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5422. peer->stats.rx.ampdu_cnt);
  5423. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5424. peer->stats.rx.non_ampdu_cnt);
  5425. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5426. peer->stats.rx.amsdu_cnt);
  5427. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5428. peer->stats.rx.non_amsdu_cnt);
  5429. }
  5430. /*
  5431. * dp_get_host_peer_stats()- function to print peer stats
  5432. * @pdev_handle: DP_PDEV handle
  5433. * @mac_addr: mac address of the peer
  5434. *
  5435. * Return: void
  5436. */
  5437. static void
  5438. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5439. {
  5440. struct dp_peer *peer;
  5441. uint8_t local_id;
  5442. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5443. &local_id);
  5444. if (!peer) {
  5445. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5446. "%s: Invalid peer\n", __func__);
  5447. return;
  5448. }
  5449. dp_print_peer_stats(peer);
  5450. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5451. }
  5452. /**
  5453. * dp_print_host_stats()- Function to print the stats aggregated at host
  5454. * @vdev_handle: DP_VDEV handle
  5455. * @type: host stats type
  5456. *
  5457. * Available Stat types
  5458. * TXRX_CLEAR_STATS : Clear the stats
  5459. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  5460. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  5461. * TXRX_TX_HOST_STATS: Print Tx Stats
  5462. * TXRX_RX_HOST_STATS: Print Rx Stats
  5463. * TXRX_AST_STATS: Print AST Stats
  5464. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  5465. *
  5466. * Return: 0 on success, print error message in case of failure
  5467. */
  5468. static int
  5469. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  5470. struct cdp_txrx_stats_req *req)
  5471. {
  5472. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5473. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5474. enum cdp_host_txrx_stats type =
  5475. dp_stats_mapping_table[req->stats][STATS_HOST];
  5476. dp_aggregate_pdev_stats(pdev);
  5477. switch (type) {
  5478. case TXRX_CLEAR_STATS:
  5479. dp_txrx_host_stats_clr(vdev);
  5480. break;
  5481. case TXRX_RX_RATE_STATS:
  5482. dp_print_rx_rates(vdev);
  5483. break;
  5484. case TXRX_TX_RATE_STATS:
  5485. dp_print_tx_rates(vdev);
  5486. break;
  5487. case TXRX_TX_HOST_STATS:
  5488. dp_print_pdev_tx_stats(pdev);
  5489. dp_print_soc_tx_stats(pdev->soc);
  5490. break;
  5491. case TXRX_RX_HOST_STATS:
  5492. dp_print_pdev_rx_stats(pdev);
  5493. dp_print_soc_rx_stats(pdev->soc);
  5494. break;
  5495. case TXRX_AST_STATS:
  5496. dp_print_ast_stats(pdev->soc);
  5497. dp_print_peer_table(vdev);
  5498. break;
  5499. case TXRX_SRNG_PTR_STATS:
  5500. dp_print_ring_stats(pdev);
  5501. break;
  5502. case TXRX_RX_MON_STATS:
  5503. dp_print_pdev_rx_mon_stats(pdev);
  5504. break;
  5505. case TXRX_REO_QUEUE_STATS:
  5506. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  5507. break;
  5508. default:
  5509. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  5510. break;
  5511. }
  5512. return 0;
  5513. }
  5514. /*
  5515. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  5516. * @pdev: DP_PDEV handle
  5517. *
  5518. * Return: void
  5519. */
  5520. static void
  5521. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  5522. {
  5523. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5524. int mac_id;
  5525. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  5526. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5527. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5528. pdev->pdev_id);
  5529. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5530. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5531. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5532. }
  5533. }
  5534. /*
  5535. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  5536. * @pdev: DP_PDEV handle
  5537. *
  5538. * Return: void
  5539. */
  5540. static void
  5541. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  5542. {
  5543. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  5544. int mac_id;
  5545. htt_tlv_filter.mpdu_start = 1;
  5546. htt_tlv_filter.msdu_start = 0;
  5547. htt_tlv_filter.packet = 0;
  5548. htt_tlv_filter.msdu_end = 0;
  5549. htt_tlv_filter.mpdu_end = 0;
  5550. htt_tlv_filter.attention = 0;
  5551. htt_tlv_filter.ppdu_start = 1;
  5552. htt_tlv_filter.ppdu_end = 1;
  5553. htt_tlv_filter.ppdu_end_user_stats = 1;
  5554. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5555. htt_tlv_filter.ppdu_end_status_done = 1;
  5556. htt_tlv_filter.enable_fp = 1;
  5557. htt_tlv_filter.enable_md = 0;
  5558. if (pdev->mcopy_mode) {
  5559. htt_tlv_filter.packet_header = 1;
  5560. htt_tlv_filter.enable_mo = 1;
  5561. }
  5562. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5563. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5564. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5565. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5566. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5567. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5568. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5569. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5570. pdev->pdev_id);
  5571. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5572. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5573. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5574. }
  5575. }
  5576. /*
  5577. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  5578. * modes are enabled or not.
  5579. * @dp_pdev: dp pdev handle.
  5580. *
  5581. * Return: bool
  5582. */
  5583. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  5584. {
  5585. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  5586. !pdev->mcopy_mode)
  5587. return true;
  5588. else
  5589. return false;
  5590. }
  5591. /*
  5592. *dp_set_bpr_enable() - API to enable/disable bpr feature
  5593. *@pdev_handle: DP_PDEV handle.
  5594. *@val: Provided value.
  5595. *
  5596. *Return: void
  5597. */
  5598. static void
  5599. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  5600. {
  5601. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5602. switch (val) {
  5603. case CDP_BPR_DISABLE:
  5604. pdev->bpr_enable = CDP_BPR_DISABLE;
  5605. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5606. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  5607. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5608. } else if (pdev->enhanced_stats_en &&
  5609. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5610. !pdev->pktlog_ppdu_stats) {
  5611. dp_h2t_cfg_stats_msg_send(pdev,
  5612. DP_PPDU_STATS_CFG_ENH_STATS,
  5613. pdev->pdev_id);
  5614. }
  5615. break;
  5616. case CDP_BPR_ENABLE:
  5617. pdev->bpr_enable = CDP_BPR_ENABLE;
  5618. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  5619. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  5620. dp_h2t_cfg_stats_msg_send(pdev,
  5621. DP_PPDU_STATS_CFG_BPR,
  5622. pdev->pdev_id);
  5623. } else if (pdev->enhanced_stats_en &&
  5624. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5625. !pdev->pktlog_ppdu_stats) {
  5626. dp_h2t_cfg_stats_msg_send(pdev,
  5627. DP_PPDU_STATS_CFG_BPR_ENH,
  5628. pdev->pdev_id);
  5629. } else if (pdev->pktlog_ppdu_stats) {
  5630. dp_h2t_cfg_stats_msg_send(pdev,
  5631. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  5632. pdev->pdev_id);
  5633. }
  5634. break;
  5635. default:
  5636. break;
  5637. }
  5638. }
  5639. /*
  5640. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  5641. * @pdev_handle: DP_PDEV handle
  5642. * @val: user provided value
  5643. *
  5644. * Return: void
  5645. */
  5646. static void
  5647. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  5648. {
  5649. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5650. switch (val) {
  5651. case 0:
  5652. pdev->tx_sniffer_enable = 0;
  5653. pdev->mcopy_mode = 0;
  5654. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5655. !pdev->bpr_enable) {
  5656. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5657. dp_ppdu_ring_reset(pdev);
  5658. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  5659. dp_h2t_cfg_stats_msg_send(pdev,
  5660. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5661. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  5662. dp_h2t_cfg_stats_msg_send(pdev,
  5663. DP_PPDU_STATS_CFG_BPR_ENH,
  5664. pdev->pdev_id);
  5665. } else {
  5666. dp_h2t_cfg_stats_msg_send(pdev,
  5667. DP_PPDU_STATS_CFG_BPR,
  5668. pdev->pdev_id);
  5669. }
  5670. break;
  5671. case 1:
  5672. pdev->tx_sniffer_enable = 1;
  5673. pdev->mcopy_mode = 0;
  5674. if (!pdev->pktlog_ppdu_stats)
  5675. dp_h2t_cfg_stats_msg_send(pdev,
  5676. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5677. break;
  5678. case 2:
  5679. pdev->mcopy_mode = 1;
  5680. pdev->tx_sniffer_enable = 0;
  5681. dp_ppdu_ring_cfg(pdev);
  5682. if (!pdev->pktlog_ppdu_stats)
  5683. dp_h2t_cfg_stats_msg_send(pdev,
  5684. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5685. break;
  5686. default:
  5687. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5688. "Invalid value");
  5689. break;
  5690. }
  5691. }
  5692. /*
  5693. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  5694. * @pdev_handle: DP_PDEV handle
  5695. *
  5696. * Return: void
  5697. */
  5698. static void
  5699. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5700. {
  5701. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5702. pdev->enhanced_stats_en = 1;
  5703. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added)
  5704. dp_ppdu_ring_cfg(pdev);
  5705. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  5706. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5707. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  5708. dp_h2t_cfg_stats_msg_send(pdev,
  5709. DP_PPDU_STATS_CFG_BPR_ENH,
  5710. pdev->pdev_id);
  5711. }
  5712. }
  5713. /*
  5714. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  5715. * @pdev_handle: DP_PDEV handle
  5716. *
  5717. * Return: void
  5718. */
  5719. static void
  5720. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5721. {
  5722. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5723. pdev->enhanced_stats_en = 0;
  5724. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  5725. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5726. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  5727. dp_h2t_cfg_stats_msg_send(pdev,
  5728. DP_PPDU_STATS_CFG_BPR,
  5729. pdev->pdev_id);
  5730. }
  5731. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added)
  5732. dp_ppdu_ring_reset(pdev);
  5733. }
  5734. /*
  5735. * dp_get_fw_peer_stats()- function to print peer stats
  5736. * @pdev_handle: DP_PDEV handle
  5737. * @mac_addr: mac address of the peer
  5738. * @cap: Type of htt stats requested
  5739. *
  5740. * Currently Supporting only MAC ID based requests Only
  5741. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  5742. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  5743. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  5744. *
  5745. * Return: void
  5746. */
  5747. static void
  5748. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  5749. uint32_t cap)
  5750. {
  5751. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5752. int i;
  5753. uint32_t config_param0 = 0;
  5754. uint32_t config_param1 = 0;
  5755. uint32_t config_param2 = 0;
  5756. uint32_t config_param3 = 0;
  5757. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  5758. config_param0 |= (1 << (cap + 1));
  5759. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  5760. config_param1 |= (1 << i);
  5761. }
  5762. config_param2 |= (mac_addr[0] & 0x000000ff);
  5763. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  5764. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  5765. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  5766. config_param3 |= (mac_addr[4] & 0x000000ff);
  5767. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  5768. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  5769. config_param0, config_param1, config_param2,
  5770. config_param3, 0, 0, 0);
  5771. }
  5772. /* This struct definition will be removed from here
  5773. * once it get added in FW headers*/
  5774. struct httstats_cmd_req {
  5775. uint32_t config_param0;
  5776. uint32_t config_param1;
  5777. uint32_t config_param2;
  5778. uint32_t config_param3;
  5779. int cookie;
  5780. u_int8_t stats_id;
  5781. };
  5782. /*
  5783. * dp_get_htt_stats: function to process the httstas request
  5784. * @pdev_handle: DP pdev handle
  5785. * @data: pointer to request data
  5786. * @data_len: length for request data
  5787. *
  5788. * return: void
  5789. */
  5790. static void
  5791. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  5792. {
  5793. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5794. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  5795. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  5796. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  5797. req->config_param0, req->config_param1,
  5798. req->config_param2, req->config_param3,
  5799. req->cookie, 0, 0);
  5800. }
  5801. /*
  5802. * dp_set_pdev_param: function to set parameters in pdev
  5803. * @pdev_handle: DP pdev handle
  5804. * @param: parameter type to be set
  5805. * @val: value of parameter to be set
  5806. *
  5807. * return: void
  5808. */
  5809. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  5810. enum cdp_pdev_param_type param, uint8_t val)
  5811. {
  5812. switch (param) {
  5813. case CDP_CONFIG_DEBUG_SNIFFER:
  5814. dp_config_debug_sniffer(pdev_handle, val);
  5815. break;
  5816. case CDP_CONFIG_BPR_ENABLE:
  5817. dp_set_bpr_enable(pdev_handle, val);
  5818. break;
  5819. default:
  5820. break;
  5821. }
  5822. }
  5823. /*
  5824. * dp_set_vdev_param: function to set parameters in vdev
  5825. * @param: parameter type to be set
  5826. * @val: value of parameter to be set
  5827. *
  5828. * return: void
  5829. */
  5830. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  5831. enum cdp_vdev_param_type param, uint32_t val)
  5832. {
  5833. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5834. switch (param) {
  5835. case CDP_ENABLE_WDS:
  5836. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5837. "wds_enable %d for vdev(%p) id(%d)\n",
  5838. val, vdev, vdev->vdev_id);
  5839. vdev->wds_enabled = val;
  5840. break;
  5841. case CDP_ENABLE_NAWDS:
  5842. vdev->nawds_enabled = val;
  5843. break;
  5844. case CDP_ENABLE_MCAST_EN:
  5845. vdev->mcast_enhancement_en = val;
  5846. break;
  5847. case CDP_ENABLE_PROXYSTA:
  5848. vdev->proxysta_vdev = val;
  5849. break;
  5850. case CDP_UPDATE_TDLS_FLAGS:
  5851. vdev->tdls_link_connected = val;
  5852. break;
  5853. case CDP_CFG_WDS_AGING_TIMER:
  5854. if (val == 0)
  5855. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  5856. else if (val != vdev->wds_aging_timer_val)
  5857. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  5858. vdev->wds_aging_timer_val = val;
  5859. break;
  5860. case CDP_ENABLE_AP_BRIDGE:
  5861. if (wlan_op_mode_sta != vdev->opmode)
  5862. vdev->ap_bridge_enabled = val;
  5863. else
  5864. vdev->ap_bridge_enabled = false;
  5865. break;
  5866. case CDP_ENABLE_CIPHER:
  5867. vdev->sec_type = val;
  5868. break;
  5869. case CDP_ENABLE_QWRAP_ISOLATION:
  5870. vdev->isolation_vdev = val;
  5871. break;
  5872. default:
  5873. break;
  5874. }
  5875. dp_tx_vdev_update_search_flags(vdev);
  5876. }
  5877. /**
  5878. * dp_peer_set_nawds: set nawds bit in peer
  5879. * @peer_handle: pointer to peer
  5880. * @value: enable/disable nawds
  5881. *
  5882. * return: void
  5883. */
  5884. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  5885. {
  5886. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5887. peer->nawds_enabled = value;
  5888. }
  5889. /*
  5890. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  5891. * @vdev_handle: DP_VDEV handle
  5892. * @map_id:ID of map that needs to be updated
  5893. *
  5894. * Return: void
  5895. */
  5896. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  5897. uint8_t map_id)
  5898. {
  5899. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5900. vdev->dscp_tid_map_id = map_id;
  5901. return;
  5902. }
  5903. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  5904. * @peer_handle: DP_PEER handle
  5905. *
  5906. * return : cdp_peer_stats pointer
  5907. */
  5908. static struct cdp_peer_stats*
  5909. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  5910. {
  5911. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5912. qdf_assert(peer);
  5913. return &peer->stats;
  5914. }
  5915. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  5916. * @peer_handle: DP_PEER handle
  5917. *
  5918. * return : void
  5919. */
  5920. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  5921. {
  5922. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5923. qdf_assert(peer);
  5924. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  5925. }
  5926. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  5927. * @vdev_handle: DP_VDEV handle
  5928. * @buf: buffer for vdev stats
  5929. *
  5930. * return : int
  5931. */
  5932. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  5933. bool is_aggregate)
  5934. {
  5935. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5936. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  5937. if (is_aggregate)
  5938. dp_aggregate_vdev_stats(vdev, buf);
  5939. else
  5940. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5941. return 0;
  5942. }
  5943. /*
  5944. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  5945. * @pdev_handle: DP_PDEV handle
  5946. * @buf: to hold pdev_stats
  5947. *
  5948. * Return: int
  5949. */
  5950. static int
  5951. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  5952. {
  5953. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5954. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  5955. struct cdp_txrx_stats_req req = {0,};
  5956. dp_aggregate_pdev_stats(pdev);
  5957. req.stats = HTT_DBG_EXT_STATS_PDEV_TX;
  5958. req.cookie_val = 1;
  5959. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5960. req.param1, req.param2, req.param3, 0,
  5961. req.cookie_val, 0);
  5962. msleep(DP_MAX_SLEEP_TIME);
  5963. req.stats = HTT_DBG_EXT_STATS_PDEV_RX;
  5964. req.cookie_val = 1;
  5965. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5966. req.param1, req.param2, req.param3, 0,
  5967. req.cookie_val, 0);
  5968. msleep(DP_MAX_SLEEP_TIME);
  5969. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  5970. return TXRX_STATS_LEVEL;
  5971. }
  5972. /**
  5973. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  5974. * @pdev: DP_PDEV handle
  5975. * @map_id: ID of map that needs to be updated
  5976. * @tos: index value in map
  5977. * @tid: tid value passed by the user
  5978. *
  5979. * Return: void
  5980. */
  5981. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  5982. uint8_t map_id, uint8_t tos, uint8_t tid)
  5983. {
  5984. uint8_t dscp;
  5985. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  5986. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  5987. pdev->dscp_tid_map[map_id][dscp] = tid;
  5988. if (map_id < HAL_MAX_HW_DSCP_TID_MAPS)
  5989. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  5990. map_id, dscp);
  5991. return;
  5992. }
  5993. /**
  5994. * dp_fw_stats_process(): Process TxRX FW stats request
  5995. * @vdev_handle: DP VDEV handle
  5996. * @req: stats request
  5997. *
  5998. * return: int
  5999. */
  6000. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  6001. struct cdp_txrx_stats_req *req)
  6002. {
  6003. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6004. struct dp_pdev *pdev = NULL;
  6005. uint32_t stats = req->stats;
  6006. uint8_t mac_id = req->mac_id;
  6007. if (!vdev) {
  6008. DP_TRACE(NONE, "VDEV not found");
  6009. return 1;
  6010. }
  6011. pdev = vdev->pdev;
  6012. /*
  6013. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  6014. * from param0 to param3 according to below rule:
  6015. *
  6016. * PARAM:
  6017. * - config_param0 : start_offset (stats type)
  6018. * - config_param1 : stats bmask from start offset
  6019. * - config_param2 : stats bmask from start offset + 32
  6020. * - config_param3 : stats bmask from start offset + 64
  6021. */
  6022. if (req->stats == CDP_TXRX_STATS_0) {
  6023. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  6024. req->param1 = 0xFFFFFFFF;
  6025. req->param2 = 0xFFFFFFFF;
  6026. req->param3 = 0xFFFFFFFF;
  6027. }
  6028. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  6029. req->param1, req->param2, req->param3,
  6030. 0, 0, mac_id);
  6031. }
  6032. /**
  6033. * dp_txrx_stats_request - function to map to firmware and host stats
  6034. * @vdev: virtual handle
  6035. * @req: stats request
  6036. *
  6037. * Return: integer
  6038. */
  6039. static int dp_txrx_stats_request(struct cdp_vdev *vdev,
  6040. struct cdp_txrx_stats_req *req)
  6041. {
  6042. int host_stats;
  6043. int fw_stats;
  6044. enum cdp_stats stats;
  6045. if (!vdev || !req) {
  6046. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6047. "Invalid vdev/req instance");
  6048. return 0;
  6049. }
  6050. stats = req->stats;
  6051. if (stats >= CDP_TXRX_MAX_STATS)
  6052. return 0;
  6053. /*
  6054. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  6055. * has to be updated if new FW HTT stats added
  6056. */
  6057. if (stats > CDP_TXRX_STATS_HTT_MAX)
  6058. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  6059. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  6060. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  6061. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6062. "stats: %u fw_stats_type: %d host_stats_type: %d",
  6063. stats, fw_stats, host_stats);
  6064. if (fw_stats != TXRX_FW_STATS_INVALID) {
  6065. /* update request with FW stats type */
  6066. req->stats = fw_stats;
  6067. return dp_fw_stats_process(vdev, req);
  6068. }
  6069. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  6070. (host_stats <= TXRX_HOST_STATS_MAX))
  6071. return dp_print_host_stats(vdev, req);
  6072. else
  6073. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6074. "Wrong Input for TxRx Stats");
  6075. return 0;
  6076. }
  6077. /*
  6078. * dp_print_napi_stats(): NAPI stats
  6079. * @soc - soc handle
  6080. */
  6081. static void dp_print_napi_stats(struct dp_soc *soc)
  6082. {
  6083. hif_print_napi_stats(soc->hif_handle);
  6084. }
  6085. /*
  6086. * dp_print_per_ring_stats(): Packet count per ring
  6087. * @soc - soc handle
  6088. */
  6089. static void dp_print_per_ring_stats(struct dp_soc *soc)
  6090. {
  6091. uint8_t ring;
  6092. uint16_t core;
  6093. uint64_t total_packets;
  6094. DP_TRACE(FATAL, "Reo packets per ring:");
  6095. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  6096. total_packets = 0;
  6097. DP_TRACE(FATAL, "Packets on ring %u:", ring);
  6098. for (core = 0; core < NR_CPUS; core++) {
  6099. DP_TRACE(FATAL, "Packets arriving on core %u: %llu",
  6100. core, soc->stats.rx.ring_packets[core][ring]);
  6101. total_packets += soc->stats.rx.ring_packets[core][ring];
  6102. }
  6103. DP_TRACE(FATAL, "Total packets on ring %u: %llu",
  6104. ring, total_packets);
  6105. }
  6106. }
  6107. /*
  6108. * dp_txrx_path_stats() - Function to display dump stats
  6109. * @soc - soc handle
  6110. *
  6111. * return: none
  6112. */
  6113. static void dp_txrx_path_stats(struct dp_soc *soc)
  6114. {
  6115. uint8_t error_code;
  6116. uint8_t loop_pdev;
  6117. struct dp_pdev *pdev;
  6118. uint8_t i;
  6119. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  6120. pdev = soc->pdev_list[loop_pdev];
  6121. dp_aggregate_pdev_stats(pdev);
  6122. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6123. "Tx path Statistics:");
  6124. DP_TRACE(FATAL, "from stack: %u msdus (%llu bytes)",
  6125. pdev->stats.tx_i.rcvd.num,
  6126. pdev->stats.tx_i.rcvd.bytes);
  6127. DP_TRACE(FATAL, "processed from host: %u msdus (%llu bytes)",
  6128. pdev->stats.tx_i.processed.num,
  6129. pdev->stats.tx_i.processed.bytes);
  6130. DP_TRACE(FATAL, "successfully transmitted: %u msdus (%llu bytes)",
  6131. pdev->stats.tx.tx_success.num,
  6132. pdev->stats.tx.tx_success.bytes);
  6133. DP_TRACE(FATAL, "Dropped in host:");
  6134. DP_TRACE(FATAL, "Total packets dropped: %u,",
  6135. pdev->stats.tx_i.dropped.dropped_pkt.num);
  6136. DP_TRACE(FATAL, "Descriptor not available: %u",
  6137. pdev->stats.tx_i.dropped.desc_na.num);
  6138. DP_TRACE(FATAL, "Ring full: %u",
  6139. pdev->stats.tx_i.dropped.ring_full);
  6140. DP_TRACE(FATAL, "Enqueue fail: %u",
  6141. pdev->stats.tx_i.dropped.enqueue_fail);
  6142. DP_TRACE(FATAL, "DMA Error: %u",
  6143. pdev->stats.tx_i.dropped.dma_error);
  6144. DP_TRACE(FATAL, "Dropped in hardware:");
  6145. DP_TRACE(FATAL, "total packets dropped: %u",
  6146. pdev->stats.tx.tx_failed);
  6147. DP_TRACE(FATAL, "mpdu age out: %u",
  6148. pdev->stats.tx.dropped.age_out);
  6149. DP_TRACE(FATAL, "firmware removed: %u",
  6150. pdev->stats.tx.dropped.fw_rem);
  6151. DP_TRACE(FATAL, "firmware removed tx: %u",
  6152. pdev->stats.tx.dropped.fw_rem_tx);
  6153. DP_TRACE(FATAL, "firmware removed notx %u",
  6154. pdev->stats.tx.dropped.fw_rem_notx);
  6155. DP_TRACE(FATAL, "peer_invalid: %u",
  6156. pdev->soc->stats.tx.tx_invalid_peer.num);
  6157. DP_TRACE(FATAL, "Tx packets sent per interrupt:");
  6158. DP_TRACE(FATAL, "Single Packet: %u",
  6159. pdev->stats.tx_comp_histogram.pkts_1);
  6160. DP_TRACE(FATAL, "2-20 Packets: %u",
  6161. pdev->stats.tx_comp_histogram.pkts_2_20);
  6162. DP_TRACE(FATAL, "21-40 Packets: %u",
  6163. pdev->stats.tx_comp_histogram.pkts_21_40);
  6164. DP_TRACE(FATAL, "41-60 Packets: %u",
  6165. pdev->stats.tx_comp_histogram.pkts_41_60);
  6166. DP_TRACE(FATAL, "61-80 Packets: %u",
  6167. pdev->stats.tx_comp_histogram.pkts_61_80);
  6168. DP_TRACE(FATAL, "81-100 Packets: %u",
  6169. pdev->stats.tx_comp_histogram.pkts_81_100);
  6170. DP_TRACE(FATAL, "101-200 Packets: %u",
  6171. pdev->stats.tx_comp_histogram.pkts_101_200);
  6172. DP_TRACE(FATAL, " 201+ Packets: %u",
  6173. pdev->stats.tx_comp_histogram.pkts_201_plus);
  6174. DP_TRACE(FATAL, "Rx path statistics");
  6175. DP_TRACE(FATAL, "delivered %u msdus ( %llu bytes),",
  6176. pdev->stats.rx.to_stack.num,
  6177. pdev->stats.rx.to_stack.bytes);
  6178. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  6179. DP_TRACE(FATAL, "received on reo[%d] %u msdus ( %llu bytes),",
  6180. i, pdev->stats.rx.rcvd_reo[i].num,
  6181. pdev->stats.rx.rcvd_reo[i].bytes);
  6182. DP_TRACE(FATAL, "intra-bss packets %u msdus ( %llu bytes),",
  6183. pdev->stats.rx.intra_bss.pkts.num,
  6184. pdev->stats.rx.intra_bss.pkts.bytes);
  6185. DP_TRACE(FATAL, "intra-bss fails %u msdus ( %llu bytes),",
  6186. pdev->stats.rx.intra_bss.fail.num,
  6187. pdev->stats.rx.intra_bss.fail.bytes);
  6188. DP_TRACE(FATAL, "raw packets %u msdus ( %llu bytes),",
  6189. pdev->stats.rx.raw.num,
  6190. pdev->stats.rx.raw.bytes);
  6191. DP_TRACE(FATAL, "dropped: error %u msdus",
  6192. pdev->stats.rx.err.mic_err);
  6193. DP_TRACE(FATAL, "peer invalid %u",
  6194. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  6195. DP_TRACE(FATAL, "Reo Statistics");
  6196. DP_TRACE(FATAL, "rbm error: %u msdus",
  6197. pdev->soc->stats.rx.err.invalid_rbm);
  6198. DP_TRACE(FATAL, "hal ring access fail: %u msdus",
  6199. pdev->soc->stats.rx.err.hal_ring_access_fail);
  6200. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  6201. error_code++) {
  6202. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  6203. continue;
  6204. DP_TRACE(FATAL, "Reo error number (%u): %u msdus",
  6205. error_code,
  6206. pdev->soc->stats.rx.err.reo_error[error_code]);
  6207. }
  6208. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  6209. error_code++) {
  6210. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  6211. continue;
  6212. DP_TRACE(FATAL, "Rxdma error number (%u): %u msdus",
  6213. error_code,
  6214. pdev->soc->stats.rx.err
  6215. .rxdma_error[error_code]);
  6216. }
  6217. DP_TRACE(FATAL, "Rx packets reaped per interrupt:");
  6218. DP_TRACE(FATAL, "Single Packet: %u",
  6219. pdev->stats.rx_ind_histogram.pkts_1);
  6220. DP_TRACE(FATAL, "2-20 Packets: %u",
  6221. pdev->stats.rx_ind_histogram.pkts_2_20);
  6222. DP_TRACE(FATAL, "21-40 Packets: %u",
  6223. pdev->stats.rx_ind_histogram.pkts_21_40);
  6224. DP_TRACE(FATAL, "41-60 Packets: %u",
  6225. pdev->stats.rx_ind_histogram.pkts_41_60);
  6226. DP_TRACE(FATAL, "61-80 Packets: %u",
  6227. pdev->stats.rx_ind_histogram.pkts_61_80);
  6228. DP_TRACE(FATAL, "81-100 Packets: %u",
  6229. pdev->stats.rx_ind_histogram.pkts_81_100);
  6230. DP_TRACE(FATAL, "101-200 Packets: %u",
  6231. pdev->stats.rx_ind_histogram.pkts_101_200);
  6232. DP_TRACE(FATAL, " 201+ Packets: %u",
  6233. pdev->stats.rx_ind_histogram.pkts_201_plus);
  6234. DP_TRACE_STATS(ERROR, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  6235. __func__,
  6236. pdev->soc->wlan_cfg_ctx->tso_enabled,
  6237. pdev->soc->wlan_cfg_ctx->lro_enabled,
  6238. pdev->soc->wlan_cfg_ctx->rx_hash,
  6239. pdev->soc->wlan_cfg_ctx->napi_enabled);
  6240. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6241. DP_TRACE_STATS(ERROR, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  6242. __func__,
  6243. pdev->soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold,
  6244. pdev->soc->wlan_cfg_ctx->tx_flow_start_queue_offset);
  6245. #endif
  6246. }
  6247. }
  6248. /*
  6249. * dp_txrx_dump_stats() - Dump statistics
  6250. * @value - Statistics option
  6251. */
  6252. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  6253. enum qdf_stats_verbosity_level level)
  6254. {
  6255. struct dp_soc *soc =
  6256. (struct dp_soc *)psoc;
  6257. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6258. if (!soc) {
  6259. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6260. "%s: soc is NULL", __func__);
  6261. return QDF_STATUS_E_INVAL;
  6262. }
  6263. switch (value) {
  6264. case CDP_TXRX_PATH_STATS:
  6265. dp_txrx_path_stats(soc);
  6266. break;
  6267. case CDP_RX_RING_STATS:
  6268. dp_print_per_ring_stats(soc);
  6269. break;
  6270. case CDP_TXRX_TSO_STATS:
  6271. /* TODO: NOT IMPLEMENTED */
  6272. break;
  6273. case CDP_DUMP_TX_FLOW_POOL_INFO:
  6274. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  6275. break;
  6276. case CDP_DP_NAPI_STATS:
  6277. dp_print_napi_stats(soc);
  6278. break;
  6279. case CDP_TXRX_DESC_STATS:
  6280. /* TODO: NOT IMPLEMENTED */
  6281. break;
  6282. default:
  6283. status = QDF_STATUS_E_INVAL;
  6284. break;
  6285. }
  6286. return status;
  6287. }
  6288. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6289. /**
  6290. * dp_update_flow_control_parameters() - API to store datapath
  6291. * config parameters
  6292. * @soc: soc handle
  6293. * @cfg: ini parameter handle
  6294. *
  6295. * Return: void
  6296. */
  6297. static inline
  6298. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6299. struct cdp_config_params *params)
  6300. {
  6301. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  6302. params->tx_flow_stop_queue_threshold;
  6303. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  6304. params->tx_flow_start_queue_offset;
  6305. }
  6306. #else
  6307. static inline
  6308. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6309. struct cdp_config_params *params)
  6310. {
  6311. }
  6312. #endif
  6313. /**
  6314. * dp_update_config_parameters() - API to store datapath
  6315. * config parameters
  6316. * @soc: soc handle
  6317. * @cfg: ini parameter handle
  6318. *
  6319. * Return: status
  6320. */
  6321. static
  6322. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  6323. struct cdp_config_params *params)
  6324. {
  6325. struct dp_soc *soc = (struct dp_soc *)psoc;
  6326. if (!(soc)) {
  6327. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6328. "%s: Invalid handle", __func__);
  6329. return QDF_STATUS_E_INVAL;
  6330. }
  6331. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  6332. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  6333. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  6334. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  6335. params->tcp_udp_checksumoffload;
  6336. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  6337. dp_update_flow_control_parameters(soc, params);
  6338. return QDF_STATUS_SUCCESS;
  6339. }
  6340. /**
  6341. * dp_txrx_set_wds_rx_policy() - API to store datapath
  6342. * config parameters
  6343. * @vdev_handle - datapath vdev handle
  6344. * @cfg: ini parameter handle
  6345. *
  6346. * Return: status
  6347. */
  6348. #ifdef WDS_VENDOR_EXTENSION
  6349. void
  6350. dp_txrx_set_wds_rx_policy(
  6351. struct cdp_vdev *vdev_handle,
  6352. u_int32_t val)
  6353. {
  6354. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6355. struct dp_peer *peer;
  6356. if (vdev->opmode == wlan_op_mode_ap) {
  6357. /* for ap, set it on bss_peer */
  6358. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6359. if (peer->bss_peer) {
  6360. peer->wds_ecm.wds_rx_filter = 1;
  6361. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6362. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6363. break;
  6364. }
  6365. }
  6366. } else if (vdev->opmode == wlan_op_mode_sta) {
  6367. peer = TAILQ_FIRST(&vdev->peer_list);
  6368. peer->wds_ecm.wds_rx_filter = 1;
  6369. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6370. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6371. }
  6372. }
  6373. /**
  6374. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  6375. *
  6376. * @peer_handle - datapath peer handle
  6377. * @wds_tx_ucast: policy for unicast transmission
  6378. * @wds_tx_mcast: policy for multicast transmission
  6379. *
  6380. * Return: void
  6381. */
  6382. void
  6383. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  6384. int wds_tx_ucast, int wds_tx_mcast)
  6385. {
  6386. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6387. if (wds_tx_ucast || wds_tx_mcast) {
  6388. peer->wds_enabled = 1;
  6389. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  6390. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  6391. } else {
  6392. peer->wds_enabled = 0;
  6393. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  6394. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  6395. }
  6396. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6397. FL("Policy Update set to :\
  6398. peer->wds_enabled %d\
  6399. peer->wds_ecm.wds_tx_ucast_4addr %d\
  6400. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  6401. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  6402. peer->wds_ecm.wds_tx_mcast_4addr);
  6403. return;
  6404. }
  6405. #endif
  6406. static struct cdp_wds_ops dp_ops_wds = {
  6407. .vdev_set_wds = dp_vdev_set_wds,
  6408. #ifdef WDS_VENDOR_EXTENSION
  6409. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  6410. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  6411. #endif
  6412. };
  6413. /*
  6414. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  6415. * @vdev_handle - datapath vdev handle
  6416. * @callback - callback function
  6417. * @ctxt: callback context
  6418. *
  6419. */
  6420. static void
  6421. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  6422. ol_txrx_data_tx_cb callback, void *ctxt)
  6423. {
  6424. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6425. vdev->tx_non_std_data_callback.func = callback;
  6426. vdev->tx_non_std_data_callback.ctxt = ctxt;
  6427. }
  6428. /**
  6429. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  6430. * @pdev_hdl: datapath pdev handle
  6431. *
  6432. * Return: opaque pointer to dp txrx handle
  6433. */
  6434. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  6435. {
  6436. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6437. return pdev->dp_txrx_handle;
  6438. }
  6439. /**
  6440. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  6441. * @pdev_hdl: datapath pdev handle
  6442. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  6443. *
  6444. * Return: void
  6445. */
  6446. static void
  6447. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  6448. {
  6449. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6450. pdev->dp_txrx_handle = dp_txrx_hdl;
  6451. }
  6452. /**
  6453. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  6454. * @soc_handle: datapath soc handle
  6455. *
  6456. * Return: opaque pointer to external dp (non-core DP)
  6457. */
  6458. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  6459. {
  6460. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6461. return soc->external_txrx_handle;
  6462. }
  6463. /**
  6464. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  6465. * @soc_handle: datapath soc handle
  6466. * @txrx_handle: opaque pointer to external dp (non-core DP)
  6467. *
  6468. * Return: void
  6469. */
  6470. static void
  6471. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  6472. {
  6473. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6474. soc->external_txrx_handle = txrx_handle;
  6475. }
  6476. #ifdef FEATURE_AST
  6477. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  6478. {
  6479. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  6480. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  6481. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6482. /*
  6483. * For BSS peer, new peer is not created on alloc_node if the
  6484. * peer with same address already exists , instead refcnt is
  6485. * increased for existing peer. Correspondingly in delete path,
  6486. * only refcnt is decreased; and peer is only deleted , when all
  6487. * references are deleted. So delete_in_progress should not be set
  6488. * for bss_peer, unless only 2 reference remains (peer map reference
  6489. * and peer hash table reference).
  6490. */
  6491. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  6492. return;
  6493. }
  6494. peer->delete_in_progress = true;
  6495. dp_peer_delete_ast_entries(soc, peer);
  6496. }
  6497. #endif
  6498. #ifdef ATH_SUPPORT_NAC_RSSI
  6499. /**
  6500. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  6501. * @vdev_hdl: DP vdev handle
  6502. * @rssi: rssi value
  6503. *
  6504. * Return: 0 for success. nonzero for failure.
  6505. */
  6506. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  6507. char *mac_addr,
  6508. uint8_t *rssi)
  6509. {
  6510. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  6511. struct dp_pdev *pdev = vdev->pdev;
  6512. struct dp_neighbour_peer *peer = NULL;
  6513. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  6514. *rssi = 0;
  6515. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  6516. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  6517. neighbour_peer_list_elem) {
  6518. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  6519. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  6520. *rssi = peer->rssi;
  6521. status = QDF_STATUS_SUCCESS;
  6522. break;
  6523. }
  6524. }
  6525. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  6526. return status;
  6527. }
  6528. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  6529. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  6530. uint8_t chan_num)
  6531. {
  6532. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6533. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6534. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6535. pdev->nac_rssi_filtering = 1;
  6536. /* Store address of NAC (neighbour peer) which will be checked
  6537. * against TA of received packets.
  6538. */
  6539. if (cmd == CDP_NAC_PARAM_ADD) {
  6540. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  6541. client_macaddr);
  6542. } else if (cmd == CDP_NAC_PARAM_DEL) {
  6543. dp_update_filter_neighbour_peers(vdev_handle,
  6544. DP_NAC_PARAM_DEL,
  6545. client_macaddr);
  6546. }
  6547. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  6548. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  6549. ((void *)vdev->pdev->ctrl_pdev,
  6550. vdev->vdev_id, cmd, bssid);
  6551. return QDF_STATUS_SUCCESS;
  6552. }
  6553. #endif
  6554. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  6555. uint32_t max_peers)
  6556. {
  6557. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  6558. soc->max_peers = max_peers;
  6559. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  6560. if (dp_peer_find_attach(soc))
  6561. return QDF_STATUS_E_FAILURE;
  6562. return QDF_STATUS_SUCCESS;
  6563. }
  6564. /**
  6565. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  6566. * @dp_pdev: dp pdev handle
  6567. * @ctrl_pdev: UMAC ctrl pdev handle
  6568. *
  6569. * Return: void
  6570. */
  6571. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  6572. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  6573. {
  6574. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  6575. pdev->ctrl_pdev = ctrl_pdev;
  6576. }
  6577. static struct cdp_cmn_ops dp_ops_cmn = {
  6578. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  6579. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  6580. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  6581. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  6582. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  6583. .txrx_peer_create = dp_peer_create_wifi3,
  6584. .txrx_peer_setup = dp_peer_setup_wifi3,
  6585. #ifdef FEATURE_AST
  6586. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  6587. #else
  6588. .txrx_peer_teardown = NULL,
  6589. #endif
  6590. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  6591. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  6592. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  6593. .txrx_peer_ast_hash_find = dp_peer_ast_hash_find_wifi3,
  6594. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  6595. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  6596. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  6597. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  6598. .txrx_peer_delete = dp_peer_delete_wifi3,
  6599. .txrx_vdev_register = dp_vdev_register_wifi3,
  6600. .txrx_soc_detach = dp_soc_detach_wifi3,
  6601. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  6602. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  6603. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  6604. .txrx_ath_getstats = dp_get_device_stats,
  6605. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  6606. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  6607. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  6608. .delba_process = dp_delba_process_wifi3,
  6609. .set_addba_response = dp_set_addba_response,
  6610. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  6611. .flush_cache_rx_queue = NULL,
  6612. /* TODO: get API's for dscp-tid need to be added*/
  6613. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  6614. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  6615. .txrx_stats_request = dp_txrx_stats_request,
  6616. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  6617. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  6618. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  6619. .txrx_set_nac = dp_set_nac,
  6620. .txrx_get_tx_pending = dp_get_tx_pending,
  6621. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  6622. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  6623. .display_stats = dp_txrx_dump_stats,
  6624. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  6625. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  6626. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  6627. .txrx_intr_detach = dp_soc_interrupt_detach,
  6628. .set_pn_check = dp_set_pn_check_wifi3,
  6629. .update_config_parameters = dp_update_config_parameters,
  6630. /* TODO: Add other functions */
  6631. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  6632. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  6633. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  6634. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  6635. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  6636. .tx_send = dp_tx_send,
  6637. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  6638. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  6639. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  6640. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  6641. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  6642. };
  6643. static struct cdp_ctrl_ops dp_ops_ctrl = {
  6644. .txrx_peer_authorize = dp_peer_authorize,
  6645. #ifdef QCA_SUPPORT_SON
  6646. .txrx_set_inact_params = dp_set_inact_params,
  6647. .txrx_start_inact_timer = dp_start_inact_timer,
  6648. .txrx_set_overload = dp_set_overload,
  6649. .txrx_peer_is_inact = dp_peer_is_inact,
  6650. .txrx_mark_peer_inact = dp_mark_peer_inact,
  6651. #endif
  6652. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  6653. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  6654. #ifdef MESH_MODE_SUPPORT
  6655. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  6656. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  6657. #endif
  6658. .txrx_set_vdev_param = dp_set_vdev_param,
  6659. .txrx_peer_set_nawds = dp_peer_set_nawds,
  6660. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  6661. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  6662. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  6663. .txrx_update_filter_neighbour_peers =
  6664. dp_update_filter_neighbour_peers,
  6665. .txrx_get_sec_type = dp_get_sec_type,
  6666. /* TODO: Add other functions */
  6667. .txrx_wdi_event_sub = dp_wdi_event_sub,
  6668. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  6669. #ifdef WDI_EVENT_ENABLE
  6670. .txrx_get_pldev = dp_get_pldev,
  6671. #endif
  6672. .txrx_set_pdev_param = dp_set_pdev_param,
  6673. #ifdef ATH_SUPPORT_NAC_RSSI
  6674. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  6675. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  6676. #endif
  6677. .set_key = dp_set_michael_key,
  6678. };
  6679. static struct cdp_me_ops dp_ops_me = {
  6680. #ifdef ATH_SUPPORT_IQUE
  6681. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  6682. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  6683. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  6684. #endif
  6685. };
  6686. static struct cdp_mon_ops dp_ops_mon = {
  6687. .txrx_monitor_set_filter_ucast_data = NULL,
  6688. .txrx_monitor_set_filter_mcast_data = NULL,
  6689. .txrx_monitor_set_filter_non_data = NULL,
  6690. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  6691. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  6692. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  6693. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  6694. /* Added support for HK advance filter */
  6695. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  6696. };
  6697. static struct cdp_host_stats_ops dp_ops_host_stats = {
  6698. .txrx_per_peer_stats = dp_get_host_peer_stats,
  6699. .get_fw_peer_stats = dp_get_fw_peer_stats,
  6700. .get_htt_stats = dp_get_htt_stats,
  6701. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  6702. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  6703. .txrx_stats_publish = dp_txrx_stats_publish,
  6704. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  6705. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  6706. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  6707. /* TODO */
  6708. };
  6709. static struct cdp_raw_ops dp_ops_raw = {
  6710. /* TODO */
  6711. };
  6712. #ifdef CONFIG_WIN
  6713. static struct cdp_pflow_ops dp_ops_pflow = {
  6714. /* TODO */
  6715. };
  6716. #endif /* CONFIG_WIN */
  6717. #ifdef FEATURE_RUNTIME_PM
  6718. /**
  6719. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  6720. * @opaque_pdev: DP pdev context
  6721. *
  6722. * DP is ready to runtime suspend if there are no pending TX packets.
  6723. *
  6724. * Return: QDF_STATUS
  6725. */
  6726. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  6727. {
  6728. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6729. struct dp_soc *soc = pdev->soc;
  6730. /* Call DP TX flow control API to check if there is any
  6731. pending packets */
  6732. if (soc->intr_mode == DP_INTR_POLL)
  6733. qdf_timer_stop(&soc->int_timer);
  6734. return QDF_STATUS_SUCCESS;
  6735. }
  6736. /**
  6737. * dp_runtime_resume() - ensure DP is ready to runtime resume
  6738. * @opaque_pdev: DP pdev context
  6739. *
  6740. * Resume DP for runtime PM.
  6741. *
  6742. * Return: QDF_STATUS
  6743. */
  6744. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  6745. {
  6746. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6747. struct dp_soc *soc = pdev->soc;
  6748. void *hal_srng;
  6749. int i;
  6750. if (soc->intr_mode == DP_INTR_POLL)
  6751. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6752. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  6753. hal_srng = soc->tcl_data_ring[i].hal_srng;
  6754. if (hal_srng) {
  6755. /* We actually only need to acquire the lock */
  6756. hal_srng_access_start(soc->hal_soc, hal_srng);
  6757. /* Update SRC ring head pointer for HW to send
  6758. all pending packets */
  6759. hal_srng_access_end(soc->hal_soc, hal_srng);
  6760. }
  6761. }
  6762. return QDF_STATUS_SUCCESS;
  6763. }
  6764. #endif /* FEATURE_RUNTIME_PM */
  6765. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  6766. {
  6767. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6768. struct dp_soc *soc = pdev->soc;
  6769. if (soc->intr_mode == DP_INTR_POLL)
  6770. qdf_timer_stop(&soc->int_timer);
  6771. return QDF_STATUS_SUCCESS;
  6772. }
  6773. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  6774. {
  6775. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6776. struct dp_soc *soc = pdev->soc;
  6777. if (soc->intr_mode == DP_INTR_POLL)
  6778. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6779. return QDF_STATUS_SUCCESS;
  6780. }
  6781. #ifndef CONFIG_WIN
  6782. static struct cdp_misc_ops dp_ops_misc = {
  6783. .tx_non_std = dp_tx_non_std,
  6784. .get_opmode = dp_get_opmode,
  6785. #ifdef FEATURE_RUNTIME_PM
  6786. .runtime_suspend = dp_runtime_suspend,
  6787. .runtime_resume = dp_runtime_resume,
  6788. #endif /* FEATURE_RUNTIME_PM */
  6789. .pkt_log_init = dp_pkt_log_init,
  6790. .pkt_log_con_service = dp_pkt_log_con_service,
  6791. };
  6792. static struct cdp_flowctl_ops dp_ops_flowctl = {
  6793. /* WIFI 3.0 DP implement as required. */
  6794. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6795. .flow_pool_map_handler = dp_tx_flow_pool_map,
  6796. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  6797. .register_pause_cb = dp_txrx_register_pause_cb,
  6798. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  6799. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  6800. };
  6801. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  6802. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6803. };
  6804. #ifdef IPA_OFFLOAD
  6805. static struct cdp_ipa_ops dp_ops_ipa = {
  6806. .ipa_get_resource = dp_ipa_get_resource,
  6807. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  6808. .ipa_op_response = dp_ipa_op_response,
  6809. .ipa_register_op_cb = dp_ipa_register_op_cb,
  6810. .ipa_get_stat = dp_ipa_get_stat,
  6811. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  6812. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  6813. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  6814. .ipa_setup = dp_ipa_setup,
  6815. .ipa_cleanup = dp_ipa_cleanup,
  6816. .ipa_setup_iface = dp_ipa_setup_iface,
  6817. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  6818. .ipa_enable_pipes = dp_ipa_enable_pipes,
  6819. .ipa_disable_pipes = dp_ipa_disable_pipes,
  6820. .ipa_set_perf_level = dp_ipa_set_perf_level
  6821. };
  6822. #endif
  6823. static struct cdp_bus_ops dp_ops_bus = {
  6824. .bus_suspend = dp_bus_suspend,
  6825. .bus_resume = dp_bus_resume
  6826. };
  6827. static struct cdp_ocb_ops dp_ops_ocb = {
  6828. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6829. };
  6830. static struct cdp_throttle_ops dp_ops_throttle = {
  6831. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6832. };
  6833. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  6834. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6835. };
  6836. static struct cdp_cfg_ops dp_ops_cfg = {
  6837. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6838. };
  6839. /*
  6840. * dp_wrapper_peer_get_ref_by_addr - wrapper function to get to peer
  6841. * @dev: physical device instance
  6842. * @peer_mac_addr: peer mac address
  6843. * @local_id: local id for the peer
  6844. * @debug_id: to track enum peer access
  6845. * Return: peer instance pointer
  6846. */
  6847. static inline void *
  6848. dp_wrapper_peer_get_ref_by_addr(struct cdp_pdev *dev, u8 *peer_mac_addr,
  6849. u8 *local_id,
  6850. enum peer_debug_id_type debug_id)
  6851. {
  6852. /*
  6853. * Currently this function does not implement the "get ref"
  6854. * functionality and is mapped to dp_find_peer_by_addr which does not
  6855. * increment the peer ref count. So the peer state is uncertain after
  6856. * calling this API. The functionality needs to be implemented.
  6857. * Accordingly the corresponding release_ref function is NULL.
  6858. */
  6859. return dp_find_peer_by_addr(dev, peer_mac_addr, local_id);
  6860. }
  6861. static struct cdp_peer_ops dp_ops_peer = {
  6862. .register_peer = dp_register_peer,
  6863. .clear_peer = dp_clear_peer,
  6864. .find_peer_by_addr = dp_find_peer_by_addr,
  6865. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  6866. .peer_get_ref_by_addr = dp_wrapper_peer_get_ref_by_addr,
  6867. .peer_release_ref = NULL,
  6868. .local_peer_id = dp_local_peer_id,
  6869. .peer_find_by_local_id = dp_peer_find_by_local_id,
  6870. .peer_state_update = dp_peer_state_update,
  6871. .get_vdevid = dp_get_vdevid,
  6872. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  6873. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  6874. .get_vdev_for_peer = dp_get_vdev_for_peer,
  6875. .get_peer_state = dp_get_peer_state,
  6876. .get_last_mgmt_timestamp = dp_get_last_mgmt_timestamp,
  6877. .update_last_mgmt_timestamp = dp_update_last_mgmt_timestamp,
  6878. };
  6879. #endif
  6880. static struct cdp_ops dp_txrx_ops = {
  6881. .cmn_drv_ops = &dp_ops_cmn,
  6882. .ctrl_ops = &dp_ops_ctrl,
  6883. .me_ops = &dp_ops_me,
  6884. .mon_ops = &dp_ops_mon,
  6885. .host_stats_ops = &dp_ops_host_stats,
  6886. .wds_ops = &dp_ops_wds,
  6887. .raw_ops = &dp_ops_raw,
  6888. #ifdef CONFIG_WIN
  6889. .pflow_ops = &dp_ops_pflow,
  6890. #endif /* CONFIG_WIN */
  6891. #ifndef CONFIG_WIN
  6892. .misc_ops = &dp_ops_misc,
  6893. .cfg_ops = &dp_ops_cfg,
  6894. .flowctl_ops = &dp_ops_flowctl,
  6895. .l_flowctl_ops = &dp_ops_l_flowctl,
  6896. #ifdef IPA_OFFLOAD
  6897. .ipa_ops = &dp_ops_ipa,
  6898. #endif
  6899. .bus_ops = &dp_ops_bus,
  6900. .ocb_ops = &dp_ops_ocb,
  6901. .peer_ops = &dp_ops_peer,
  6902. .throttle_ops = &dp_ops_throttle,
  6903. .mob_stats_ops = &dp_ops_mob_stats,
  6904. #endif
  6905. };
  6906. /*
  6907. * dp_soc_set_txrx_ring_map()
  6908. * @dp_soc: DP handler for soc
  6909. *
  6910. * Return: Void
  6911. */
  6912. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  6913. {
  6914. uint32_t i;
  6915. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  6916. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  6917. }
  6918. }
  6919. #ifdef QCA_WIFI_QCA8074
  6920. /**
  6921. * dp_soc_attach_wifi3() - Attach txrx SOC
  6922. * @ctrl_psoc: Opaque SOC handle from control plane
  6923. * @htc_handle: Opaque HTC handle
  6924. * @hif_handle: Opaque HIF handle
  6925. * @qdf_osdev: QDF device
  6926. * @ol_ops: Offload Operations
  6927. * @device_id: Device ID
  6928. *
  6929. * Return: DP SOC handle on success, NULL on failure
  6930. */
  6931. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  6932. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  6933. struct ol_if_ops *ol_ops, uint16_t device_id)
  6934. {
  6935. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  6936. int target_type;
  6937. if (!soc) {
  6938. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6939. FL("DP SOC memory allocation failed"));
  6940. goto fail0;
  6941. }
  6942. soc->device_id = device_id;
  6943. soc->cdp_soc.ops = &dp_txrx_ops;
  6944. soc->cdp_soc.ol_ops = ol_ops;
  6945. soc->ctrl_psoc = ctrl_psoc;
  6946. soc->osdev = qdf_osdev;
  6947. soc->hif_handle = hif_handle;
  6948. soc->hal_soc = hif_get_hal_handle(hif_handle);
  6949. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  6950. soc->hal_soc, qdf_osdev);
  6951. if (!soc->htt_handle) {
  6952. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6953. FL("HTT attach failed"));
  6954. goto fail1;
  6955. }
  6956. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  6957. if (!soc->wlan_cfg_ctx) {
  6958. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6959. FL("wlan_cfg_soc_attach failed"));
  6960. goto fail2;
  6961. }
  6962. target_type = hal_get_target_type(soc->hal_soc);
  6963. switch (target_type) {
  6964. case TARGET_TYPE_QCA6290:
  6965. #ifdef QCA_WIFI_QCA6390
  6966. case TARGET_TYPE_QCA6390:
  6967. #endif
  6968. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  6969. REO_DST_RING_SIZE_QCA6290);
  6970. break;
  6971. case TARGET_TYPE_QCA8074:
  6972. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  6973. REO_DST_RING_SIZE_QCA8074);
  6974. break;
  6975. default:
  6976. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  6977. qdf_assert_always(0);
  6978. break;
  6979. }
  6980. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  6981. cfg_get(ctrl_psoc, CFG_DP_RX_HASH));
  6982. soc->cce_disable = false;
  6983. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  6984. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  6985. CDP_CFG_MAX_PEER_ID);
  6986. if (ret != -EINVAL) {
  6987. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  6988. }
  6989. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  6990. CDP_CFG_CCE_DISABLE);
  6991. if (ret == 1)
  6992. soc->cce_disable = true;
  6993. }
  6994. qdf_spinlock_create(&soc->peer_ref_mutex);
  6995. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  6996. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  6997. /* fill the tx/rx cpu ring map*/
  6998. dp_soc_set_txrx_ring_map(soc);
  6999. qdf_spinlock_create(&soc->htt_stats.lock);
  7000. /* initialize work queue for stats processing */
  7001. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  7002. /*Initialize inactivity timer for wifison */
  7003. dp_init_inact_timer(soc);
  7004. return (void *)soc;
  7005. fail2:
  7006. htt_soc_detach(soc->htt_handle);
  7007. fail1:
  7008. qdf_mem_free(soc);
  7009. fail0:
  7010. return NULL;
  7011. }
  7012. #endif
  7013. /*
  7014. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  7015. *
  7016. * @soc: handle to DP soc
  7017. * @mac_id: MAC id
  7018. *
  7019. * Return: Return pdev corresponding to MAC
  7020. */
  7021. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  7022. {
  7023. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  7024. return soc->pdev_list[mac_id];
  7025. /* Typically for MCL as there only 1 PDEV*/
  7026. return soc->pdev_list[0];
  7027. }
  7028. /*
  7029. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  7030. * @soc: DP SoC context
  7031. * @max_mac_rings: No of MAC rings
  7032. *
  7033. * Return: None
  7034. */
  7035. static
  7036. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  7037. int *max_mac_rings)
  7038. {
  7039. bool dbs_enable = false;
  7040. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  7041. dbs_enable = soc->cdp_soc.ol_ops->
  7042. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  7043. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  7044. }
  7045. /*
  7046. * dp_set_pktlog_wifi3() - attach txrx vdev
  7047. * @pdev: Datapath PDEV handle
  7048. * @event: which event's notifications are being subscribed to
  7049. * @enable: WDI event subscribe or not. (True or False)
  7050. *
  7051. * Return: Success, NULL on failure
  7052. */
  7053. #ifdef WDI_EVENT_ENABLE
  7054. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  7055. bool enable)
  7056. {
  7057. struct dp_soc *soc = pdev->soc;
  7058. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  7059. int max_mac_rings = wlan_cfg_get_num_mac_rings
  7060. (pdev->wlan_cfg_ctx);
  7061. uint8_t mac_id = 0;
  7062. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  7063. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7064. FL("Max_mac_rings %d "),
  7065. max_mac_rings);
  7066. if (enable) {
  7067. switch (event) {
  7068. case WDI_EVENT_RX_DESC:
  7069. if (pdev->monitor_vdev) {
  7070. /* Nothing needs to be done if monitor mode is
  7071. * enabled
  7072. */
  7073. return 0;
  7074. }
  7075. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  7076. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  7077. htt_tlv_filter.mpdu_start = 1;
  7078. htt_tlv_filter.msdu_start = 1;
  7079. htt_tlv_filter.msdu_end = 1;
  7080. htt_tlv_filter.mpdu_end = 1;
  7081. htt_tlv_filter.packet_header = 1;
  7082. htt_tlv_filter.attention = 1;
  7083. htt_tlv_filter.ppdu_start = 1;
  7084. htt_tlv_filter.ppdu_end = 1;
  7085. htt_tlv_filter.ppdu_end_user_stats = 1;
  7086. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7087. htt_tlv_filter.ppdu_end_status_done = 1;
  7088. htt_tlv_filter.enable_fp = 1;
  7089. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7090. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7091. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7092. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7093. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7094. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7095. for (mac_id = 0; mac_id < max_mac_rings;
  7096. mac_id++) {
  7097. int mac_for_pdev =
  7098. dp_get_mac_id_for_pdev(mac_id,
  7099. pdev->pdev_id);
  7100. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7101. mac_for_pdev,
  7102. pdev->rxdma_mon_status_ring[mac_id]
  7103. .hal_srng,
  7104. RXDMA_MONITOR_STATUS,
  7105. RX_BUFFER_SIZE,
  7106. &htt_tlv_filter);
  7107. }
  7108. if (soc->reap_timer_init)
  7109. qdf_timer_mod(&soc->mon_reap_timer,
  7110. DP_INTR_POLL_TIMER_MS);
  7111. }
  7112. break;
  7113. case WDI_EVENT_LITE_RX:
  7114. if (pdev->monitor_vdev) {
  7115. /* Nothing needs to be done if monitor mode is
  7116. * enabled
  7117. */
  7118. return 0;
  7119. }
  7120. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  7121. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  7122. htt_tlv_filter.ppdu_start = 1;
  7123. htt_tlv_filter.ppdu_end = 1;
  7124. htt_tlv_filter.ppdu_end_user_stats = 1;
  7125. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7126. htt_tlv_filter.ppdu_end_status_done = 1;
  7127. htt_tlv_filter.mpdu_start = 1;
  7128. htt_tlv_filter.enable_fp = 1;
  7129. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7130. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7131. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7132. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7133. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7134. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7135. for (mac_id = 0; mac_id < max_mac_rings;
  7136. mac_id++) {
  7137. int mac_for_pdev =
  7138. dp_get_mac_id_for_pdev(mac_id,
  7139. pdev->pdev_id);
  7140. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7141. mac_for_pdev,
  7142. pdev->rxdma_mon_status_ring[mac_id]
  7143. .hal_srng,
  7144. RXDMA_MONITOR_STATUS,
  7145. RX_BUFFER_SIZE_PKTLOG_LITE,
  7146. &htt_tlv_filter);
  7147. }
  7148. if (soc->reap_timer_init)
  7149. qdf_timer_mod(&soc->mon_reap_timer,
  7150. DP_INTR_POLL_TIMER_MS);
  7151. }
  7152. break;
  7153. case WDI_EVENT_LITE_T2H:
  7154. if (pdev->monitor_vdev) {
  7155. /* Nothing needs to be done if monitor mode is
  7156. * enabled
  7157. */
  7158. return 0;
  7159. }
  7160. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7161. int mac_for_pdev = dp_get_mac_id_for_pdev(
  7162. mac_id, pdev->pdev_id);
  7163. pdev->pktlog_ppdu_stats = true;
  7164. dp_h2t_cfg_stats_msg_send(pdev,
  7165. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  7166. mac_for_pdev);
  7167. }
  7168. break;
  7169. default:
  7170. /* Nothing needs to be done for other pktlog types */
  7171. break;
  7172. }
  7173. } else {
  7174. switch (event) {
  7175. case WDI_EVENT_RX_DESC:
  7176. case WDI_EVENT_LITE_RX:
  7177. if (pdev->monitor_vdev) {
  7178. /* Nothing needs to be done if monitor mode is
  7179. * enabled
  7180. */
  7181. return 0;
  7182. }
  7183. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  7184. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  7185. for (mac_id = 0; mac_id < max_mac_rings;
  7186. mac_id++) {
  7187. int mac_for_pdev =
  7188. dp_get_mac_id_for_pdev(mac_id,
  7189. pdev->pdev_id);
  7190. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7191. mac_for_pdev,
  7192. pdev->rxdma_mon_status_ring[mac_id]
  7193. .hal_srng,
  7194. RXDMA_MONITOR_STATUS,
  7195. RX_BUFFER_SIZE,
  7196. &htt_tlv_filter);
  7197. }
  7198. if (soc->reap_timer_init)
  7199. qdf_timer_stop(&soc->mon_reap_timer);
  7200. }
  7201. break;
  7202. case WDI_EVENT_LITE_T2H:
  7203. if (pdev->monitor_vdev) {
  7204. /* Nothing needs to be done if monitor mode is
  7205. * enabled
  7206. */
  7207. return 0;
  7208. }
  7209. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  7210. * passing value 0. Once these macros will define in htt
  7211. * header file will use proper macros
  7212. */
  7213. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7214. int mac_for_pdev =
  7215. dp_get_mac_id_for_pdev(mac_id,
  7216. pdev->pdev_id);
  7217. pdev->pktlog_ppdu_stats = false;
  7218. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  7219. dp_h2t_cfg_stats_msg_send(pdev, 0,
  7220. mac_for_pdev);
  7221. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  7222. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  7223. mac_for_pdev);
  7224. } else if (pdev->enhanced_stats_en) {
  7225. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  7226. mac_for_pdev);
  7227. }
  7228. }
  7229. break;
  7230. default:
  7231. /* Nothing needs to be done for other pktlog types */
  7232. break;
  7233. }
  7234. }
  7235. return 0;
  7236. }
  7237. #endif