dp_rx_err.c 101 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "hal_hw_headers.h"
  20. #include "dp_types.h"
  21. #include "dp_rx.h"
  22. #include "dp_tx.h"
  23. #include "dp_peer.h"
  24. #include "dp_internal.h"
  25. #include "hal_api.h"
  26. #include "qdf_trace.h"
  27. #include "qdf_nbuf.h"
  28. #include "dp_rx_defrag.h"
  29. #include "dp_ipa.h"
  30. #ifdef WIFI_MONITOR_SUPPORT
  31. #include "dp_htt.h"
  32. #include <dp_mon.h>
  33. #endif
  34. #ifdef FEATURE_WDS
  35. #include "dp_txrx_wds.h"
  36. #endif
  37. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  38. #include "qdf_net_types.h"
  39. #include "dp_rx_buffer_pool.h"
  40. #define dp_rx_err_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX_ERROR, params)
  41. #define dp_rx_err_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX_ERROR, params)
  42. #define dp_rx_err_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX_ERROR, params)
  43. #define dp_rx_err_info(params...) \
  44. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  45. #define dp_rx_err_info_rl(params...) \
  46. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  47. #define dp_rx_err_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX_ERROR, params)
  48. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  49. /* Max buffer in invalid peer SG list*/
  50. #define DP_MAX_INVALID_BUFFERS 10
  51. /* Max regular Rx packet routing error */
  52. #define DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD 20
  53. #define DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT 10
  54. #define DP_RX_ERR_ROUTE_TIMEOUT_US (5 * 1000 * 1000) /* micro seconds */
  55. #ifdef FEATURE_MEC
  56. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  57. struct dp_txrx_peer *txrx_peer,
  58. uint8_t *rx_tlv_hdr,
  59. qdf_nbuf_t nbuf)
  60. {
  61. struct dp_vdev *vdev = txrx_peer->vdev;
  62. struct dp_pdev *pdev = vdev->pdev;
  63. struct dp_mec_entry *mecentry = NULL;
  64. struct dp_ast_entry *ase = NULL;
  65. uint16_t sa_idx = 0;
  66. uint8_t *data;
  67. /*
  68. * Multicast Echo Check is required only if vdev is STA and
  69. * received pkt is a multicast/broadcast pkt. otherwise
  70. * skip the MEC check.
  71. */
  72. if (vdev->opmode != wlan_op_mode_sta)
  73. return false;
  74. if (!hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  75. return false;
  76. data = qdf_nbuf_data(nbuf);
  77. /*
  78. * if the received pkts src mac addr matches with vdev
  79. * mac address then drop the pkt as it is looped back
  80. */
  81. if (!(qdf_mem_cmp(&data[QDF_MAC_ADDR_SIZE],
  82. vdev->mac_addr.raw,
  83. QDF_MAC_ADDR_SIZE)))
  84. return true;
  85. /*
  86. * In case of qwrap isolation mode, donot drop loopback packets.
  87. * In isolation mode, all packets from the wired stations need to go
  88. * to rootap and loop back to reach the wireless stations and
  89. * vice-versa.
  90. */
  91. if (qdf_unlikely(vdev->isolation_vdev))
  92. return false;
  93. /*
  94. * if the received pkts src mac addr matches with the
  95. * wired PCs MAC addr which is behind the STA or with
  96. * wireless STAs MAC addr which are behind the Repeater,
  97. * then drop the pkt as it is looped back
  98. */
  99. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  100. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  101. if ((sa_idx < 0) ||
  102. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  103. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  104. "invalid sa_idx: %d", sa_idx);
  105. qdf_assert_always(0);
  106. }
  107. qdf_spin_lock_bh(&soc->ast_lock);
  108. ase = soc->ast_table[sa_idx];
  109. /*
  110. * this check was not needed since MEC is not dependent on AST,
  111. * but if we dont have this check SON has some issues in
  112. * dual backhaul scenario. in APS SON mode, client connected
  113. * to RE 2G and sends multicast packets. the RE sends it to CAP
  114. * over 5G backhaul. the CAP loopback it on 2G to RE.
  115. * On receiving in 2G STA vap, we assume that client has roamed
  116. * and kickout the client.
  117. */
  118. if (ase && (ase->peer_id != txrx_peer->peer_id)) {
  119. qdf_spin_unlock_bh(&soc->ast_lock);
  120. goto drop;
  121. }
  122. qdf_spin_unlock_bh(&soc->ast_lock);
  123. }
  124. qdf_spin_lock_bh(&soc->mec_lock);
  125. mecentry = dp_peer_mec_hash_find_by_pdevid(soc, pdev->pdev_id,
  126. &data[QDF_MAC_ADDR_SIZE]);
  127. if (!mecentry) {
  128. qdf_spin_unlock_bh(&soc->mec_lock);
  129. return false;
  130. }
  131. qdf_spin_unlock_bh(&soc->mec_lock);
  132. drop:
  133. dp_rx_err_info("%pK: received pkt with same src mac " QDF_MAC_ADDR_FMT,
  134. soc, QDF_MAC_ADDR_REF(&data[QDF_MAC_ADDR_SIZE]));
  135. return true;
  136. }
  137. #endif
  138. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  139. void dp_rx_link_desc_refill_duplicate_check(
  140. struct dp_soc *soc,
  141. struct hal_buf_info *buf_info,
  142. hal_buff_addrinfo_t ring_buf_info)
  143. {
  144. struct hal_buf_info current_link_desc_buf_info = { 0 };
  145. /* do duplicate link desc address check */
  146. hal_rx_buffer_addr_info_get_paddr(ring_buf_info,
  147. &current_link_desc_buf_info);
  148. /*
  149. * TODO - Check if the hal soc api call can be removed
  150. * since the cookie is just used for print.
  151. * buffer_addr_info is the first element of ring_desc
  152. */
  153. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  154. (uint32_t *)ring_buf_info,
  155. &current_link_desc_buf_info);
  156. if (qdf_unlikely(current_link_desc_buf_info.paddr ==
  157. buf_info->paddr)) {
  158. dp_info_rl("duplicate link desc addr: %llu, cookie: 0x%x",
  159. current_link_desc_buf_info.paddr,
  160. current_link_desc_buf_info.sw_cookie);
  161. DP_STATS_INC(soc, rx.err.dup_refill_link_desc, 1);
  162. }
  163. *buf_info = current_link_desc_buf_info;
  164. }
  165. /**
  166. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  167. * (WBM) by address
  168. *
  169. * @soc: core DP main context
  170. * @link_desc_addr: link descriptor addr
  171. *
  172. * Return: QDF_STATUS
  173. */
  174. QDF_STATUS
  175. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  176. hal_buff_addrinfo_t link_desc_addr,
  177. uint8_t bm_action)
  178. {
  179. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  180. hal_ring_handle_t wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  181. hal_soc_handle_t hal_soc = soc->hal_soc;
  182. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  183. void *src_srng_desc;
  184. if (!wbm_rel_srng) {
  185. dp_rx_err_err("%pK: WBM RELEASE RING not initialized", soc);
  186. return status;
  187. }
  188. /* do duplicate link desc address check */
  189. dp_rx_link_desc_refill_duplicate_check(
  190. soc,
  191. &soc->last_op_info.wbm_rel_link_desc,
  192. link_desc_addr);
  193. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  194. /* TODO */
  195. /*
  196. * Need API to convert from hal_ring pointer to
  197. * Ring Type / Ring Id combo
  198. */
  199. dp_rx_err_err("%pK: HAL RING Access For WBM Release SRNG Failed - %pK",
  200. soc, wbm_rel_srng);
  201. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  202. goto done;
  203. }
  204. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  205. if (qdf_likely(src_srng_desc)) {
  206. /* Return link descriptor through WBM ring (SW2WBM)*/
  207. hal_rx_msdu_link_desc_set(hal_soc,
  208. src_srng_desc, link_desc_addr, bm_action);
  209. status = QDF_STATUS_SUCCESS;
  210. } else {
  211. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  212. DP_STATS_INC(soc, rx.err.hal_ring_access_full_fail, 1);
  213. dp_info_rl("WBM Release Ring (Id %d) Full(Fail CNT %u)",
  214. srng->ring_id,
  215. soc->stats.rx.err.hal_ring_access_full_fail);
  216. dp_info_rl("HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  217. *srng->u.src_ring.hp_addr,
  218. srng->u.src_ring.reap_hp,
  219. *srng->u.src_ring.tp_addr,
  220. srng->u.src_ring.cached_tp);
  221. QDF_BUG(0);
  222. }
  223. done:
  224. hal_srng_access_end(hal_soc, wbm_rel_srng);
  225. return status;
  226. }
  227. qdf_export_symbol(dp_rx_link_desc_return_by_addr);
  228. /**
  229. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  230. * (WBM), following error handling
  231. *
  232. * @soc: core DP main context
  233. * @ring_desc: opaque pointer to the REO error ring descriptor
  234. *
  235. * Return: QDF_STATUS
  236. */
  237. QDF_STATUS
  238. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  239. uint8_t bm_action)
  240. {
  241. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  242. return dp_rx_link_desc_return_by_addr(soc, buf_addr_info, bm_action);
  243. }
  244. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  245. /**
  246. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  247. *
  248. * @soc: core txrx main context
  249. * @ring_desc: opaque pointer to the REO error ring descriptor
  250. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  251. * @head: head of the local descriptor free-list
  252. * @tail: tail of the local descriptor free-list
  253. * @quota: No. of units (packets) that can be serviced in one shot.
  254. *
  255. * This function is used to drop all MSDU in an MPDU
  256. *
  257. * Return: uint32_t: No. of elements processed
  258. */
  259. static uint32_t
  260. dp_rx_msdus_drop(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  261. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  262. uint8_t *mac_id,
  263. uint32_t quota)
  264. {
  265. uint32_t rx_bufs_used = 0;
  266. void *link_desc_va;
  267. struct hal_buf_info buf_info;
  268. struct dp_pdev *pdev;
  269. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  270. int i;
  271. uint8_t *rx_tlv_hdr;
  272. uint32_t tid;
  273. struct rx_desc_pool *rx_desc_pool;
  274. struct dp_rx_desc *rx_desc;
  275. /* First field in REO Dst ring Desc is buffer_addr_info */
  276. void *buf_addr_info = ring_desc;
  277. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  278. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  279. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &buf_info);
  280. /* buffer_addr_info is the first element of ring_desc */
  281. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  282. (uint32_t *)ring_desc,
  283. &buf_info);
  284. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  285. if (!link_desc_va) {
  286. dp_rx_err_debug("link desc va is null, soc %pk", soc);
  287. return rx_bufs_used;
  288. }
  289. more_msdu_link_desc:
  290. /* No UNMAP required -- this is "malloc_consistent" memory */
  291. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  292. &mpdu_desc_info->msdu_count);
  293. for (i = 0; (i < mpdu_desc_info->msdu_count); i++) {
  294. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  295. soc, msdu_list.sw_cookie[i]);
  296. qdf_assert_always(rx_desc);
  297. /* all buffers from a MSDU link link belong to same pdev */
  298. *mac_id = rx_desc->pool_id;
  299. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  300. if (!pdev) {
  301. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  302. soc, rx_desc->pool_id);
  303. return rx_bufs_used;
  304. }
  305. if (!dp_rx_desc_check_magic(rx_desc)) {
  306. dp_rx_err_err("%pK: Invalid rx_desc cookie=%d",
  307. soc, msdu_list.sw_cookie[i]);
  308. return rx_bufs_used;
  309. }
  310. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  311. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  312. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  313. rx_desc->unmapped = 1;
  314. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  315. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  316. rx_bufs_used++;
  317. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  318. rx_desc->rx_buf_start);
  319. dp_rx_err_err("%pK: Packet received with PN error for tid :%d",
  320. soc, tid);
  321. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  322. if (hal_rx_encryption_info_valid(soc->hal_soc, rx_tlv_hdr))
  323. hal_rx_print_pn(soc->hal_soc, rx_tlv_hdr);
  324. dp_rx_err_send_pktlog(soc, pdev, mpdu_desc_info,
  325. rx_desc->nbuf,
  326. QDF_TX_RX_STATUS_DROP, true);
  327. /* Just free the buffers */
  328. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf, *mac_id);
  329. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  330. &pdev->free_list_tail, rx_desc);
  331. }
  332. /*
  333. * If the msdu's are spread across multiple link-descriptors,
  334. * we cannot depend solely on the msdu_count(e.g., if msdu is
  335. * spread across multiple buffers).Hence, it is
  336. * necessary to check the next link_descriptor and release
  337. * all the msdu's that are part of it.
  338. */
  339. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  340. link_desc_va,
  341. &next_link_desc_addr_info);
  342. if (hal_rx_is_buf_addr_info_valid(
  343. &next_link_desc_addr_info)) {
  344. /* Clear the next link desc info for the current link_desc */
  345. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  346. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  347. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  348. hal_rx_buffer_addr_info_get_paddr(
  349. &next_link_desc_addr_info,
  350. &buf_info);
  351. /* buffer_addr_info is the first element of ring_desc */
  352. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  353. (uint32_t *)&next_link_desc_addr_info,
  354. &buf_info);
  355. cur_link_desc_addr_info = next_link_desc_addr_info;
  356. buf_addr_info = &cur_link_desc_addr_info;
  357. link_desc_va =
  358. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  359. goto more_msdu_link_desc;
  360. }
  361. quota--;
  362. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  363. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  364. return rx_bufs_used;
  365. }
  366. /**
  367. * dp_rx_pn_error_handle() - Handles PN check errors
  368. *
  369. * @soc: core txrx main context
  370. * @ring_desc: opaque pointer to the REO error ring descriptor
  371. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  372. * @head: head of the local descriptor free-list
  373. * @tail: tail of the local descriptor free-list
  374. * @quota: No. of units (packets) that can be serviced in one shot.
  375. *
  376. * This function implements PN error handling
  377. * If the peer is configured to ignore the PN check errors
  378. * or if DP feels, that this frame is still OK, the frame can be
  379. * re-injected back to REO to use some of the other features
  380. * of REO e.g. duplicate detection/routing to other cores
  381. *
  382. * Return: uint32_t: No. of elements processed
  383. */
  384. static uint32_t
  385. dp_rx_pn_error_handle(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  386. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  387. uint8_t *mac_id,
  388. uint32_t quota)
  389. {
  390. uint16_t peer_id;
  391. uint32_t rx_bufs_used = 0;
  392. struct dp_txrx_peer *txrx_peer;
  393. bool peer_pn_policy = false;
  394. dp_txrx_ref_handle txrx_ref_handle = NULL;
  395. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  396. mpdu_desc_info->peer_meta_data);
  397. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  398. &txrx_ref_handle,
  399. DP_MOD_ID_RX_ERR);
  400. if (qdf_likely(txrx_peer)) {
  401. /*
  402. * TODO: Check for peer specific policies & set peer_pn_policy
  403. */
  404. dp_err_rl("discard rx due to PN error for peer %pK",
  405. txrx_peer);
  406. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  407. }
  408. dp_rx_err_err("%pK: Packet received with PN error", soc);
  409. /* No peer PN policy -- definitely drop */
  410. if (!peer_pn_policy)
  411. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  412. mpdu_desc_info,
  413. mac_id, quota);
  414. return rx_bufs_used;
  415. }
  416. #ifdef DP_RX_DELIVER_ALL_OOR_FRAMES
  417. /**
  418. * dp_rx_deliver_oor_frame() - deliver OOR frames to stack
  419. * @soc: Datapath soc handler
  420. * @peer: pointer to DP peer
  421. * @nbuf: pointer to the skb of RX frame
  422. * @frame_mask: the mask for speical frame needed
  423. * @rx_tlv_hdr: start of rx tlv header
  424. *
  425. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  426. * single nbuf is expected.
  427. *
  428. * return: true - nbuf has been delivered to stack, false - not.
  429. */
  430. static bool
  431. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  432. struct dp_txrx_peer *txrx_peer,
  433. qdf_nbuf_t nbuf, uint32_t frame_mask,
  434. uint8_t *rx_tlv_hdr)
  435. {
  436. uint32_t l2_hdr_offset = 0;
  437. uint16_t msdu_len = 0;
  438. uint32_t skip_len;
  439. l2_hdr_offset =
  440. hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, rx_tlv_hdr);
  441. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  442. skip_len = l2_hdr_offset;
  443. } else {
  444. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  445. skip_len = l2_hdr_offset + soc->rx_pkt_tlv_size;
  446. qdf_nbuf_set_pktlen(nbuf, msdu_len + skip_len);
  447. }
  448. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(nbuf) = 1;
  449. dp_rx_set_hdr_pad(nbuf, l2_hdr_offset);
  450. qdf_nbuf_pull_head(nbuf, skip_len);
  451. qdf_nbuf_set_exc_frame(nbuf, 1);
  452. dp_info_rl("OOR frame, mpdu sn 0x%x",
  453. hal_rx_get_rx_sequence(soc->hal_soc, rx_tlv_hdr));
  454. dp_rx_deliver_to_stack(soc, txrx_peer->vdev, txrx_peer, nbuf, NULL);
  455. return true;
  456. }
  457. #else
  458. static bool
  459. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  460. struct dp_txrx_peer *txrx_peer,
  461. qdf_nbuf_t nbuf, uint32_t frame_mask,
  462. uint8_t *rx_tlv_hdr)
  463. {
  464. return dp_rx_deliver_special_frame(soc, txrx_peer, nbuf, frame_mask,
  465. rx_tlv_hdr);
  466. }
  467. #endif
  468. /**
  469. * dp_rx_oor_handle() - Handles the msdu which is OOR error
  470. *
  471. * @soc: core txrx main context
  472. * @nbuf: pointer to msdu skb
  473. * @peer_id: dp peer ID
  474. * @rx_tlv_hdr: start of rx tlv header
  475. *
  476. * This function process the msdu delivered from REO2TCL
  477. * ring with error type OOR
  478. *
  479. * Return: None
  480. */
  481. static void
  482. dp_rx_oor_handle(struct dp_soc *soc,
  483. qdf_nbuf_t nbuf,
  484. uint16_t peer_id,
  485. uint8_t *rx_tlv_hdr)
  486. {
  487. uint32_t frame_mask = FRAME_MASK_IPV4_ARP | FRAME_MASK_IPV4_DHCP |
  488. FRAME_MASK_IPV4_EAPOL | FRAME_MASK_IPV6_DHCP;
  489. struct dp_txrx_peer *txrx_peer = NULL;
  490. dp_txrx_ref_handle txrx_ref_handle = NULL;
  491. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  492. &txrx_ref_handle,
  493. DP_MOD_ID_RX_ERR);
  494. if (!txrx_peer) {
  495. dp_info_rl("peer not found");
  496. goto free_nbuf;
  497. }
  498. if (dp_rx_deliver_oor_frame(soc, txrx_peer, nbuf, frame_mask,
  499. rx_tlv_hdr)) {
  500. DP_STATS_INC(soc, rx.err.reo_err_oor_to_stack, 1);
  501. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  502. return;
  503. }
  504. free_nbuf:
  505. if (txrx_peer)
  506. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  507. DP_STATS_INC(soc, rx.err.reo_err_oor_drop, 1);
  508. dp_rx_nbuf_free(nbuf);
  509. }
  510. /**
  511. * dp_rx_err_nbuf_pn_check() - Check if the PN number of this current packet
  512. * is a monotonous increment of packet number
  513. * from the previous successfully re-ordered
  514. * frame.
  515. * @soc: Datapath SOC handle
  516. * @ring_desc: REO ring descriptor
  517. * @nbuf: Current packet
  518. *
  519. * Return: QDF_STATUS_SUCCESS, if the pn check passes, else QDF_STATUS_E_FAILURE
  520. */
  521. static inline QDF_STATUS
  522. dp_rx_err_nbuf_pn_check(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  523. qdf_nbuf_t nbuf)
  524. {
  525. uint64_t prev_pn, curr_pn[2];
  526. if (!hal_rx_encryption_info_valid(soc->hal_soc, qdf_nbuf_data(nbuf)))
  527. return QDF_STATUS_SUCCESS;
  528. hal_rx_reo_prev_pn_get(soc->hal_soc, ring_desc, &prev_pn);
  529. hal_rx_tlv_get_pn_num(soc->hal_soc, qdf_nbuf_data(nbuf), curr_pn);
  530. if (curr_pn[0] > prev_pn)
  531. return QDF_STATUS_SUCCESS;
  532. return QDF_STATUS_E_FAILURE;
  533. }
  534. #ifdef WLAN_SKIP_BAR_UPDATE
  535. static
  536. void dp_rx_err_handle_bar(struct dp_soc *soc,
  537. struct dp_peer *peer,
  538. qdf_nbuf_t nbuf)
  539. {
  540. dp_info_rl("BAR update to H.W is skipped");
  541. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  542. }
  543. #else
  544. static
  545. void dp_rx_err_handle_bar(struct dp_soc *soc,
  546. struct dp_peer *peer,
  547. qdf_nbuf_t nbuf)
  548. {
  549. uint8_t *rx_tlv_hdr;
  550. unsigned char type, subtype;
  551. uint16_t start_seq_num;
  552. uint32_t tid;
  553. QDF_STATUS status;
  554. struct ieee80211_frame_bar *bar;
  555. /*
  556. * 1. Is this a BAR frame. If not Discard it.
  557. * 2. If it is, get the peer id, tid, ssn
  558. * 2a Do a tid update
  559. */
  560. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  561. bar = (struct ieee80211_frame_bar *)(rx_tlv_hdr + soc->rx_pkt_tlv_size);
  562. type = bar->i_fc[0] & IEEE80211_FC0_TYPE_MASK;
  563. subtype = bar->i_fc[0] & IEEE80211_FC0_SUBTYPE_MASK;
  564. if (!(type == IEEE80211_FC0_TYPE_CTL &&
  565. subtype == QDF_IEEE80211_FC0_SUBTYPE_BAR)) {
  566. dp_err_rl("Not a BAR frame!");
  567. return;
  568. }
  569. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, rx_tlv_hdr);
  570. qdf_assert_always(tid < DP_MAX_TIDS);
  571. start_seq_num = le16toh(bar->i_seq) >> IEEE80211_SEQ_SEQ_SHIFT;
  572. dp_info_rl("tid %u window_size %u start_seq_num %u",
  573. tid, peer->rx_tid[tid].ba_win_size, start_seq_num);
  574. status = dp_rx_tid_update_wifi3(peer, tid,
  575. peer->rx_tid[tid].ba_win_size,
  576. start_seq_num,
  577. true);
  578. if (status != QDF_STATUS_SUCCESS) {
  579. dp_err_rl("failed to handle bar frame update rx tid");
  580. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  581. } else {
  582. DP_STATS_INC(soc, rx.err.ssn_update_count, 1);
  583. }
  584. }
  585. #endif
  586. /**
  587. * _dp_rx_bar_frame_handle(): Core of the BAR frame handling
  588. * @soc: Datapath SoC handle
  589. * @nbuf: packet being processed
  590. * @mpdu_desc_info: mpdu desc info for the current packet
  591. * @tid: tid on which the packet arrived
  592. * @err_status: Flag to indicate if REO encountered an error while routing this
  593. * frame
  594. * @error_code: REO error code
  595. *
  596. * Return: None
  597. */
  598. static void
  599. _dp_rx_bar_frame_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  600. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  601. uint32_t tid, uint8_t err_status, uint32_t error_code)
  602. {
  603. uint16_t peer_id;
  604. struct dp_peer *peer;
  605. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  606. mpdu_desc_info->peer_meta_data);
  607. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  608. if (!peer)
  609. return;
  610. dp_info("BAR frame: "
  611. " peer_id = %d"
  612. " tid = %u"
  613. " SSN = %d"
  614. " error status = %d",
  615. peer->peer_id,
  616. tid,
  617. mpdu_desc_info->mpdu_seq,
  618. err_status);
  619. if (err_status == HAL_REO_ERROR_DETECTED) {
  620. switch (error_code) {
  621. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  622. case HAL_REO_ERR_BAR_FRAME_OOR:
  623. dp_rx_err_handle_bar(soc, peer, nbuf);
  624. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  625. break;
  626. default:
  627. DP_STATS_INC(soc, rx.bar_frame, 1);
  628. }
  629. }
  630. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  631. }
  632. #ifdef DP_INVALID_PEER_ASSERT
  633. #define DP_PDEV_INVALID_PEER_MSDU_CHECK(head, tail) \
  634. do { \
  635. qdf_assert_always(!(head)); \
  636. qdf_assert_always(!(tail)); \
  637. } while (0)
  638. #else
  639. #define DP_PDEV_INVALID_PEER_MSDU_CHECK(head, tail) /* no op */
  640. #endif
  641. /**
  642. * dp_rx_chain_msdus() - Function to chain all msdus of a mpdu
  643. * to pdev invalid peer list
  644. *
  645. * @soc: core DP main context
  646. * @nbuf: Buffer pointer
  647. * @rx_tlv_hdr: start of rx tlv header
  648. * @mac_id: mac id
  649. *
  650. * Return: bool: true for last msdu of mpdu
  651. */
  652. static bool
  653. dp_rx_chain_msdus(struct dp_soc *soc, qdf_nbuf_t nbuf,
  654. uint8_t *rx_tlv_hdr, uint8_t mac_id)
  655. {
  656. bool mpdu_done = false;
  657. qdf_nbuf_t curr_nbuf = NULL;
  658. qdf_nbuf_t tmp_nbuf = NULL;
  659. /* TODO: Currently only single radio is supported, hence
  660. * pdev hard coded to '0' index
  661. */
  662. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  663. if (!dp_pdev) {
  664. dp_rx_err_debug("%pK: pdev is null for mac_id = %d", soc, mac_id);
  665. return mpdu_done;
  666. }
  667. /* if invalid peer SG list has max values free the buffers in list
  668. * and treat current buffer as start of list
  669. *
  670. * current logic to detect the last buffer from attn_tlv is not reliable
  671. * in OFDMA UL scenario hence add max buffers check to avoid list pile
  672. * up
  673. */
  674. if (!dp_pdev->first_nbuf ||
  675. (dp_pdev->invalid_peer_head_msdu &&
  676. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST
  677. (dp_pdev->invalid_peer_head_msdu) >= DP_MAX_INVALID_BUFFERS)) {
  678. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  679. dp_pdev->ppdu_id = hal_rx_get_ppdu_id(soc->hal_soc,
  680. rx_tlv_hdr);
  681. dp_pdev->first_nbuf = true;
  682. /* If the new nbuf received is the first msdu of the
  683. * amsdu and there are msdus in the invalid peer msdu
  684. * list, then let us free all the msdus of the invalid
  685. * peer msdu list.
  686. * This scenario can happen when we start receiving
  687. * new a-msdu even before the previous a-msdu is completely
  688. * received.
  689. */
  690. curr_nbuf = dp_pdev->invalid_peer_head_msdu;
  691. while (curr_nbuf) {
  692. tmp_nbuf = curr_nbuf->next;
  693. dp_rx_nbuf_free(curr_nbuf);
  694. curr_nbuf = tmp_nbuf;
  695. }
  696. dp_pdev->invalid_peer_head_msdu = NULL;
  697. dp_pdev->invalid_peer_tail_msdu = NULL;
  698. dp_monitor_get_mpdu_status(dp_pdev, soc, rx_tlv_hdr);
  699. }
  700. if (dp_pdev->ppdu_id == hal_rx_attn_phy_ppdu_id_get(soc->hal_soc,
  701. rx_tlv_hdr) &&
  702. hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  703. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  704. qdf_assert_always(dp_pdev->first_nbuf == true);
  705. dp_pdev->first_nbuf = false;
  706. mpdu_done = true;
  707. }
  708. /*
  709. * For MCL, invalid_peer_head_msdu and invalid_peer_tail_msdu
  710. * should be NULL here, add the checking for debugging purpose
  711. * in case some corner case.
  712. */
  713. DP_PDEV_INVALID_PEER_MSDU_CHECK(dp_pdev->invalid_peer_head_msdu,
  714. dp_pdev->invalid_peer_tail_msdu);
  715. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  716. dp_pdev->invalid_peer_tail_msdu,
  717. nbuf);
  718. return mpdu_done;
  719. }
  720. /**
  721. * dp_rx_bar_frame_handle() - Function to handle err BAR frames
  722. * @soc: core DP main context
  723. * @ring_desc: Hal ring desc
  724. * @rx_desc: dp rx desc
  725. * @mpdu_desc_info: mpdu desc info
  726. *
  727. * Handle the error BAR frames received. Ensure the SOC level
  728. * stats are updated based on the REO error code. The BAR frames
  729. * are further processed by updating the Rx tids with the start
  730. * sequence number (SSN) and BA window size. Desc is returned
  731. * to the free desc list
  732. *
  733. * Return: none
  734. */
  735. static void
  736. dp_rx_bar_frame_handle(struct dp_soc *soc,
  737. hal_ring_desc_t ring_desc,
  738. struct dp_rx_desc *rx_desc,
  739. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  740. uint8_t err_status,
  741. uint32_t err_code)
  742. {
  743. qdf_nbuf_t nbuf;
  744. struct dp_pdev *pdev;
  745. struct rx_desc_pool *rx_desc_pool;
  746. uint8_t *rx_tlv_hdr;
  747. uint32_t tid;
  748. nbuf = rx_desc->nbuf;
  749. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  750. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  751. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  752. rx_desc->unmapped = 1;
  753. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  754. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  755. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  756. rx_tlv_hdr);
  757. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  758. _dp_rx_bar_frame_handle(soc, nbuf, mpdu_desc_info, tid, err_status,
  759. err_code);
  760. dp_rx_err_send_pktlog(soc, pdev, mpdu_desc_info, nbuf,
  761. QDF_TX_RX_STATUS_DROP, true);
  762. dp_rx_link_desc_return(soc, ring_desc,
  763. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  764. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  765. rx_desc->pool_id);
  766. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  767. &pdev->free_list_tail,
  768. rx_desc);
  769. }
  770. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  771. /**
  772. * dp_2k_jump_handle() - Function to handle 2k jump exception
  773. * on WBM ring
  774. *
  775. * @soc: core DP main context
  776. * @nbuf: buffer pointer
  777. * @rx_tlv_hdr: start of rx tlv header
  778. * @peer_id: peer id of first msdu
  779. * @tid: Tid for which exception occurred
  780. *
  781. * This function handles 2k jump violations arising out
  782. * of receiving aggregates in non BA case. This typically
  783. * may happen if aggregates are received on a QOS enabled TID
  784. * while Rx window size is still initialized to value of 2. Or
  785. * it may also happen if negotiated window size is 1 but peer
  786. * sends aggregates.
  787. *
  788. */
  789. void
  790. dp_2k_jump_handle(struct dp_soc *soc,
  791. qdf_nbuf_t nbuf,
  792. uint8_t *rx_tlv_hdr,
  793. uint16_t peer_id,
  794. uint8_t tid)
  795. {
  796. struct dp_peer *peer = NULL;
  797. struct dp_rx_tid *rx_tid = NULL;
  798. uint32_t frame_mask = FRAME_MASK_IPV4_ARP;
  799. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  800. if (!peer) {
  801. dp_rx_err_info_rl("%pK: peer not found", soc);
  802. goto free_nbuf;
  803. }
  804. if (tid >= DP_MAX_TIDS) {
  805. dp_info_rl("invalid tid");
  806. goto nbuf_deliver;
  807. }
  808. rx_tid = &peer->rx_tid[tid];
  809. qdf_spin_lock_bh(&rx_tid->tid_lock);
  810. /* only if BA session is active, allow send Delba */
  811. if (rx_tid->ba_status != DP_RX_BA_ACTIVE) {
  812. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  813. goto nbuf_deliver;
  814. }
  815. if (!rx_tid->delba_tx_status) {
  816. rx_tid->delba_tx_retry++;
  817. rx_tid->delba_tx_status = 1;
  818. rx_tid->delba_rcode =
  819. IEEE80211_REASON_QOS_SETUP_REQUIRED;
  820. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  821. if (soc->cdp_soc.ol_ops->send_delba) {
  822. DP_STATS_INC(soc, rx.err.rx_2k_jump_delba_sent,
  823. 1);
  824. soc->cdp_soc.ol_ops->send_delba(
  825. peer->vdev->pdev->soc->ctrl_psoc,
  826. peer->vdev->vdev_id,
  827. peer->mac_addr.raw,
  828. tid,
  829. rx_tid->delba_rcode,
  830. CDP_DELBA_2K_JUMP);
  831. }
  832. } else {
  833. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  834. }
  835. nbuf_deliver:
  836. if (dp_rx_deliver_special_frame(soc, peer->txrx_peer, nbuf, frame_mask,
  837. rx_tlv_hdr)) {
  838. DP_STATS_INC(soc, rx.err.rx_2k_jump_to_stack, 1);
  839. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  840. return;
  841. }
  842. free_nbuf:
  843. if (peer)
  844. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  845. DP_STATS_INC(soc, rx.err.rx_2k_jump_drop, 1);
  846. dp_rx_nbuf_free(nbuf);
  847. }
  848. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  849. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_KIWI)
  850. /**
  851. * dp_rx_null_q_handle_invalid_peer_id_exception() - to find exception
  852. * @soc: pointer to dp_soc struct
  853. * @pool_id: Pool id to find dp_pdev
  854. * @rx_tlv_hdr: TLV header of received packet
  855. * @nbuf: SKB
  856. *
  857. * In certain types of packets if peer_id is not correct then
  858. * driver may not be able find. Try finding peer by addr_2 of
  859. * received MPDU. If you find the peer then most likely sw_peer_id &
  860. * ast_idx is corrupted.
  861. *
  862. * Return: True if you find the peer by addr_2 of received MPDU else false
  863. */
  864. static bool
  865. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  866. uint8_t pool_id,
  867. uint8_t *rx_tlv_hdr,
  868. qdf_nbuf_t nbuf)
  869. {
  870. struct dp_peer *peer = NULL;
  871. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(soc->hal_soc, rx_tlv_hdr);
  872. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  873. struct ieee80211_frame *wh = (struct ieee80211_frame *)rx_pkt_hdr;
  874. if (!pdev) {
  875. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  876. soc, pool_id);
  877. return false;
  878. }
  879. /*
  880. * WAR- In certain types of packets if peer_id is not correct then
  881. * driver may not be able find. Try finding peer by addr_2 of
  882. * received MPDU
  883. */
  884. if (wh)
  885. peer = dp_peer_find_hash_find(soc, wh->i_addr2, 0,
  886. DP_VDEV_ALL, DP_MOD_ID_RX_ERR);
  887. if (peer) {
  888. dp_verbose_debug("MPDU sw_peer_id & ast_idx is corrupted");
  889. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  890. QDF_TRACE_LEVEL_DEBUG);
  891. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer_id,
  892. 1, qdf_nbuf_len(nbuf));
  893. dp_rx_nbuf_free(nbuf);
  894. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  895. return true;
  896. }
  897. return false;
  898. }
  899. #else
  900. static inline bool
  901. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  902. uint8_t pool_id,
  903. uint8_t *rx_tlv_hdr,
  904. qdf_nbuf_t nbuf)
  905. {
  906. return false;
  907. }
  908. #endif
  909. /**
  910. * dp_rx_check_pkt_len() - Check for pktlen validity
  911. * @soc: DP SOC context
  912. * @pkt_len: computed length of the pkt from caller in bytes
  913. *
  914. * Return: true if pktlen > RX_BUFFER_SIZE, else return false
  915. *
  916. */
  917. static inline
  918. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  919. {
  920. if (qdf_unlikely(pkt_len > RX_DATA_BUFFER_SIZE)) {
  921. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_pkt_len,
  922. 1, pkt_len);
  923. return true;
  924. } else {
  925. return false;
  926. }
  927. }
  928. /*
  929. * dp_rx_deliver_to_osif_stack() - function to deliver rx pkts to stack
  930. * @soc: DP soc
  931. * @vdv: DP vdev handle
  932. * @txrx_peer: pointer to the txrx_peer object
  933. * @nbuf: skb list head
  934. * @tail: skb list tail
  935. * @is_eapol: eapol pkt check
  936. *
  937. * Return: None
  938. */
  939. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  940. static inline void
  941. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  942. struct dp_vdev *vdev,
  943. struct dp_txrx_peer *txrx_peer,
  944. qdf_nbuf_t nbuf,
  945. qdf_nbuf_t tail,
  946. bool is_eapol)
  947. {
  948. if (is_eapol && soc->eapol_over_control_port)
  949. dp_rx_eapol_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  950. else
  951. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  952. }
  953. #else
  954. static inline void
  955. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  956. struct dp_vdev *vdev,
  957. struct dp_txrx_peer *txrx_peer,
  958. qdf_nbuf_t nbuf,
  959. qdf_nbuf_t tail,
  960. bool is_eapol)
  961. {
  962. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  963. }
  964. #endif
  965. #ifdef WLAN_FEATURE_11BE_MLO
  966. /*
  967. * dp_rx_err_match_dhost() - function to check whether dest-mac is correct
  968. * @eh: Ethernet header of incoming packet
  969. * @vdev: dp_vdev object of the VAP on which this data packet is received
  970. *
  971. * Return: 1 if the destination mac is correct,
  972. * 0 if this frame is not correctly destined to this VAP/MLD
  973. */
  974. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  975. {
  976. return ((qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  977. QDF_MAC_ADDR_SIZE) == 0) ||
  978. (qdf_mem_cmp(eh->ether_dhost, &vdev->mld_mac_addr.raw[0],
  979. QDF_MAC_ADDR_SIZE) == 0));
  980. }
  981. #else
  982. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  983. {
  984. return (qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  985. QDF_MAC_ADDR_SIZE) == 0);
  986. }
  987. #endif
  988. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  989. /**
  990. * dp_rx_err_drop_3addr_mcast() - Check if feature drop_3ddr_mcast is enabled
  991. * If so, drop the multicast frame.
  992. * @vdev: datapath vdev
  993. * @rx_tlv_hdr: TLV header
  994. *
  995. * Return: true if packet is to be dropped,
  996. * false, if packet is not dropped.
  997. */
  998. static bool
  999. dp_rx_err_drop_3addr_mcast(struct dp_vdev *vdev, uint8_t *rx_tlv_hdr)
  1000. {
  1001. struct dp_soc *soc = vdev->pdev->soc;
  1002. if (!vdev->drop_3addr_mcast)
  1003. return false;
  1004. if (vdev->opmode != wlan_op_mode_sta)
  1005. return false;
  1006. if (hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  1007. return true;
  1008. return false;
  1009. }
  1010. /**
  1011. * dp_rx_err_is_pn_check_needed() - Check if the packet number check is needed
  1012. * for this frame received in REO error ring.
  1013. * @soc: Datapath SOC handle
  1014. * @error: REO error detected or not
  1015. * @error_code: Error code in case of REO error
  1016. *
  1017. * Return: true if pn check if needed in software,
  1018. * false, if pn check if not needed.
  1019. */
  1020. static inline bool
  1021. dp_rx_err_is_pn_check_needed(struct dp_soc *soc, uint8_t error,
  1022. uint32_t error_code)
  1023. {
  1024. return (soc->features.pn_in_reo_dest &&
  1025. (error == HAL_REO_ERROR_DETECTED &&
  1026. (hal_rx_reo_is_2k_jump(error_code) ||
  1027. hal_rx_reo_is_oor_error(error_code) ||
  1028. hal_rx_reo_is_bar_oor_2k_jump(error_code))));
  1029. }
  1030. /**
  1031. * dp_rx_null_q_desc_handle() - Function to handle NULL Queue
  1032. * descriptor violation on either a
  1033. * REO or WBM ring
  1034. *
  1035. * @soc: core DP main context
  1036. * @nbuf: buffer pointer
  1037. * @rx_tlv_hdr: start of rx tlv header
  1038. * @pool_id: mac id
  1039. * @txrx_peer: txrx peer handle
  1040. *
  1041. * This function handles NULL queue descriptor violations arising out
  1042. * a missing REO queue for a given peer or a given TID. This typically
  1043. * may happen if a packet is received on a QOS enabled TID before the
  1044. * ADDBA negotiation for that TID, when the TID queue is setup. Or
  1045. * it may also happen for MC/BC frames if they are not routed to the
  1046. * non-QOS TID queue, in the absence of any other default TID queue.
  1047. * This error can show up both in a REO destination or WBM release ring.
  1048. *
  1049. * Return: QDF_STATUS_SUCCESS, if nbuf handled successfully. QDF status code
  1050. * if nbuf could not be handled or dropped.
  1051. */
  1052. static QDF_STATUS
  1053. dp_rx_null_q_desc_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1054. uint8_t *rx_tlv_hdr, uint8_t pool_id,
  1055. struct dp_txrx_peer *txrx_peer)
  1056. {
  1057. uint32_t pkt_len;
  1058. uint16_t msdu_len;
  1059. struct dp_vdev *vdev;
  1060. uint8_t tid;
  1061. qdf_ether_header_t *eh;
  1062. struct hal_rx_msdu_metadata msdu_metadata;
  1063. uint16_t sa_idx = 0;
  1064. bool is_eapol = 0;
  1065. bool enh_flag;
  1066. qdf_nbuf_set_rx_chfrag_start(nbuf,
  1067. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1068. rx_tlv_hdr));
  1069. qdf_nbuf_set_rx_chfrag_end(nbuf,
  1070. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  1071. rx_tlv_hdr));
  1072. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1073. rx_tlv_hdr));
  1074. qdf_nbuf_set_da_valid(nbuf,
  1075. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  1076. rx_tlv_hdr));
  1077. qdf_nbuf_set_sa_valid(nbuf,
  1078. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  1079. rx_tlv_hdr));
  1080. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1081. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1082. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1083. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1084. if (dp_rx_check_pkt_len(soc, pkt_len))
  1085. goto drop_nbuf;
  1086. /* Set length in nbuf */
  1087. qdf_nbuf_set_pktlen(
  1088. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1089. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1090. }
  1091. /*
  1092. * Check if DMA completed -- msdu_done is the last bit
  1093. * to be written
  1094. */
  1095. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1096. dp_err_rl("MSDU DONE failure");
  1097. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1098. QDF_TRACE_LEVEL_INFO);
  1099. qdf_assert(0);
  1100. }
  1101. if (!txrx_peer &&
  1102. dp_rx_null_q_handle_invalid_peer_id_exception(soc, pool_id,
  1103. rx_tlv_hdr, nbuf))
  1104. return QDF_STATUS_E_FAILURE;
  1105. if (!txrx_peer) {
  1106. bool mpdu_done = false;
  1107. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  1108. if (!pdev) {
  1109. dp_err_rl("pdev is null for pool_id = %d", pool_id);
  1110. return QDF_STATUS_E_FAILURE;
  1111. }
  1112. dp_err_rl("txrx_peer is NULL");
  1113. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1114. qdf_nbuf_len(nbuf));
  1115. /* QCN9000 has the support enabled */
  1116. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support)) {
  1117. mpdu_done = true;
  1118. nbuf->next = NULL;
  1119. /* Trigger invalid peer handler wrapper */
  1120. dp_rx_process_invalid_peer_wrapper(soc,
  1121. nbuf, mpdu_done, pool_id);
  1122. } else {
  1123. mpdu_done = dp_rx_chain_msdus(soc, nbuf, rx_tlv_hdr, pool_id);
  1124. /* Trigger invalid peer handler wrapper */
  1125. dp_rx_process_invalid_peer_wrapper(soc,
  1126. pdev->invalid_peer_head_msdu,
  1127. mpdu_done, pool_id);
  1128. }
  1129. if (mpdu_done) {
  1130. pdev->invalid_peer_head_msdu = NULL;
  1131. pdev->invalid_peer_tail_msdu = NULL;
  1132. }
  1133. return QDF_STATUS_E_FAILURE;
  1134. }
  1135. vdev = txrx_peer->vdev;
  1136. if (!vdev) {
  1137. dp_err_rl("Null vdev!");
  1138. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1139. goto drop_nbuf;
  1140. }
  1141. /*
  1142. * Advance the packet start pointer by total size of
  1143. * pre-header TLV's
  1144. */
  1145. if (qdf_nbuf_is_frag(nbuf))
  1146. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1147. else
  1148. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1149. soc->rx_pkt_tlv_size));
  1150. DP_STATS_INC_PKT(vdev, rx_i.null_q_desc_pkt, 1, qdf_nbuf_len(nbuf));
  1151. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1152. if (dp_rx_err_drop_3addr_mcast(vdev, rx_tlv_hdr)) {
  1153. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.mcast_3addr_drop, 1);
  1154. goto drop_nbuf;
  1155. }
  1156. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  1157. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  1158. if ((sa_idx < 0) ||
  1159. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  1160. DP_STATS_INC(soc, rx.err.invalid_sa_da_idx, 1);
  1161. goto drop_nbuf;
  1162. }
  1163. }
  1164. if ((!soc->mec_fw_offload) &&
  1165. dp_rx_mcast_echo_check(soc, txrx_peer, rx_tlv_hdr, nbuf)) {
  1166. /* this is a looped back MCBC pkt, drop it */
  1167. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1168. qdf_nbuf_len(nbuf));
  1169. goto drop_nbuf;
  1170. }
  1171. /*
  1172. * In qwrap mode if the received packet matches with any of the vdev
  1173. * mac addresses, drop it. Donot receive multicast packets originated
  1174. * from any proxysta.
  1175. */
  1176. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  1177. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1178. qdf_nbuf_len(nbuf));
  1179. goto drop_nbuf;
  1180. }
  1181. if (qdf_unlikely(txrx_peer->nawds_enabled &&
  1182. hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1183. rx_tlv_hdr))) {
  1184. dp_err_rl("free buffer for multicast packet");
  1185. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.nawds_mcast_drop, 1);
  1186. goto drop_nbuf;
  1187. }
  1188. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  1189. dp_err_rl("mcast Policy Check Drop pkt");
  1190. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.policy_check_drop, 1);
  1191. goto drop_nbuf;
  1192. }
  1193. /* WDS Source Port Learning */
  1194. if (!soc->ast_offload_support &&
  1195. qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  1196. vdev->wds_enabled))
  1197. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, txrx_peer, nbuf,
  1198. msdu_metadata);
  1199. if (hal_rx_is_unicast(soc->hal_soc, rx_tlv_hdr)) {
  1200. struct dp_peer *peer;
  1201. tid = hal_rx_tid_get(soc->hal_soc, rx_tlv_hdr);
  1202. peer = dp_peer_get_ref_by_id(soc, txrx_peer->peer_id,
  1203. DP_MOD_ID_RX_ERR);
  1204. if (peer) {
  1205. if (!peer->rx_tid[tid].hw_qdesc_vaddr_unaligned)
  1206. dp_rx_tid_setup_wifi3(peer, tid, 1,
  1207. IEEE80211_SEQ_MAX);
  1208. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  1209. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  1210. }
  1211. }
  1212. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1213. if (!txrx_peer->authorize) {
  1214. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf) ||
  1215. qdf_nbuf_is_ipv4_wapi_pkt(nbuf);
  1216. if (is_eapol) {
  1217. if (!dp_rx_err_match_dhost(eh, vdev))
  1218. goto drop_nbuf;
  1219. } else {
  1220. goto drop_nbuf;
  1221. }
  1222. }
  1223. /*
  1224. * Drop packets in this path if cce_match is found. Packets will come
  1225. * in following path depending on whether tidQ is setup.
  1226. * 1. If tidQ is setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE and
  1227. * cce_match = 1
  1228. * Packets with WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE are already
  1229. * dropped.
  1230. * 2. If tidQ is not setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ERROR and
  1231. * cce_match = 1
  1232. * These packets need to be dropped and should not get delivered
  1233. * to stack.
  1234. */
  1235. if (qdf_unlikely(dp_rx_err_cce_drop(soc, vdev, nbuf, rx_tlv_hdr))) {
  1236. goto drop_nbuf;
  1237. }
  1238. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1239. qdf_nbuf_set_next(nbuf, NULL);
  1240. dp_rx_deliver_raw(vdev, nbuf, txrx_peer);
  1241. } else {
  1242. enh_flag = vdev->pdev->enhanced_stats_en;
  1243. qdf_nbuf_set_next(nbuf, NULL);
  1244. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1245. enh_flag);
  1246. /*
  1247. * Update the protocol tag in SKB based on
  1248. * CCE metadata
  1249. */
  1250. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1251. EXCEPTION_DEST_RING_ID,
  1252. true, true);
  1253. /* Update the flow tag in SKB based on FSE metadata */
  1254. dp_rx_update_flow_tag(soc, vdev, nbuf,
  1255. rx_tlv_hdr, true);
  1256. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(
  1257. soc->hal_soc, rx_tlv_hdr) &&
  1258. (vdev->rx_decap_type ==
  1259. htt_cmn_pkt_type_ethernet))) {
  1260. DP_PEER_MC_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1261. enh_flag);
  1262. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost))
  1263. DP_PEER_BC_INCC_PKT(txrx_peer, 1,
  1264. qdf_nbuf_len(nbuf),
  1265. enh_flag);
  1266. }
  1267. qdf_nbuf_set_exc_frame(nbuf, 1);
  1268. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  1269. is_eapol);
  1270. }
  1271. return QDF_STATUS_SUCCESS;
  1272. drop_nbuf:
  1273. dp_rx_nbuf_free(nbuf);
  1274. return QDF_STATUS_E_FAILURE;
  1275. }
  1276. /**
  1277. * dp_rx_reo_err_entry_process() - Handles for REO error entry processing
  1278. *
  1279. * @soc: core txrx main context
  1280. * @ring_desc: opaque pointer to the REO error ring descriptor
  1281. * @mpdu_desc_info: pointer to mpdu level description info
  1282. * @link_desc_va: pointer to msdu_link_desc virtual address
  1283. * @err_code: reo erro code fetched from ring entry
  1284. *
  1285. * Function to handle msdus fetched from msdu link desc, currently
  1286. * support REO error NULL queue, 2K jump, OOR.
  1287. *
  1288. * Return: msdu count processed
  1289. */
  1290. static uint32_t
  1291. dp_rx_reo_err_entry_process(struct dp_soc *soc,
  1292. void *ring_desc,
  1293. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  1294. void *link_desc_va,
  1295. enum hal_reo_error_code err_code)
  1296. {
  1297. uint32_t rx_bufs_used = 0;
  1298. struct dp_pdev *pdev;
  1299. int i;
  1300. uint8_t *rx_tlv_hdr_first;
  1301. uint8_t *rx_tlv_hdr_last;
  1302. uint32_t tid = DP_MAX_TIDS;
  1303. uint16_t peer_id;
  1304. struct dp_rx_desc *rx_desc;
  1305. struct rx_desc_pool *rx_desc_pool;
  1306. qdf_nbuf_t nbuf;
  1307. struct hal_buf_info buf_info;
  1308. struct hal_rx_msdu_list msdu_list;
  1309. uint16_t num_msdus;
  1310. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  1311. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  1312. /* First field in REO Dst ring Desc is buffer_addr_info */
  1313. void *buf_addr_info = ring_desc;
  1314. qdf_nbuf_t head_nbuf = NULL;
  1315. qdf_nbuf_t tail_nbuf = NULL;
  1316. uint16_t msdu_processed = 0;
  1317. QDF_STATUS status;
  1318. bool ret, is_pn_check_needed;
  1319. uint8_t rx_desc_pool_id;
  1320. struct dp_txrx_peer *txrx_peer = NULL;
  1321. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1322. hal_ring_handle_t hal_ring_hdl = soc->reo_exception_ring.hal_srng;
  1323. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1324. mpdu_desc_info->peer_meta_data);
  1325. is_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  1326. HAL_REO_ERROR_DETECTED,
  1327. err_code);
  1328. more_msdu_link_desc:
  1329. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  1330. &num_msdus);
  1331. for (i = 0; i < num_msdus; i++) {
  1332. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  1333. soc,
  1334. msdu_list.sw_cookie[i]);
  1335. qdf_assert_always(rx_desc);
  1336. nbuf = rx_desc->nbuf;
  1337. /*
  1338. * this is a unlikely scenario where the host is reaping
  1339. * a descriptor which it already reaped just a while ago
  1340. * but is yet to replenish it back to HW.
  1341. * In this case host will dump the last 128 descriptors
  1342. * including the software descriptor rx_desc and assert.
  1343. */
  1344. if (qdf_unlikely(!rx_desc->in_use) ||
  1345. qdf_unlikely(!nbuf)) {
  1346. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  1347. dp_info_rl("Reaping rx_desc not in use!");
  1348. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1349. ring_desc, rx_desc);
  1350. /* ignore duplicate RX desc and continue to process */
  1351. /* Pop out the descriptor */
  1352. continue;
  1353. }
  1354. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  1355. msdu_list.paddr[i]);
  1356. if (!ret) {
  1357. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1358. rx_desc->in_err_state = 1;
  1359. continue;
  1360. }
  1361. rx_desc_pool_id = rx_desc->pool_id;
  1362. /* all buffers from a MSDU link belong to same pdev */
  1363. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc_pool_id);
  1364. rx_desc_pool = &soc->rx_desc_buf[rx_desc_pool_id];
  1365. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1366. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  1367. rx_desc->unmapped = 1;
  1368. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1369. QDF_NBUF_CB_RX_PKT_LEN(nbuf) = msdu_list.msdu_info[i].msdu_len;
  1370. rx_bufs_used++;
  1371. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1372. &pdev->free_list_tail, rx_desc);
  1373. DP_RX_LIST_APPEND(head_nbuf, tail_nbuf, nbuf);
  1374. if (qdf_unlikely(msdu_list.msdu_info[i].msdu_flags &
  1375. HAL_MSDU_F_MSDU_CONTINUATION))
  1376. continue;
  1377. if (dp_rx_buffer_pool_refill(soc, head_nbuf,
  1378. rx_desc_pool_id)) {
  1379. /* MSDU queued back to the pool */
  1380. goto process_next_msdu;
  1381. }
  1382. hal_rx_tlv_populate_mpdu_desc_info(soc->hal_soc,
  1383. qdf_nbuf_data(head_nbuf),
  1384. mpdu_desc_info);
  1385. if (qdf_unlikely(mpdu_desc_info->mpdu_flags &
  1386. HAL_MPDU_F_RAW_AMPDU)) {
  1387. dp_err_rl("RAW ampdu in REO error not expected");
  1388. DP_STATS_INC(soc, rx.err.reo_err_raw_mpdu_drop, 1);
  1389. qdf_nbuf_list_free(head_nbuf);
  1390. goto process_next_msdu;
  1391. }
  1392. rx_tlv_hdr_first = qdf_nbuf_data(head_nbuf);
  1393. rx_tlv_hdr_last = qdf_nbuf_data(tail_nbuf);
  1394. if (qdf_unlikely(head_nbuf != tail_nbuf)) {
  1395. nbuf = dp_rx_sg_create(soc, head_nbuf);
  1396. qdf_nbuf_set_is_frag(nbuf, 1);
  1397. DP_STATS_INC(soc, rx.err.reo_err_oor_sg_count, 1);
  1398. }
  1399. if (is_pn_check_needed) {
  1400. status = dp_rx_err_nbuf_pn_check(soc, ring_desc, nbuf);
  1401. if (QDF_IS_STATUS_ERROR(status)) {
  1402. DP_STATS_INC(soc, rx.err.pn_in_dest_check_fail,
  1403. 1);
  1404. dp_rx_nbuf_free(nbuf);
  1405. goto process_next_msdu;
  1406. }
  1407. hal_rx_tlv_populate_mpdu_desc_info(soc->hal_soc,
  1408. qdf_nbuf_data(nbuf),
  1409. mpdu_desc_info);
  1410. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1411. mpdu_desc_info->peer_meta_data);
  1412. if (mpdu_desc_info->bar_frame)
  1413. _dp_rx_bar_frame_handle(soc, nbuf,
  1414. mpdu_desc_info, tid,
  1415. HAL_REO_ERROR_DETECTED,
  1416. err_code);
  1417. }
  1418. switch (err_code) {
  1419. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  1420. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  1421. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  1422. /*
  1423. * only first msdu, mpdu start description tlv valid?
  1424. * and use it for following msdu.
  1425. */
  1426. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1427. rx_tlv_hdr_last))
  1428. tid = hal_rx_mpdu_start_tid_get(
  1429. soc->hal_soc,
  1430. rx_tlv_hdr_first);
  1431. dp_2k_jump_handle(soc, nbuf, rx_tlv_hdr_last,
  1432. peer_id, tid);
  1433. break;
  1434. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  1435. case HAL_REO_ERR_BAR_FRAME_OOR:
  1436. dp_rx_oor_handle(soc, nbuf, peer_id, rx_tlv_hdr_last);
  1437. break;
  1438. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1439. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(
  1440. soc, peer_id,
  1441. &txrx_ref_handle,
  1442. DP_MOD_ID_RX_ERR);
  1443. if (!txrx_peer)
  1444. dp_info_rl("txrx_peer is null peer_id %u",
  1445. peer_id);
  1446. dp_rx_null_q_desc_handle(soc, nbuf, rx_tlv_hdr_last,
  1447. rx_desc_pool_id, txrx_peer);
  1448. if (txrx_peer)
  1449. dp_txrx_peer_unref_delete(txrx_ref_handle,
  1450. DP_MOD_ID_RX_ERR);
  1451. break;
  1452. default:
  1453. dp_err_rl("Non-support error code %d", err_code);
  1454. dp_rx_nbuf_free(nbuf);
  1455. }
  1456. process_next_msdu:
  1457. msdu_processed++;
  1458. head_nbuf = NULL;
  1459. tail_nbuf = NULL;
  1460. }
  1461. /*
  1462. * If the msdu's are spread across multiple link-descriptors,
  1463. * we cannot depend solely on the msdu_count(e.g., if msdu is
  1464. * spread across multiple buffers).Hence, it is
  1465. * necessary to check the next link_descriptor and release
  1466. * all the msdu's that are part of it.
  1467. */
  1468. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  1469. link_desc_va,
  1470. &next_link_desc_addr_info);
  1471. if (hal_rx_is_buf_addr_info_valid(
  1472. &next_link_desc_addr_info)) {
  1473. /* Clear the next link desc info for the current link_desc */
  1474. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  1475. dp_rx_link_desc_return_by_addr(
  1476. soc,
  1477. buf_addr_info,
  1478. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1479. hal_rx_buffer_addr_info_get_paddr(
  1480. &next_link_desc_addr_info,
  1481. &buf_info);
  1482. /* buffer_addr_info is the first element of ring_desc */
  1483. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  1484. (uint32_t *)&next_link_desc_addr_info,
  1485. &buf_info);
  1486. link_desc_va =
  1487. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  1488. cur_link_desc_addr_info = next_link_desc_addr_info;
  1489. buf_addr_info = &cur_link_desc_addr_info;
  1490. goto more_msdu_link_desc;
  1491. }
  1492. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  1493. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1494. if (qdf_unlikely(msdu_processed != mpdu_desc_info->msdu_count))
  1495. DP_STATS_INC(soc, rx.err.msdu_count_mismatch, 1);
  1496. return rx_bufs_used;
  1497. }
  1498. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1499. /**
  1500. * dp_rx_process_rxdma_err() - Function to deliver rxdma unencrypted_err
  1501. * frames to OS or wifi parse errors.
  1502. * @soc: core DP main context
  1503. * @nbuf: buffer pointer
  1504. * @rx_tlv_hdr: start of rx tlv header
  1505. * @txrx_peer: peer reference
  1506. * @err_code: rxdma err code
  1507. * @mac_id: mac_id which is one of 3 mac_ids(Assuming mac_id and
  1508. * pool_id has same mapping)
  1509. *
  1510. * Return: None
  1511. */
  1512. void
  1513. dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1514. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *txrx_peer,
  1515. uint8_t err_code, uint8_t mac_id)
  1516. {
  1517. uint32_t pkt_len, l2_hdr_offset;
  1518. uint16_t msdu_len;
  1519. struct dp_vdev *vdev;
  1520. qdf_ether_header_t *eh;
  1521. bool is_broadcast;
  1522. /*
  1523. * Check if DMA completed -- msdu_done is the last bit
  1524. * to be written
  1525. */
  1526. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1527. dp_err_rl("MSDU DONE failure");
  1528. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1529. QDF_TRACE_LEVEL_INFO);
  1530. qdf_assert(0);
  1531. }
  1532. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc,
  1533. rx_tlv_hdr);
  1534. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1535. pkt_len = msdu_len + l2_hdr_offset + soc->rx_pkt_tlv_size;
  1536. if (dp_rx_check_pkt_len(soc, pkt_len)) {
  1537. /* Drop & free packet */
  1538. dp_rx_nbuf_free(nbuf);
  1539. return;
  1540. }
  1541. /* Set length in nbuf */
  1542. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1543. qdf_nbuf_set_next(nbuf, NULL);
  1544. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1545. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1546. if (!txrx_peer) {
  1547. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP, "txrx_peer is NULL");
  1548. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1549. qdf_nbuf_len(nbuf));
  1550. /* Trigger invalid peer handler wrapper */
  1551. dp_rx_process_invalid_peer_wrapper(soc, nbuf, true, mac_id);
  1552. return;
  1553. }
  1554. vdev = txrx_peer->vdev;
  1555. if (!vdev) {
  1556. dp_rx_err_info_rl("%pK: INVALID vdev %pK OR osif_rx", soc,
  1557. vdev);
  1558. /* Drop & free packet */
  1559. dp_rx_nbuf_free(nbuf);
  1560. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1561. return;
  1562. }
  1563. /*
  1564. * Advance the packet start pointer by total size of
  1565. * pre-header TLV's
  1566. */
  1567. dp_rx_skip_tlvs(soc, nbuf, l2_hdr_offset);
  1568. if (err_code == HAL_RXDMA_ERR_WIFI_PARSE) {
  1569. uint8_t *pkt_type;
  1570. pkt_type = qdf_nbuf_data(nbuf) + (2 * QDF_MAC_ADDR_SIZE);
  1571. if (*(uint16_t *)pkt_type == htons(QDF_ETH_TYPE_8021Q)) {
  1572. if (*(uint16_t *)(pkt_type + DP_SKIP_VLAN) ==
  1573. htons(QDF_LLC_STP)) {
  1574. DP_STATS_INC(vdev->pdev, vlan_tag_stp_cnt, 1);
  1575. goto process_mesh;
  1576. } else {
  1577. goto process_rx;
  1578. }
  1579. }
  1580. }
  1581. if (vdev->rx_decap_type == htt_cmn_pkt_type_raw)
  1582. goto process_mesh;
  1583. /*
  1584. * WAPI cert AP sends rekey frames as unencrypted.
  1585. * Thus RXDMA will report unencrypted frame error.
  1586. * To pass WAPI cert case, SW needs to pass unencrypted
  1587. * rekey frame to stack.
  1588. */
  1589. if (qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1590. goto process_rx;
  1591. }
  1592. /*
  1593. * In dynamic WEP case rekey frames are not encrypted
  1594. * similar to WAPI. Allow EAPOL when 8021+wep is enabled and
  1595. * key install is already done
  1596. */
  1597. if ((vdev->sec_type == cdp_sec_type_wep104) &&
  1598. (qdf_nbuf_is_ipv4_eapol_pkt(nbuf)))
  1599. goto process_rx;
  1600. process_mesh:
  1601. if (!vdev->mesh_vdev && err_code == HAL_RXDMA_ERR_UNENCRYPTED) {
  1602. dp_rx_nbuf_free(nbuf);
  1603. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1604. return;
  1605. }
  1606. if (vdev->mesh_vdev) {
  1607. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  1608. == QDF_STATUS_SUCCESS) {
  1609. dp_rx_err_info("%pK: mesh pkt filtered", soc);
  1610. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  1611. dp_rx_nbuf_free(nbuf);
  1612. return;
  1613. }
  1614. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, txrx_peer);
  1615. }
  1616. process_rx:
  1617. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1618. rx_tlv_hdr) &&
  1619. (vdev->rx_decap_type ==
  1620. htt_cmn_pkt_type_ethernet))) {
  1621. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1622. is_broadcast = (QDF_IS_ADDR_BROADCAST
  1623. (eh->ether_dhost)) ? 1 : 0 ;
  1624. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.multicast, 1,
  1625. qdf_nbuf_len(nbuf));
  1626. if (is_broadcast) {
  1627. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.bcast, 1,
  1628. qdf_nbuf_len(nbuf));
  1629. }
  1630. }
  1631. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1632. dp_rx_deliver_raw(vdev, nbuf, txrx_peer);
  1633. } else {
  1634. /* Update the protocol tag in SKB based on CCE metadata */
  1635. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1636. EXCEPTION_DEST_RING_ID, true, true);
  1637. /* Update the flow tag in SKB based on FSE metadata */
  1638. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr, true);
  1639. DP_PEER_STATS_FLAT_INC(txrx_peer, to_stack.num, 1);
  1640. qdf_nbuf_set_exc_frame(nbuf, 1);
  1641. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  1642. }
  1643. return;
  1644. }
  1645. /**
  1646. * dp_rx_process_mic_error(): Function to pass mic error indication to umac
  1647. * @soc: core DP main context
  1648. * @nbuf: buffer pointer
  1649. * @rx_tlv_hdr: start of rx tlv header
  1650. * @txrx_peer: txrx peer handle
  1651. *
  1652. * return: void
  1653. */
  1654. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1655. uint8_t *rx_tlv_hdr,
  1656. struct dp_txrx_peer *txrx_peer)
  1657. {
  1658. struct dp_vdev *vdev = NULL;
  1659. struct dp_pdev *pdev = NULL;
  1660. struct ol_if_ops *tops = NULL;
  1661. uint16_t rx_seq, fragno;
  1662. uint8_t is_raw;
  1663. unsigned int tid;
  1664. QDF_STATUS status;
  1665. struct cdp_rx_mic_err_info mic_failure_info;
  1666. if (!hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1667. rx_tlv_hdr))
  1668. return;
  1669. if (!txrx_peer) {
  1670. dp_info_rl("txrx_peer not found");
  1671. goto fail;
  1672. }
  1673. vdev = txrx_peer->vdev;
  1674. if (!vdev) {
  1675. dp_info_rl("VDEV not found");
  1676. goto fail;
  1677. }
  1678. pdev = vdev->pdev;
  1679. if (!pdev) {
  1680. dp_info_rl("PDEV not found");
  1681. goto fail;
  1682. }
  1683. is_raw = HAL_IS_DECAP_FORMAT_RAW(soc->hal_soc, qdf_nbuf_data(nbuf));
  1684. if (is_raw) {
  1685. fragno = dp_rx_frag_get_mpdu_frag_number(soc,
  1686. qdf_nbuf_data(nbuf));
  1687. /* Can get only last fragment */
  1688. if (fragno) {
  1689. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  1690. qdf_nbuf_data(nbuf));
  1691. rx_seq = hal_rx_get_rx_sequence(soc->hal_soc,
  1692. qdf_nbuf_data(nbuf));
  1693. status = dp_rx_defrag_add_last_frag(soc, txrx_peer,
  1694. tid, rx_seq, nbuf);
  1695. dp_info_rl("Frag pkt seq# %d frag# %d consumed "
  1696. "status %d !", rx_seq, fragno, status);
  1697. return;
  1698. }
  1699. }
  1700. if (hal_rx_mpdu_get_addr1(soc->hal_soc, qdf_nbuf_data(nbuf),
  1701. &mic_failure_info.da_mac_addr.bytes[0])) {
  1702. dp_err_rl("Failed to get da_mac_addr");
  1703. goto fail;
  1704. }
  1705. if (hal_rx_mpdu_get_addr2(soc->hal_soc, qdf_nbuf_data(nbuf),
  1706. &mic_failure_info.ta_mac_addr.bytes[0])) {
  1707. dp_err_rl("Failed to get ta_mac_addr");
  1708. goto fail;
  1709. }
  1710. mic_failure_info.key_id = 0;
  1711. mic_failure_info.multicast =
  1712. IEEE80211_IS_MULTICAST(mic_failure_info.da_mac_addr.bytes);
  1713. qdf_mem_zero(mic_failure_info.tsc, MIC_SEQ_CTR_SIZE);
  1714. mic_failure_info.frame_type = cdp_rx_frame_type_802_11;
  1715. mic_failure_info.data = NULL;
  1716. mic_failure_info.vdev_id = vdev->vdev_id;
  1717. tops = pdev->soc->cdp_soc.ol_ops;
  1718. if (tops->rx_mic_error)
  1719. tops->rx_mic_error(soc->ctrl_psoc, pdev->pdev_id,
  1720. &mic_failure_info);
  1721. fail:
  1722. dp_rx_nbuf_free(nbuf);
  1723. return;
  1724. }
  1725. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  1726. defined(WLAN_MCAST_MLO)
  1727. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1728. struct dp_vdev *vdev,
  1729. struct dp_txrx_peer *peer,
  1730. qdf_nbuf_t nbuf)
  1731. {
  1732. if (soc->arch_ops.dp_rx_mcast_handler) {
  1733. if (soc->arch_ops.dp_rx_mcast_handler(soc, vdev, peer, nbuf))
  1734. return true;
  1735. }
  1736. return false;
  1737. }
  1738. #else
  1739. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1740. struct dp_vdev *vdev,
  1741. struct dp_txrx_peer *peer,
  1742. qdf_nbuf_t nbuf)
  1743. {
  1744. return false;
  1745. }
  1746. #endif
  1747. /**
  1748. * dp_rx_err_route_hdl() - Function to send EAPOL frames to stack
  1749. * Free any other packet which comes in
  1750. * this path.
  1751. *
  1752. * @soc: core DP main context
  1753. * @nbuf: buffer pointer
  1754. * @txrx_peer: txrx peer handle
  1755. * @rx_tlv_hdr: start of rx tlv header
  1756. * @err_src: rxdma/reo
  1757. *
  1758. * This function indicates EAPOL frame received in wbm error ring to stack.
  1759. * Any other frame should be dropped.
  1760. *
  1761. * Return: SUCCESS if delivered to stack
  1762. */
  1763. static void
  1764. dp_rx_err_route_hdl(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1765. struct dp_txrx_peer *txrx_peer, uint8_t *rx_tlv_hdr,
  1766. enum hal_rx_wbm_error_source err_src)
  1767. {
  1768. uint32_t pkt_len;
  1769. uint16_t msdu_len;
  1770. struct dp_vdev *vdev;
  1771. struct hal_rx_msdu_metadata msdu_metadata;
  1772. bool is_eapol;
  1773. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1774. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1775. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1776. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1777. if (dp_rx_check_pkt_len(soc, pkt_len))
  1778. goto drop_nbuf;
  1779. /* Set length in nbuf */
  1780. qdf_nbuf_set_pktlen(
  1781. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1782. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1783. }
  1784. /*
  1785. * Check if DMA completed -- msdu_done is the last bit
  1786. * to be written
  1787. */
  1788. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1789. dp_err_rl("MSDU DONE failure");
  1790. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1791. QDF_TRACE_LEVEL_INFO);
  1792. qdf_assert(0);
  1793. }
  1794. if (!txrx_peer)
  1795. goto drop_nbuf;
  1796. vdev = txrx_peer->vdev;
  1797. if (!vdev) {
  1798. dp_err_rl("Null vdev!");
  1799. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1800. goto drop_nbuf;
  1801. }
  1802. /*
  1803. * Advance the packet start pointer by total size of
  1804. * pre-header TLV's
  1805. */
  1806. if (qdf_nbuf_is_frag(nbuf))
  1807. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1808. else
  1809. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1810. soc->rx_pkt_tlv_size));
  1811. if (dp_rx_igmp_handler(soc, vdev, txrx_peer, nbuf))
  1812. return;
  1813. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1814. /*
  1815. * Indicate EAPOL frame to stack only when vap mac address
  1816. * matches the destination address.
  1817. */
  1818. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  1819. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1820. qdf_ether_header_t *eh =
  1821. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1822. if (dp_rx_err_match_dhost(eh, vdev)) {
  1823. DP_STATS_INC_PKT(vdev, rx_i.routed_eapol_pkt, 1,
  1824. qdf_nbuf_len(nbuf));
  1825. /*
  1826. * Update the protocol tag in SKB based on
  1827. * CCE metadata.
  1828. */
  1829. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1830. EXCEPTION_DEST_RING_ID,
  1831. true, true);
  1832. /* Update the flow tag in SKB based on FSE metadata */
  1833. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1834. true);
  1835. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1,
  1836. qdf_nbuf_len(nbuf),
  1837. vdev->pdev->enhanced_stats_en);
  1838. qdf_nbuf_set_exc_frame(nbuf, 1);
  1839. qdf_nbuf_set_next(nbuf, NULL);
  1840. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf,
  1841. NULL, is_eapol);
  1842. return;
  1843. }
  1844. }
  1845. drop_nbuf:
  1846. DP_STATS_INCC(soc, rx.reo2rel_route_drop, 1,
  1847. err_src == HAL_RX_WBM_ERR_SRC_REO);
  1848. DP_STATS_INCC(soc, rx.rxdma2rel_route_drop, 1,
  1849. err_src == HAL_RX_WBM_ERR_SRC_RXDMA);
  1850. dp_rx_nbuf_free(nbuf);
  1851. }
  1852. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1853. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  1854. /**
  1855. * dp_rx_link_cookie_check() - Validate link desc cookie
  1856. * @ring_desc: ring descriptor
  1857. *
  1858. * Return: qdf status
  1859. */
  1860. static inline QDF_STATUS
  1861. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1862. {
  1863. if (qdf_unlikely(HAL_RX_REO_BUF_LINK_COOKIE_INVALID_GET(ring_desc)))
  1864. return QDF_STATUS_E_FAILURE;
  1865. return QDF_STATUS_SUCCESS;
  1866. }
  1867. /**
  1868. * dp_rx_link_cookie_invalidate() - Invalidate link desc cookie
  1869. * @ring_desc: ring descriptor
  1870. *
  1871. * Return: None
  1872. */
  1873. static inline void
  1874. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1875. {
  1876. HAL_RX_REO_BUF_LINK_COOKIE_INVALID_SET(ring_desc);
  1877. }
  1878. #else
  1879. static inline QDF_STATUS
  1880. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1881. {
  1882. return QDF_STATUS_SUCCESS;
  1883. }
  1884. static inline void
  1885. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1886. {
  1887. }
  1888. #endif
  1889. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1890. /**
  1891. * dp_rx_err_ring_record_entry() - Record rx err ring history
  1892. * @soc: Datapath soc structure
  1893. * @paddr: paddr of the buffer in RX err ring
  1894. * @sw_cookie: SW cookie of the buffer in RX err ring
  1895. * @rbm: Return buffer manager of the buffer in RX err ring
  1896. *
  1897. * Returns: None
  1898. */
  1899. static inline void
  1900. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1901. uint32_t sw_cookie, uint8_t rbm)
  1902. {
  1903. struct dp_buf_info_record *record;
  1904. uint32_t idx;
  1905. if (qdf_unlikely(!soc->rx_err_ring_history))
  1906. return;
  1907. idx = dp_history_get_next_index(&soc->rx_err_ring_history->index,
  1908. DP_RX_ERR_HIST_MAX);
  1909. /* No NULL check needed for record since its an array */
  1910. record = &soc->rx_err_ring_history->entry[idx];
  1911. record->timestamp = qdf_get_log_timestamp();
  1912. record->hbi.paddr = paddr;
  1913. record->hbi.sw_cookie = sw_cookie;
  1914. record->hbi.rbm = rbm;
  1915. }
  1916. #else
  1917. static inline void
  1918. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1919. uint32_t sw_cookie, uint8_t rbm)
  1920. {
  1921. }
  1922. #endif
  1923. #ifdef HANDLE_RX_REROUTE_ERR
  1924. static int dp_rx_err_handle_msdu_buf(struct dp_soc *soc,
  1925. hal_ring_desc_t ring_desc)
  1926. {
  1927. int lmac_id = DP_INVALID_LMAC_ID;
  1928. struct dp_rx_desc *rx_desc;
  1929. struct hal_buf_info hbi;
  1930. struct dp_pdev *pdev;
  1931. struct rx_desc_pool *rx_desc_pool;
  1932. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1933. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, hbi.sw_cookie);
  1934. /* sanity */
  1935. if (!rx_desc) {
  1936. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_invalid_cookie, 1);
  1937. goto assert_return;
  1938. }
  1939. if (!rx_desc->nbuf)
  1940. goto assert_return;
  1941. dp_rx_err_ring_record_entry(soc, hbi.paddr,
  1942. hbi.sw_cookie,
  1943. hal_rx_ret_buf_manager_get(soc->hal_soc,
  1944. ring_desc));
  1945. if (hbi.paddr != qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0)) {
  1946. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1947. rx_desc->in_err_state = 1;
  1948. goto assert_return;
  1949. }
  1950. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1951. /* After this point the rx_desc and nbuf are valid */
  1952. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1953. qdf_assert_always(!rx_desc->unmapped);
  1954. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  1955. rx_desc->unmapped = 1;
  1956. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1957. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  1958. rx_desc->pool_id);
  1959. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  1960. lmac_id = rx_desc->pool_id;
  1961. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1962. &pdev->free_list_tail,
  1963. rx_desc);
  1964. return lmac_id;
  1965. assert_return:
  1966. qdf_assert(0);
  1967. return lmac_id;
  1968. }
  1969. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1970. {
  1971. int ret;
  1972. uint64_t cur_time_stamp;
  1973. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_rcved, 1);
  1974. /* Recover if overall error count exceeds threshold */
  1975. if (soc->stats.rx.err.reo_err_msdu_buf_rcved >
  1976. DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD) {
  1977. dp_err("pkt threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1978. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1979. soc->rx_route_err_start_pkt_ts);
  1980. qdf_trigger_self_recovery(NULL, QDF_RX_REG_PKT_ROUTE_ERR);
  1981. }
  1982. cur_time_stamp = qdf_get_log_timestamp_usecs();
  1983. if (!soc->rx_route_err_start_pkt_ts)
  1984. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1985. /* Recover if threshold number of packets received in threshold time */
  1986. if ((cur_time_stamp - soc->rx_route_err_start_pkt_ts) >
  1987. DP_RX_ERR_ROUTE_TIMEOUT_US) {
  1988. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1989. if (soc->rx_route_err_in_window >
  1990. DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT) {
  1991. qdf_trigger_self_recovery(NULL,
  1992. QDF_RX_REG_PKT_ROUTE_ERR);
  1993. dp_err("rate threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1994. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1995. soc->rx_route_err_start_pkt_ts);
  1996. } else {
  1997. soc->rx_route_err_in_window = 1;
  1998. }
  1999. } else {
  2000. soc->rx_route_err_in_window++;
  2001. }
  2002. ret = dp_rx_err_handle_msdu_buf(soc, ring_desc);
  2003. return ret;
  2004. }
  2005. #else /* HANDLE_RX_REROUTE_ERR */
  2006. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  2007. {
  2008. qdf_assert_always(0);
  2009. return DP_INVALID_LMAC_ID;
  2010. }
  2011. #endif /* HANDLE_RX_REROUTE_ERR */
  2012. uint32_t
  2013. dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2014. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  2015. {
  2016. hal_ring_desc_t ring_desc;
  2017. hal_soc_handle_t hal_soc;
  2018. uint32_t count = 0;
  2019. uint32_t rx_bufs_used = 0;
  2020. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  2021. uint8_t mac_id = 0;
  2022. uint8_t buf_type;
  2023. uint8_t err_status;
  2024. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  2025. struct hal_buf_info hbi;
  2026. struct dp_pdev *dp_pdev;
  2027. struct dp_srng *dp_rxdma_srng;
  2028. struct rx_desc_pool *rx_desc_pool;
  2029. void *link_desc_va;
  2030. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  2031. uint16_t num_msdus;
  2032. struct dp_rx_desc *rx_desc = NULL;
  2033. QDF_STATUS status;
  2034. bool ret;
  2035. uint32_t error_code = 0;
  2036. bool sw_pn_check_needed;
  2037. int max_reap_limit = dp_rx_get_loop_pkt_limit(soc);
  2038. int i, rx_bufs_reaped_total;
  2039. /* Debug -- Remove later */
  2040. qdf_assert(soc && hal_ring_hdl);
  2041. hal_soc = soc->hal_soc;
  2042. /* Debug -- Remove later */
  2043. qdf_assert(hal_soc);
  2044. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  2045. /* TODO */
  2046. /*
  2047. * Need API to convert from hal_ring pointer to
  2048. * Ring Type / Ring Id combo
  2049. */
  2050. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  2051. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK", soc,
  2052. hal_ring_hdl);
  2053. goto done;
  2054. }
  2055. while (qdf_likely(quota-- && (ring_desc =
  2056. hal_srng_dst_peek(hal_soc,
  2057. hal_ring_hdl)))) {
  2058. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  2059. err_status = hal_rx_err_status_get(hal_soc, ring_desc);
  2060. buf_type = hal_rx_reo_buf_type_get(hal_soc, ring_desc);
  2061. if (err_status == HAL_REO_ERROR_DETECTED)
  2062. error_code = hal_rx_get_reo_error_code(hal_soc,
  2063. ring_desc);
  2064. qdf_mem_set(&mpdu_desc_info, sizeof(mpdu_desc_info), 0);
  2065. sw_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  2066. err_status,
  2067. error_code);
  2068. if (!sw_pn_check_needed) {
  2069. /*
  2070. * MPDU desc info will be present in the REO desc
  2071. * only in the below scenarios
  2072. * 1) pn_in_dest_disabled: always
  2073. * 2) pn_in_dest enabled: All cases except 2k-jup
  2074. * and OOR errors
  2075. */
  2076. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc,
  2077. &mpdu_desc_info);
  2078. }
  2079. if (HAL_RX_REO_DESC_MSDU_COUNT_GET(ring_desc) == 0)
  2080. goto next_entry;
  2081. /*
  2082. * For REO error ring, only MSDU LINK DESC is expected.
  2083. * Handle HAL_RX_REO_MSDU_BUF_ADDR_TYPE exception case.
  2084. */
  2085. if (qdf_unlikely(buf_type != HAL_RX_REO_MSDU_LINK_DESC_TYPE)) {
  2086. int lmac_id;
  2087. lmac_id = dp_rx_err_exception(soc, ring_desc);
  2088. if (lmac_id >= 0)
  2089. rx_bufs_reaped[lmac_id] += 1;
  2090. goto next_entry;
  2091. }
  2092. hal_rx_buf_cookie_rbm_get(hal_soc, (uint32_t *)ring_desc,
  2093. &hbi);
  2094. /*
  2095. * check for the magic number in the sw cookie
  2096. */
  2097. qdf_assert_always((hbi.sw_cookie >> LINK_DESC_ID_SHIFT) &
  2098. soc->link_desc_id_start);
  2099. status = dp_rx_link_cookie_check(ring_desc);
  2100. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  2101. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  2102. break;
  2103. }
  2104. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2105. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  2106. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  2107. &num_msdus);
  2108. if (!num_msdus ||
  2109. !dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[0])) {
  2110. dp_rx_err_info_rl("Invalid MSDU info num_msdus %u cookie: 0x%x",
  2111. num_msdus, msdu_list.sw_cookie[0]);
  2112. dp_rx_link_desc_return(soc, ring_desc,
  2113. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  2114. goto next_entry;
  2115. }
  2116. dp_rx_err_ring_record_entry(soc, msdu_list.paddr[0],
  2117. msdu_list.sw_cookie[0],
  2118. msdu_list.rbm[0]);
  2119. // TODO - BE- Check if the RBM is to be checked for all chips
  2120. if (qdf_unlikely((msdu_list.rbm[0] !=
  2121. dp_rx_get_rx_bm_id(soc)) &&
  2122. (msdu_list.rbm[0] !=
  2123. soc->idle_link_bm_id) &&
  2124. (msdu_list.rbm[0] !=
  2125. dp_rx_get_defrag_bm_id(soc)))) {
  2126. /* TODO */
  2127. /* Call appropriate handler */
  2128. if (!wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  2129. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  2130. dp_rx_err_err("%pK: Invalid RBM %d",
  2131. soc, msdu_list.rbm[0]);
  2132. }
  2133. /* Return link descriptor through WBM ring (SW2WBM)*/
  2134. dp_rx_link_desc_return(soc, ring_desc,
  2135. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  2136. goto next_entry;
  2137. }
  2138. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2139. soc,
  2140. msdu_list.sw_cookie[0]);
  2141. qdf_assert_always(rx_desc);
  2142. mac_id = rx_desc->pool_id;
  2143. if (sw_pn_check_needed) {
  2144. goto process_reo_error_code;
  2145. }
  2146. if (mpdu_desc_info.bar_frame) {
  2147. qdf_assert_always(mpdu_desc_info.msdu_count == 1);
  2148. dp_rx_bar_frame_handle(soc, ring_desc, rx_desc,
  2149. &mpdu_desc_info, err_status,
  2150. error_code);
  2151. rx_bufs_reaped[mac_id] += 1;
  2152. goto next_entry;
  2153. }
  2154. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  2155. /*
  2156. * We only handle one msdu per link desc for fragmented
  2157. * case. We drop the msdus and release the link desc
  2158. * back if there are more than one msdu in link desc.
  2159. */
  2160. if (qdf_unlikely(num_msdus > 1)) {
  2161. count = dp_rx_msdus_drop(soc, ring_desc,
  2162. &mpdu_desc_info,
  2163. &mac_id, quota);
  2164. rx_bufs_reaped[mac_id] += count;
  2165. goto next_entry;
  2166. }
  2167. /*
  2168. * this is a unlikely scenario where the host is reaping
  2169. * a descriptor which it already reaped just a while ago
  2170. * but is yet to replenish it back to HW.
  2171. * In this case host will dump the last 128 descriptors
  2172. * including the software descriptor rx_desc and assert.
  2173. */
  2174. if (qdf_unlikely(!rx_desc->in_use)) {
  2175. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  2176. dp_info_rl("Reaping rx_desc not in use!");
  2177. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  2178. ring_desc, rx_desc);
  2179. /* ignore duplicate RX desc and continue */
  2180. /* Pop out the descriptor */
  2181. goto next_entry;
  2182. }
  2183. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  2184. msdu_list.paddr[0]);
  2185. if (!ret) {
  2186. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  2187. rx_desc->in_err_state = 1;
  2188. goto next_entry;
  2189. }
  2190. count = dp_rx_frag_handle(soc,
  2191. ring_desc, &mpdu_desc_info,
  2192. rx_desc, &mac_id, quota);
  2193. rx_bufs_reaped[mac_id] += count;
  2194. DP_STATS_INC(soc, rx.rx_frags, 1);
  2195. goto next_entry;
  2196. }
  2197. process_reo_error_code:
  2198. /*
  2199. * Expect REO errors to be handled after this point
  2200. */
  2201. qdf_assert_always(err_status == HAL_REO_ERROR_DETECTED);
  2202. dp_info_rl("Got pkt with REO ERROR: %d", error_code);
  2203. switch (error_code) {
  2204. case HAL_REO_ERR_PN_CHECK_FAILED:
  2205. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2206. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2207. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2208. if (dp_pdev)
  2209. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2210. count = dp_rx_pn_error_handle(soc,
  2211. ring_desc,
  2212. &mpdu_desc_info, &mac_id,
  2213. quota);
  2214. rx_bufs_reaped[mac_id] += count;
  2215. break;
  2216. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2217. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  2218. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2219. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2220. case HAL_REO_ERR_BAR_FRAME_OOR:
  2221. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2222. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2223. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2224. if (dp_pdev)
  2225. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2226. count = dp_rx_reo_err_entry_process(
  2227. soc,
  2228. ring_desc,
  2229. &mpdu_desc_info,
  2230. link_desc_va,
  2231. error_code);
  2232. rx_bufs_reaped[mac_id] += count;
  2233. break;
  2234. case HAL_REO_ERR_QUEUE_DESC_INVALID:
  2235. case HAL_REO_ERR_AMPDU_IN_NON_BA:
  2236. case HAL_REO_ERR_NON_BA_DUPLICATE:
  2237. case HAL_REO_ERR_BA_DUPLICATE:
  2238. case HAL_REO_ERR_BAR_FRAME_NO_BA_SESSION:
  2239. case HAL_REO_ERR_BAR_FRAME_SN_EQUALS_SSN:
  2240. case HAL_REO_ERR_QUEUE_DESC_BLOCKED_SET:
  2241. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2242. count = dp_rx_msdus_drop(soc, ring_desc,
  2243. &mpdu_desc_info,
  2244. &mac_id, quota);
  2245. rx_bufs_reaped[mac_id] += count;
  2246. break;
  2247. default:
  2248. /* Assert if unexpected error type */
  2249. qdf_assert_always(0);
  2250. }
  2251. next_entry:
  2252. dp_rx_link_cookie_invalidate(ring_desc);
  2253. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2254. rx_bufs_reaped_total = 0;
  2255. for (i = 0; i < MAX_PDEV_CNT; i++)
  2256. rx_bufs_reaped_total += rx_bufs_reaped[i];
  2257. if (dp_rx_reap_loop_pkt_limit_hit(soc, rx_bufs_reaped_total,
  2258. max_reap_limit))
  2259. break;
  2260. }
  2261. done:
  2262. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2263. if (soc->rx.flags.defrag_timeout_check) {
  2264. uint32_t now_ms =
  2265. qdf_system_ticks_to_msecs(qdf_system_ticks());
  2266. if (now_ms >= soc->rx.defrag.next_flush_ms)
  2267. dp_rx_defrag_waitlist_flush(soc);
  2268. }
  2269. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2270. if (rx_bufs_reaped[mac_id]) {
  2271. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2272. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2273. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2274. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2275. rx_desc_pool,
  2276. rx_bufs_reaped[mac_id],
  2277. &dp_pdev->free_list_head,
  2278. &dp_pdev->free_list_tail,
  2279. false);
  2280. rx_bufs_used += rx_bufs_reaped[mac_id];
  2281. }
  2282. }
  2283. return rx_bufs_used; /* Assume no scale factor for now */
  2284. }
  2285. #ifdef DROP_RXDMA_DECRYPT_ERR
  2286. /**
  2287. * dp_handle_rxdma_decrypt_err() - Check if decrypt err frames can be handled
  2288. *
  2289. * Return: true if rxdma decrypt err frames are handled and false otheriwse
  2290. */
  2291. static inline bool dp_handle_rxdma_decrypt_err(void)
  2292. {
  2293. return false;
  2294. }
  2295. #else
  2296. static inline bool dp_handle_rxdma_decrypt_err(void)
  2297. {
  2298. return true;
  2299. }
  2300. #endif
  2301. /*
  2302. * dp_rx_wbm_sg_list_last_msdu_war() - war for HW issue
  2303. *
  2304. * This is a war for HW issue where length is only valid in last msdu
  2305. *@soc: DP SOC handle
  2306. */
  2307. static inline void dp_rx_wbm_sg_list_last_msdu_war(struct dp_soc *soc)
  2308. {
  2309. if (soc->wbm_sg_last_msdu_war) {
  2310. uint32_t len;
  2311. qdf_nbuf_t temp = soc->wbm_sg_param.wbm_sg_nbuf_tail;
  2312. len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc,
  2313. qdf_nbuf_data(temp));
  2314. temp = soc->wbm_sg_param.wbm_sg_nbuf_head;
  2315. while (temp) {
  2316. QDF_NBUF_CB_RX_PKT_LEN(temp) = len;
  2317. temp = temp->next;
  2318. }
  2319. }
  2320. }
  2321. #ifdef RX_DESC_DEBUG_CHECK
  2322. /**
  2323. * dp_rx_wbm_desc_nbuf_sanity_check - Add sanity check to for WBM rx_desc paddr
  2324. * corruption
  2325. * @soc: core txrx main context
  2326. * @hal_ring_hdl: opaque pointer to the HAL Rx Error Ring
  2327. * @ring_desc: REO ring descriptor
  2328. * @rx_desc: Rx descriptor
  2329. *
  2330. * Return: NONE
  2331. */
  2332. static
  2333. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2334. hal_ring_handle_t hal_ring_hdl,
  2335. hal_ring_desc_t ring_desc,
  2336. struct dp_rx_desc *rx_desc)
  2337. {
  2338. struct hal_buf_info hbi;
  2339. hal_rx_wbm_rel_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2340. /* Sanity check for possible buffer paddr corruption */
  2341. if (dp_rx_desc_paddr_sanity_check(rx_desc, (&hbi)->paddr))
  2342. return QDF_STATUS_SUCCESS;
  2343. hal_srng_dump_ring_desc(soc->hal_soc, hal_ring_hdl, ring_desc);
  2344. return QDF_STATUS_E_FAILURE;
  2345. }
  2346. #else
  2347. static
  2348. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2349. hal_ring_handle_t hal_ring_hdl,
  2350. hal_ring_desc_t ring_desc,
  2351. struct dp_rx_desc *rx_desc)
  2352. {
  2353. return QDF_STATUS_SUCCESS;
  2354. }
  2355. #endif
  2356. static inline bool
  2357. dp_rx_is_sg_formation_required(struct hal_wbm_err_desc_info *info)
  2358. {
  2359. /*
  2360. * Currently Null Queue and Unencrypted error handlers has support for
  2361. * SG. Other error handler do not deal with SG buffer.
  2362. */
  2363. if (((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) &&
  2364. (info->reo_err_code == HAL_REO_ERR_QUEUE_DESC_ADDR_0)) ||
  2365. ((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) &&
  2366. (info->rxdma_err_code == HAL_RXDMA_ERR_UNENCRYPTED)))
  2367. return true;
  2368. return false;
  2369. }
  2370. uint32_t
  2371. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2372. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  2373. {
  2374. hal_ring_desc_t ring_desc;
  2375. hal_soc_handle_t hal_soc;
  2376. struct dp_rx_desc *rx_desc;
  2377. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  2378. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  2379. uint32_t rx_bufs_used = 0;
  2380. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  2381. uint8_t buf_type;
  2382. uint8_t mac_id;
  2383. struct dp_pdev *dp_pdev;
  2384. struct dp_srng *dp_rxdma_srng;
  2385. struct rx_desc_pool *rx_desc_pool;
  2386. uint8_t *rx_tlv_hdr;
  2387. bool is_tkip_mic_err;
  2388. qdf_nbuf_t nbuf_head = NULL;
  2389. qdf_nbuf_t nbuf_tail = NULL;
  2390. qdf_nbuf_t nbuf, next;
  2391. struct hal_wbm_err_desc_info wbm_err_info = { 0 };
  2392. uint8_t pool_id;
  2393. uint8_t tid = 0;
  2394. uint8_t msdu_continuation = 0;
  2395. bool process_sg_buf = false;
  2396. uint32_t wbm_err_src;
  2397. QDF_STATUS status;
  2398. struct hal_rx_mpdu_desc_info mpdu_desc_info = { 0 };
  2399. /* Debug -- Remove later */
  2400. qdf_assert(soc && hal_ring_hdl);
  2401. hal_soc = soc->hal_soc;
  2402. /* Debug -- Remove later */
  2403. qdf_assert(hal_soc);
  2404. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  2405. /* TODO */
  2406. /*
  2407. * Need API to convert from hal_ring pointer to
  2408. * Ring Type / Ring Id combo
  2409. */
  2410. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK",
  2411. soc, hal_ring_hdl);
  2412. goto done;
  2413. }
  2414. while (qdf_likely(quota)) {
  2415. ring_desc = hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2416. if (qdf_unlikely(!ring_desc))
  2417. break;
  2418. /* XXX */
  2419. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  2420. /*
  2421. * For WBM ring, expect only MSDU buffers
  2422. */
  2423. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  2424. wbm_err_src = hal_rx_wbm_err_src_get(hal_soc, ring_desc);
  2425. qdf_assert((wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  2426. (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO));
  2427. if (soc->arch_ops.dp_wbm_get_rx_desc_from_hal_desc(soc,
  2428. ring_desc,
  2429. &rx_desc)) {
  2430. dp_rx_err_err("get rx desc from hal_desc failed");
  2431. continue;
  2432. }
  2433. qdf_assert_always(rx_desc);
  2434. if (!dp_rx_desc_check_magic(rx_desc)) {
  2435. dp_rx_err_err("%pk: Invalid rx_desc %pk",
  2436. soc, rx_desc);
  2437. continue;
  2438. }
  2439. /*
  2440. * this is a unlikely scenario where the host is reaping
  2441. * a descriptor which it already reaped just a while ago
  2442. * but is yet to replenish it back to HW.
  2443. * In this case host will dump the last 128 descriptors
  2444. * including the software descriptor rx_desc and assert.
  2445. */
  2446. if (qdf_unlikely(!rx_desc->in_use)) {
  2447. DP_STATS_INC(soc, rx.err.hal_wbm_rel_dup, 1);
  2448. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  2449. ring_desc, rx_desc);
  2450. continue;
  2451. }
  2452. hal_rx_wbm_err_info_get(ring_desc, &wbm_err_info, hal_soc);
  2453. nbuf = rx_desc->nbuf;
  2454. status = dp_rx_wbm_desc_nbuf_sanity_check(soc, hal_ring_hdl,
  2455. ring_desc, rx_desc);
  2456. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  2457. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  2458. dp_info_rl("Rx error Nbuf %pk sanity check failure!",
  2459. nbuf);
  2460. rx_desc->in_err_state = 1;
  2461. rx_desc->unmapped = 1;
  2462. rx_bufs_reaped[rx_desc->pool_id]++;
  2463. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  2464. &tail[rx_desc->pool_id],
  2465. rx_desc);
  2466. continue;
  2467. }
  2468. /* Get MPDU DESC info */
  2469. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc, &mpdu_desc_info);
  2470. if (qdf_likely(mpdu_desc_info.mpdu_flags &
  2471. HAL_MPDU_F_QOS_CONTROL_VALID))
  2472. qdf_nbuf_set_tid_val(rx_desc->nbuf, mpdu_desc_info.tid);
  2473. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2474. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2475. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  2476. rx_desc->unmapped = 1;
  2477. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2478. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support &&
  2479. dp_rx_is_sg_formation_required(&wbm_err_info))) {
  2480. /* SG is detected from continuation bit */
  2481. msdu_continuation =
  2482. hal_rx_wbm_err_msdu_continuation_get(hal_soc,
  2483. ring_desc);
  2484. if (msdu_continuation &&
  2485. !(soc->wbm_sg_param.wbm_is_first_msdu_in_sg)) {
  2486. /* Update length from first buffer in SG */
  2487. soc->wbm_sg_param.wbm_sg_desc_msdu_len =
  2488. hal_rx_msdu_start_msdu_len_get(
  2489. soc->hal_soc,
  2490. qdf_nbuf_data(nbuf));
  2491. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = true;
  2492. }
  2493. if (msdu_continuation) {
  2494. /* MSDU continued packets */
  2495. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  2496. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2497. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  2498. } else {
  2499. /* This is the terminal packet in SG */
  2500. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  2501. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  2502. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2503. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  2504. process_sg_buf = true;
  2505. }
  2506. }
  2507. /*
  2508. * save the wbm desc info in nbuf TLV. We will need this
  2509. * info when we do the actual nbuf processing
  2510. */
  2511. wbm_err_info.pool_id = rx_desc->pool_id;
  2512. hal_rx_priv_info_set_in_tlv(soc->hal_soc,
  2513. qdf_nbuf_data(nbuf),
  2514. (uint8_t *)&wbm_err_info,
  2515. sizeof(wbm_err_info));
  2516. rx_bufs_reaped[rx_desc->pool_id]++;
  2517. if (qdf_nbuf_is_rx_chfrag_cont(nbuf) || process_sg_buf) {
  2518. DP_RX_LIST_APPEND(soc->wbm_sg_param.wbm_sg_nbuf_head,
  2519. soc->wbm_sg_param.wbm_sg_nbuf_tail,
  2520. nbuf);
  2521. if (process_sg_buf) {
  2522. if (!dp_rx_buffer_pool_refill(
  2523. soc,
  2524. soc->wbm_sg_param.wbm_sg_nbuf_head,
  2525. rx_desc->pool_id))
  2526. DP_RX_MERGE_TWO_LIST(
  2527. nbuf_head, nbuf_tail,
  2528. soc->wbm_sg_param.wbm_sg_nbuf_head,
  2529. soc->wbm_sg_param.wbm_sg_nbuf_tail);
  2530. dp_rx_wbm_sg_list_last_msdu_war(soc);
  2531. dp_rx_wbm_sg_list_reset(soc);
  2532. process_sg_buf = false;
  2533. }
  2534. } else if (!dp_rx_buffer_pool_refill(soc, nbuf,
  2535. rx_desc->pool_id)) {
  2536. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, nbuf);
  2537. }
  2538. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  2539. &tail[rx_desc->pool_id],
  2540. rx_desc);
  2541. /*
  2542. * if continuation bit is set then we have MSDU spread
  2543. * across multiple buffers, let us not decrement quota
  2544. * till we reap all buffers of that MSDU.
  2545. */
  2546. if (qdf_likely(!msdu_continuation))
  2547. quota -= 1;
  2548. }
  2549. done:
  2550. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2551. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2552. if (rx_bufs_reaped[mac_id]) {
  2553. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2554. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2555. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2556. rx_desc_pool, rx_bufs_reaped[mac_id],
  2557. &head[mac_id], &tail[mac_id], false);
  2558. rx_bufs_used += rx_bufs_reaped[mac_id];
  2559. }
  2560. }
  2561. nbuf = nbuf_head;
  2562. while (nbuf) {
  2563. struct dp_txrx_peer *txrx_peer;
  2564. struct dp_peer *peer;
  2565. uint16_t peer_id;
  2566. uint8_t err_code;
  2567. uint8_t *tlv_hdr;
  2568. uint32_t peer_meta_data;
  2569. dp_txrx_ref_handle txrx_ref_handle = NULL;
  2570. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  2571. /*
  2572. * retrieve the wbm desc info from nbuf TLV, so we can
  2573. * handle error cases appropriately
  2574. */
  2575. hal_rx_priv_info_get_from_tlv(soc->hal_soc, rx_tlv_hdr,
  2576. (uint8_t *)&wbm_err_info,
  2577. sizeof(wbm_err_info));
  2578. peer_meta_data = hal_rx_tlv_peer_meta_data_get(soc->hal_soc,
  2579. rx_tlv_hdr);
  2580. peer_id = dp_rx_peer_metadata_peer_id_get(soc, peer_meta_data);
  2581. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  2582. &txrx_ref_handle,
  2583. DP_MOD_ID_RX_ERR);
  2584. if (!txrx_peer)
  2585. dp_info_rl("peer is null peer_id%u err_src%u err_rsn%u",
  2586. peer_id, wbm_err_info.wbm_err_src,
  2587. wbm_err_info.reo_psh_rsn);
  2588. /* Set queue_mapping in nbuf to 0 */
  2589. dp_set_rx_queue(nbuf, 0);
  2590. next = nbuf->next;
  2591. /*
  2592. * Form the SG for msdu continued buffers
  2593. * QCN9000 has this support
  2594. */
  2595. if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  2596. nbuf = dp_rx_sg_create(soc, nbuf);
  2597. next = nbuf->next;
  2598. /*
  2599. * SG error handling is not done correctly,
  2600. * drop SG frames for now.
  2601. */
  2602. dp_rx_nbuf_free(nbuf);
  2603. dp_info_rl("scattered msdu dropped");
  2604. nbuf = next;
  2605. if (txrx_peer)
  2606. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2607. DP_MOD_ID_RX_ERR);
  2608. continue;
  2609. }
  2610. if (wbm_err_info.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  2611. if (wbm_err_info.reo_psh_rsn
  2612. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  2613. DP_STATS_INC(soc,
  2614. rx.err.reo_error
  2615. [wbm_err_info.reo_err_code], 1);
  2616. /* increment @pdev level */
  2617. pool_id = wbm_err_info.pool_id;
  2618. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2619. if (dp_pdev)
  2620. DP_STATS_INC(dp_pdev, err.reo_error,
  2621. 1);
  2622. switch (wbm_err_info.reo_err_code) {
  2623. /*
  2624. * Handling for packets which have NULL REO
  2625. * queue descriptor
  2626. */
  2627. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2628. pool_id = wbm_err_info.pool_id;
  2629. dp_rx_null_q_desc_handle(soc, nbuf,
  2630. rx_tlv_hdr,
  2631. pool_id,
  2632. txrx_peer);
  2633. break;
  2634. /* TODO */
  2635. /* Add per error code accounting */
  2636. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2637. if (txrx_peer)
  2638. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2639. rx.err.jump_2k_err,
  2640. 1);
  2641. pool_id = wbm_err_info.pool_id;
  2642. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2643. rx_tlv_hdr)) {
  2644. tid =
  2645. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2646. }
  2647. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2648. hal_rx_msdu_start_msdu_len_get(
  2649. soc->hal_soc, rx_tlv_hdr);
  2650. nbuf->next = NULL;
  2651. dp_2k_jump_handle(soc, nbuf,
  2652. rx_tlv_hdr,
  2653. peer_id, tid);
  2654. break;
  2655. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2656. if (txrx_peer)
  2657. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2658. rx.err.oor_err,
  2659. 1);
  2660. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2661. rx_tlv_hdr)) {
  2662. tid =
  2663. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2664. }
  2665. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2666. hal_rx_msdu_start_msdu_len_get(
  2667. soc->hal_soc, rx_tlv_hdr);
  2668. nbuf->next = NULL;
  2669. dp_rx_oor_handle(soc, nbuf,
  2670. peer_id,
  2671. rx_tlv_hdr);
  2672. break;
  2673. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2674. case HAL_REO_ERR_BAR_FRAME_OOR:
  2675. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  2676. if (peer) {
  2677. dp_rx_err_handle_bar(soc, peer,
  2678. nbuf);
  2679. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2680. }
  2681. dp_rx_nbuf_free(nbuf);
  2682. break;
  2683. case HAL_REO_ERR_PN_CHECK_FAILED:
  2684. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2685. if (txrx_peer)
  2686. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2687. rx.err.pn_err,
  2688. 1);
  2689. dp_rx_nbuf_free(nbuf);
  2690. break;
  2691. default:
  2692. dp_info_rl("Got pkt with REO ERROR: %d",
  2693. wbm_err_info.reo_err_code);
  2694. dp_rx_nbuf_free(nbuf);
  2695. }
  2696. } else if (wbm_err_info.reo_psh_rsn
  2697. == HAL_RX_WBM_REO_PSH_RSN_ROUTE) {
  2698. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2699. rx_tlv_hdr,
  2700. HAL_RX_WBM_ERR_SRC_REO);
  2701. } else {
  2702. /* should not enter here */
  2703. dp_rx_err_alert("invalid reo push reason %u",
  2704. wbm_err_info.reo_psh_rsn);
  2705. dp_rx_nbuf_free(nbuf);
  2706. qdf_assert_always(0);
  2707. }
  2708. } else if (wbm_err_info.wbm_err_src ==
  2709. HAL_RX_WBM_ERR_SRC_RXDMA) {
  2710. if (wbm_err_info.rxdma_psh_rsn
  2711. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2712. DP_STATS_INC(soc,
  2713. rx.err.rxdma_error
  2714. [wbm_err_info.rxdma_err_code], 1);
  2715. /* increment @pdev level */
  2716. pool_id = wbm_err_info.pool_id;
  2717. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2718. if (dp_pdev)
  2719. DP_STATS_INC(dp_pdev,
  2720. err.rxdma_error, 1);
  2721. switch (wbm_err_info.rxdma_err_code) {
  2722. case HAL_RXDMA_ERR_UNENCRYPTED:
  2723. case HAL_RXDMA_ERR_WIFI_PARSE:
  2724. if (txrx_peer)
  2725. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2726. rx.err.rxdma_wifi_parse_err,
  2727. 1);
  2728. pool_id = wbm_err_info.pool_id;
  2729. dp_rx_process_rxdma_err(soc, nbuf,
  2730. rx_tlv_hdr,
  2731. txrx_peer,
  2732. wbm_err_info.
  2733. rxdma_err_code,
  2734. pool_id);
  2735. break;
  2736. case HAL_RXDMA_ERR_TKIP_MIC:
  2737. dp_rx_process_mic_error(soc, nbuf,
  2738. rx_tlv_hdr,
  2739. txrx_peer);
  2740. if (txrx_peer)
  2741. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2742. rx.err.mic_err,
  2743. 1);
  2744. break;
  2745. case HAL_RXDMA_ERR_DECRYPT:
  2746. /* All the TKIP-MIC failures are treated as Decrypt Errors
  2747. * for QCN9224 Targets
  2748. */
  2749. is_tkip_mic_err = hal_rx_msdu_end_is_tkip_mic_err(hal_soc, rx_tlv_hdr);
  2750. if (is_tkip_mic_err && txrx_peer) {
  2751. dp_rx_process_mic_error(soc, nbuf,
  2752. rx_tlv_hdr,
  2753. txrx_peer);
  2754. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2755. rx.err.mic_err,
  2756. 1);
  2757. break;
  2758. }
  2759. if (txrx_peer) {
  2760. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2761. rx.err.decrypt_err,
  2762. 1);
  2763. dp_rx_nbuf_free(nbuf);
  2764. break;
  2765. }
  2766. if (!dp_handle_rxdma_decrypt_err()) {
  2767. dp_rx_nbuf_free(nbuf);
  2768. break;
  2769. }
  2770. pool_id = wbm_err_info.pool_id;
  2771. err_code = wbm_err_info.rxdma_err_code;
  2772. tlv_hdr = rx_tlv_hdr;
  2773. dp_rx_process_rxdma_err(soc, nbuf,
  2774. tlv_hdr, NULL,
  2775. err_code,
  2776. pool_id);
  2777. break;
  2778. case HAL_RXDMA_MULTICAST_ECHO:
  2779. if (txrx_peer)
  2780. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  2781. rx.mec_drop, 1,
  2782. qdf_nbuf_len(nbuf));
  2783. dp_rx_nbuf_free(nbuf);
  2784. break;
  2785. case HAL_RXDMA_UNAUTHORIZED_WDS:
  2786. pool_id = wbm_err_info.pool_id;
  2787. err_code = wbm_err_info.rxdma_err_code;
  2788. tlv_hdr = rx_tlv_hdr;
  2789. dp_rx_process_rxdma_err(soc, nbuf,
  2790. tlv_hdr,
  2791. txrx_peer,
  2792. err_code,
  2793. pool_id);
  2794. break;
  2795. default:
  2796. dp_rx_nbuf_free(nbuf);
  2797. dp_err_rl("RXDMA error %d",
  2798. wbm_err_info.rxdma_err_code);
  2799. }
  2800. } else if (wbm_err_info.rxdma_psh_rsn
  2801. == HAL_RX_WBM_RXDMA_PSH_RSN_ROUTE) {
  2802. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2803. rx_tlv_hdr,
  2804. HAL_RX_WBM_ERR_SRC_RXDMA);
  2805. } else if (wbm_err_info.rxdma_psh_rsn
  2806. == HAL_RX_WBM_RXDMA_PSH_RSN_FLUSH) {
  2807. dp_rx_err_err("rxdma push reason %u",
  2808. wbm_err_info.rxdma_psh_rsn);
  2809. DP_STATS_INC(soc, rx.err.rx_flush_count, 1);
  2810. dp_rx_nbuf_free(nbuf);
  2811. } else {
  2812. /* should not enter here */
  2813. dp_rx_err_alert("invalid rxdma push reason %u",
  2814. wbm_err_info.rxdma_psh_rsn);
  2815. dp_rx_nbuf_free(nbuf);
  2816. qdf_assert_always(0);
  2817. }
  2818. } else {
  2819. /* Should not come here */
  2820. qdf_assert(0);
  2821. }
  2822. if (txrx_peer)
  2823. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2824. DP_MOD_ID_RX_ERR);
  2825. nbuf = next;
  2826. }
  2827. return rx_bufs_used; /* Assume no scale factor for now */
  2828. }
  2829. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2830. /**
  2831. * dup_desc_dbg() - dump and assert if duplicate rx desc found
  2832. *
  2833. * @soc: core DP main context
  2834. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2835. * @rx_desc: void pointer to rx descriptor
  2836. *
  2837. * Return: void
  2838. */
  2839. static void dup_desc_dbg(struct dp_soc *soc,
  2840. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2841. void *rx_desc)
  2842. {
  2843. DP_STATS_INC(soc, rx.err.hal_rxdma_err_dup, 1);
  2844. dp_rx_dump_info_and_assert(
  2845. soc,
  2846. soc->rx_rel_ring.hal_srng,
  2847. hal_rxdma_desc_to_hal_ring_desc(rxdma_dst_ring_desc),
  2848. rx_desc);
  2849. }
  2850. /**
  2851. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  2852. *
  2853. * @soc: core DP main context
  2854. * @mac_id: mac id which is one of 3 mac_ids
  2855. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2856. * @head: head of descs list to be freed
  2857. * @tail: tail of decs list to be freed
  2858. * Return: number of msdu in MPDU to be popped
  2859. */
  2860. static inline uint32_t
  2861. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2862. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2863. union dp_rx_desc_list_elem_t **head,
  2864. union dp_rx_desc_list_elem_t **tail)
  2865. {
  2866. void *rx_msdu_link_desc;
  2867. qdf_nbuf_t msdu;
  2868. qdf_nbuf_t last;
  2869. struct hal_rx_msdu_list msdu_list;
  2870. uint16_t num_msdus;
  2871. struct hal_buf_info buf_info;
  2872. uint32_t rx_bufs_used = 0;
  2873. uint32_t msdu_cnt;
  2874. uint32_t i;
  2875. uint8_t push_reason;
  2876. uint8_t rxdma_error_code = 0;
  2877. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  2878. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2879. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2880. hal_rxdma_desc_t ring_desc;
  2881. struct rx_desc_pool *rx_desc_pool;
  2882. if (!pdev) {
  2883. dp_rx_err_debug("%pK: pdev is null for mac_id = %d",
  2884. soc, mac_id);
  2885. return rx_bufs_used;
  2886. }
  2887. msdu = 0;
  2888. last = NULL;
  2889. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2890. &buf_info, &msdu_cnt);
  2891. push_reason =
  2892. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  2893. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2894. rxdma_error_code =
  2895. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  2896. }
  2897. do {
  2898. rx_msdu_link_desc =
  2899. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2900. qdf_assert_always(rx_msdu_link_desc);
  2901. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2902. &msdu_list, &num_msdus);
  2903. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2904. /* if the msdus belongs to NSS offloaded radio &&
  2905. * the rbm is not SW1_BM then return the msdu_link
  2906. * descriptor without freeing the msdus (nbufs). let
  2907. * these buffers be given to NSS completion ring for
  2908. * NSS to free them.
  2909. * else iterate through the msdu link desc list and
  2910. * free each msdu in the list.
  2911. */
  2912. if (msdu_list.rbm[0] !=
  2913. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id) &&
  2914. wlan_cfg_get_dp_pdev_nss_enabled(
  2915. pdev->wlan_cfg_ctx))
  2916. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  2917. else {
  2918. for (i = 0; i < num_msdus; i++) {
  2919. struct dp_rx_desc *rx_desc =
  2920. soc->arch_ops.
  2921. dp_rx_desc_cookie_2_va(
  2922. soc,
  2923. msdu_list.sw_cookie[i]);
  2924. qdf_assert_always(rx_desc);
  2925. msdu = rx_desc->nbuf;
  2926. /*
  2927. * this is a unlikely scenario
  2928. * where the host is reaping
  2929. * a descriptor which
  2930. * it already reaped just a while ago
  2931. * but is yet to replenish
  2932. * it back to HW.
  2933. * In this case host will dump
  2934. * the last 128 descriptors
  2935. * including the software descriptor
  2936. * rx_desc and assert.
  2937. */
  2938. ring_desc = rxdma_dst_ring_desc;
  2939. if (qdf_unlikely(!rx_desc->in_use)) {
  2940. dup_desc_dbg(soc,
  2941. ring_desc,
  2942. rx_desc);
  2943. continue;
  2944. }
  2945. if (rx_desc->unmapped == 0) {
  2946. rx_desc_pool =
  2947. &soc->rx_desc_buf[rx_desc->pool_id];
  2948. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2949. dp_rx_nbuf_unmap_pool(soc,
  2950. rx_desc_pool,
  2951. msdu);
  2952. rx_desc->unmapped = 1;
  2953. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2954. }
  2955. dp_rx_err_debug("%pK: msdu_nbuf=%pK ",
  2956. soc, msdu);
  2957. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2958. rx_desc->pool_id);
  2959. rx_bufs_used++;
  2960. dp_rx_add_to_free_desc_list(head,
  2961. tail, rx_desc);
  2962. }
  2963. }
  2964. } else {
  2965. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  2966. }
  2967. /*
  2968. * Store the current link buffer into to the local structure
  2969. * to be used for release purpose.
  2970. */
  2971. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2972. buf_info.paddr, buf_info.sw_cookie,
  2973. buf_info.rbm);
  2974. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2975. &buf_info);
  2976. dp_rx_link_desc_return_by_addr(soc,
  2977. (hal_buff_addrinfo_t)
  2978. rx_link_buf_info,
  2979. bm_action);
  2980. } while (buf_info.paddr);
  2981. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  2982. if (pdev)
  2983. DP_STATS_INC(pdev, err.rxdma_error, 1);
  2984. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  2985. dp_rx_err_err("%pK: Packet received with Decrypt error", soc);
  2986. }
  2987. return rx_bufs_used;
  2988. }
  2989. uint32_t
  2990. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2991. uint32_t mac_id, uint32_t quota)
  2992. {
  2993. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2994. hal_rxdma_desc_t rxdma_dst_ring_desc;
  2995. hal_soc_handle_t hal_soc;
  2996. void *err_dst_srng;
  2997. union dp_rx_desc_list_elem_t *head = NULL;
  2998. union dp_rx_desc_list_elem_t *tail = NULL;
  2999. struct dp_srng *dp_rxdma_srng;
  3000. struct rx_desc_pool *rx_desc_pool;
  3001. uint32_t work_done = 0;
  3002. uint32_t rx_bufs_used = 0;
  3003. if (!pdev)
  3004. return 0;
  3005. err_dst_srng = soc->rxdma_err_dst_ring[mac_id].hal_srng;
  3006. if (!err_dst_srng) {
  3007. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  3008. soc, err_dst_srng);
  3009. return 0;
  3010. }
  3011. hal_soc = soc->hal_soc;
  3012. qdf_assert(hal_soc);
  3013. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, err_dst_srng))) {
  3014. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  3015. soc, err_dst_srng);
  3016. return 0;
  3017. }
  3018. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  3019. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  3020. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  3021. rxdma_dst_ring_desc,
  3022. &head, &tail);
  3023. }
  3024. dp_srng_access_end(int_ctx, soc, err_dst_srng);
  3025. if (rx_bufs_used) {
  3026. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  3027. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  3028. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  3029. } else {
  3030. dp_rxdma_srng = &soc->rx_refill_buf_ring[pdev->lmac_id];
  3031. rx_desc_pool = &soc->rx_desc_buf[pdev->lmac_id];
  3032. }
  3033. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  3034. rx_desc_pool, rx_bufs_used, &head, &tail, false);
  3035. work_done += rx_bufs_used;
  3036. }
  3037. return work_done;
  3038. }
  3039. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  3040. static inline void
  3041. dp_wbm_int_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  3042. hal_rxdma_desc_t rxdma_dst_ring_desc,
  3043. union dp_rx_desc_list_elem_t **head,
  3044. union dp_rx_desc_list_elem_t **tail,
  3045. uint32_t *rx_bufs_used)
  3046. {
  3047. void *rx_msdu_link_desc;
  3048. qdf_nbuf_t msdu;
  3049. qdf_nbuf_t last;
  3050. struct hal_rx_msdu_list msdu_list;
  3051. uint16_t num_msdus;
  3052. struct hal_buf_info buf_info;
  3053. uint32_t msdu_cnt, i;
  3054. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  3055. struct rx_desc_pool *rx_desc_pool;
  3056. struct dp_rx_desc *rx_desc;
  3057. msdu = 0;
  3058. last = NULL;
  3059. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  3060. &buf_info, &msdu_cnt);
  3061. do {
  3062. rx_msdu_link_desc =
  3063. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  3064. if (!rx_msdu_link_desc) {
  3065. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_LINK_DESC], 1);
  3066. break;
  3067. }
  3068. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  3069. &msdu_list, &num_msdus);
  3070. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  3071. for (i = 0; i < num_msdus; i++) {
  3072. if (!dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[i])) {
  3073. dp_rx_err_info_rl("Invalid MSDU info cookie: 0x%x",
  3074. msdu_list.sw_cookie[i]);
  3075. continue;
  3076. }
  3077. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  3078. soc,
  3079. msdu_list.sw_cookie[i]);
  3080. qdf_assert_always(rx_desc);
  3081. rx_desc_pool =
  3082. &soc->rx_desc_buf[rx_desc->pool_id];
  3083. msdu = rx_desc->nbuf;
  3084. /*
  3085. * this is a unlikely scenario where the host is reaping
  3086. * a descriptor which it already reaped just a while ago
  3087. * but is yet to replenish it back to HW.
  3088. */
  3089. if (qdf_unlikely(!rx_desc->in_use) ||
  3090. qdf_unlikely(!msdu)) {
  3091. dp_rx_err_info_rl("Reaping rx_desc not in use!");
  3092. continue;
  3093. }
  3094. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  3095. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, msdu);
  3096. rx_desc->unmapped = 1;
  3097. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  3098. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  3099. rx_desc->pool_id);
  3100. rx_bufs_used[rx_desc->pool_id]++;
  3101. dp_rx_add_to_free_desc_list(head,
  3102. tail, rx_desc);
  3103. }
  3104. }
  3105. /*
  3106. * Store the current link buffer into to the local structure
  3107. * to be used for release purpose.
  3108. */
  3109. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  3110. buf_info.paddr, buf_info.sw_cookie,
  3111. buf_info.rbm);
  3112. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  3113. &buf_info);
  3114. dp_rx_link_desc_return_by_addr(soc, (hal_buff_addrinfo_t)
  3115. rx_link_buf_info,
  3116. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  3117. } while (buf_info.paddr);
  3118. }
  3119. /*
  3120. *
  3121. * dp_handle_wbm_internal_error() - handles wbm_internal_error case
  3122. *
  3123. * @soc: core DP main context
  3124. * @hal_desc: hal descriptor
  3125. * @buf_type: indicates if the buffer is of type link disc or msdu
  3126. * Return: None
  3127. *
  3128. * wbm_internal_error is seen in following scenarios :
  3129. *
  3130. * 1. Null pointers detected in WBM_RELEASE_RING descriptors
  3131. * 2. Null pointers detected during delinking process
  3132. *
  3133. * Some null pointer cases:
  3134. *
  3135. * a. MSDU buffer pointer is NULL
  3136. * b. Next_MSDU_Link_Desc pointer is NULL, with no last msdu flag
  3137. * c. MSDU buffer pointer is NULL or Next_Link_Desc pointer is NULL
  3138. */
  3139. void
  3140. dp_handle_wbm_internal_error(struct dp_soc *soc, void *hal_desc,
  3141. uint32_t buf_type)
  3142. {
  3143. struct hal_buf_info buf_info = {0};
  3144. struct dp_rx_desc *rx_desc = NULL;
  3145. struct rx_desc_pool *rx_desc_pool;
  3146. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = {0};
  3147. union dp_rx_desc_list_elem_t *head = NULL;
  3148. union dp_rx_desc_list_elem_t *tail = NULL;
  3149. uint8_t pool_id;
  3150. uint8_t mac_id;
  3151. hal_rx_reo_buf_paddr_get(soc->hal_soc, hal_desc, &buf_info);
  3152. if (!buf_info.paddr) {
  3153. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_BUFFER], 1);
  3154. return;
  3155. }
  3156. /* buffer_addr_info is the first element of ring_desc */
  3157. hal_rx_buf_cookie_rbm_get(soc->hal_soc, (uint32_t *)hal_desc,
  3158. &buf_info);
  3159. pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(buf_info.sw_cookie);
  3160. if (buf_type == HAL_WBM_RELEASE_RING_2_BUFFER_TYPE) {
  3161. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_MSDU_BUFF], 1);
  3162. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  3163. soc,
  3164. buf_info.sw_cookie);
  3165. if (rx_desc && rx_desc->nbuf) {
  3166. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  3167. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  3168. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool,
  3169. rx_desc->nbuf);
  3170. rx_desc->unmapped = 1;
  3171. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  3172. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  3173. rx_desc->pool_id);
  3174. dp_rx_add_to_free_desc_list(&head,
  3175. &tail,
  3176. rx_desc);
  3177. rx_bufs_reaped[rx_desc->pool_id]++;
  3178. }
  3179. } else if (buf_type == HAL_WBM_RELEASE_RING_2_DESC_TYPE) {
  3180. dp_wbm_int_err_mpdu_pop(soc, pool_id, hal_desc,
  3181. &head, &tail, rx_bufs_reaped);
  3182. }
  3183. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  3184. struct rx_desc_pool *rx_desc_pool;
  3185. struct dp_srng *dp_rxdma_srng;
  3186. if (!rx_bufs_reaped[mac_id])
  3187. continue;
  3188. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_BUFF_REAPED], 1);
  3189. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  3190. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  3191. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  3192. rx_desc_pool,
  3193. rx_bufs_reaped[mac_id],
  3194. &head, &tail, false);
  3195. }
  3196. }
  3197. #endif /* QCA_HOST_MODE_WIFI_DISABLED */