wcd934x-routing.h 48 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235
  1. /*
  2. * Copyright (c) 2015-2017, The Linux Foundation. All rights reserved.
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 and
  6. * only version 2 as published by the Free Software Foundation.
  7. *
  8. * This program is distributed in the hope that it will be useful,
  9. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. * GNU General Public License for more details.
  12. */
  13. #ifndef WCD934X_ROUTING_H
  14. #define WCD934X_ROUTING_H
  15. #include <sound/soc-dapm.h>
  16. const struct snd_soc_dapm_route tavil_slim_audio_map[] = {
  17. /* Virtual input widgets */
  18. {"AIF1 CAP", NULL, "AIF1_CAP Mixer"},
  19. {"AIF2 CAP", NULL, "AIF2_CAP Mixer"},
  20. {"AIF3 CAP", NULL, "AIF3_CAP Mixer"},
  21. {"AIF4 MAD", NULL, "AIF4_MAD Mixer"},
  22. /* Virtual input widget Mixer */
  23. {"AIF1_CAP Mixer", "SLIM TX0", "SLIM TX0"},
  24. {"AIF1_CAP Mixer", "SLIM TX1", "SLIM TX1"},
  25. {"AIF1_CAP Mixer", "SLIM TX2", "SLIM TX2"},
  26. {"AIF1_CAP Mixer", "SLIM TX3", "SLIM TX3"},
  27. {"AIF1_CAP Mixer", "SLIM TX4", "SLIM TX4"},
  28. {"AIF1_CAP Mixer", "SLIM TX5", "SLIM TX5"},
  29. {"AIF1_CAP Mixer", "SLIM TX6", "SLIM TX6"},
  30. {"AIF1_CAP Mixer", "SLIM TX7", "SLIM TX7"},
  31. {"AIF1_CAP Mixer", "SLIM TX8", "SLIM TX8"},
  32. {"AIF1_CAP Mixer", "SLIM TX9", "SLIM TX9"},
  33. {"AIF1_CAP Mixer", "SLIM TX10", "SLIM TX10"},
  34. {"AIF1_CAP Mixer", "SLIM TX11", "SLIM TX11"},
  35. {"AIF1_CAP Mixer", "SLIM TX13", "SLIM TX13"},
  36. {"AIF2_CAP Mixer", "SLIM TX0", "SLIM TX0"},
  37. {"AIF2_CAP Mixer", "SLIM TX1", "SLIM TX1"},
  38. {"AIF2_CAP Mixer", "SLIM TX2", "SLIM TX2"},
  39. {"AIF2_CAP Mixer", "SLIM TX3", "SLIM TX3"},
  40. {"AIF2_CAP Mixer", "SLIM TX4", "SLIM TX4"},
  41. {"AIF2_CAP Mixer", "SLIM TX5", "SLIM TX5"},
  42. {"AIF2_CAP Mixer", "SLIM TX6", "SLIM TX6"},
  43. {"AIF2_CAP Mixer", "SLIM TX7", "SLIM TX7"},
  44. {"AIF2_CAP Mixer", "SLIM TX8", "SLIM TX8"},
  45. {"AIF2_CAP Mixer", "SLIM TX9", "SLIM TX9"},
  46. {"AIF2_CAP Mixer", "SLIM TX10", "SLIM TX10"},
  47. {"AIF2_CAP Mixer", "SLIM TX11", "SLIM TX11"},
  48. {"AIF2_CAP Mixer", "SLIM TX13", "SLIM TX13"},
  49. {"AIF3_CAP Mixer", "SLIM TX0", "SLIM TX0"},
  50. {"AIF3_CAP Mixer", "SLIM TX1", "SLIM TX1"},
  51. {"AIF3_CAP Mixer", "SLIM TX2", "SLIM TX2"},
  52. {"AIF3_CAP Mixer", "SLIM TX3", "SLIM TX3"},
  53. {"AIF3_CAP Mixer", "SLIM TX4", "SLIM TX4"},
  54. {"AIF3_CAP Mixer", "SLIM TX5", "SLIM TX5"},
  55. {"AIF3_CAP Mixer", "SLIM TX6", "SLIM TX6"},
  56. {"AIF3_CAP Mixer", "SLIM TX7", "SLIM TX7"},
  57. {"AIF3_CAP Mixer", "SLIM TX8", "SLIM TX8"},
  58. {"AIF3_CAP Mixer", "SLIM TX9", "SLIM TX9"},
  59. {"AIF3_CAP Mixer", "SLIM TX10", "SLIM TX10"},
  60. {"AIF3_CAP Mixer", "SLIM TX11", "SLIM TX11"},
  61. {"AIF3_CAP Mixer", "SLIM TX13", "SLIM TX13"},
  62. {"AIF4_MAD Mixer", "SLIM TX13", "SLIM TX13"},
  63. {"SLIM RX0 MUX", "AIF1_PB", "AIF1 PB"},
  64. {"SLIM RX1 MUX", "AIF1_PB", "AIF1 PB"},
  65. {"SLIM RX2 MUX", "AIF1_PB", "AIF1 PB"},
  66. {"SLIM RX3 MUX", "AIF1_PB", "AIF1 PB"},
  67. {"SLIM RX4 MUX", "AIF1_PB", "AIF1 PB"},
  68. {"SLIM RX5 MUX", "AIF1_PB", "AIF1 PB"},
  69. {"SLIM RX6 MUX", "AIF1_PB", "AIF1 PB"},
  70. {"SLIM RX7 MUX", "AIF1_PB", "AIF1 PB"},
  71. {"SLIM RX0 MUX", "AIF2_PB", "AIF2 PB"},
  72. {"SLIM RX1 MUX", "AIF2_PB", "AIF2 PB"},
  73. {"SLIM RX2 MUX", "AIF2_PB", "AIF2 PB"},
  74. {"SLIM RX3 MUX", "AIF2_PB", "AIF2 PB"},
  75. {"SLIM RX4 MUX", "AIF2_PB", "AIF2 PB"},
  76. {"SLIM RX5 MUX", "AIF2_PB", "AIF2 PB"},
  77. {"SLIM RX6 MUX", "AIF2_PB", "AIF2 PB"},
  78. {"SLIM RX7 MUX", "AIF2_PB", "AIF2 PB"},
  79. {"SLIM RX0 MUX", "AIF3_PB", "AIF3 PB"},
  80. {"SLIM RX1 MUX", "AIF3_PB", "AIF3 PB"},
  81. {"SLIM RX2 MUX", "AIF3_PB", "AIF3 PB"},
  82. {"SLIM RX3 MUX", "AIF3_PB", "AIF3 PB"},
  83. {"SLIM RX4 MUX", "AIF3_PB", "AIF3 PB"},
  84. {"SLIM RX5 MUX", "AIF3_PB", "AIF3 PB"},
  85. {"SLIM RX6 MUX", "AIF3_PB", "AIF3 PB"},
  86. {"SLIM RX7 MUX", "AIF3_PB", "AIF3 PB"},
  87. {"SLIM RX0 MUX", "AIF4_PB", "AIF4 PB"},
  88. {"SLIM RX1 MUX", "AIF4_PB", "AIF4 PB"},
  89. {"SLIM RX2 MUX", "AIF4_PB", "AIF4 PB"},
  90. {"SLIM RX3 MUX", "AIF4_PB", "AIF4 PB"},
  91. {"SLIM RX4 MUX", "AIF4_PB", "AIF4 PB"},
  92. {"SLIM RX5 MUX", "AIF4_PB", "AIF4 PB"},
  93. {"SLIM RX6 MUX", "AIF4_PB", "AIF4 PB"},
  94. {"SLIM RX7 MUX", "AIF4_PB", "AIF4 PB"},
  95. {"SLIM RX0", NULL, "SLIM RX0 MUX"},
  96. {"SLIM RX1", NULL, "SLIM RX1 MUX"},
  97. {"SLIM RX2", NULL, "SLIM RX2 MUX"},
  98. {"SLIM RX3", NULL, "SLIM RX3 MUX"},
  99. {"SLIM RX4", NULL, "SLIM RX4 MUX"},
  100. {"SLIM RX5", NULL, "SLIM RX5 MUX"},
  101. {"SLIM RX6", NULL, "SLIM RX6 MUX"},
  102. {"SLIM RX7", NULL, "SLIM RX7 MUX"},
  103. };
  104. const struct snd_soc_dapm_route tavil_audio_map[] = {
  105. /* WDMA3 */
  106. {"WDMA3 PORT0 MUX", "DEC0", "ADC MUX0"},
  107. {"WDMA3 PORT0 MUX", "RX_MIX_TX0", "RX MIX TX0 MUX"},
  108. {"WDMA3 PORT1 MUX", "DEC1", "ADC MUX1"},
  109. {"WDMA3 PORT1 MUX", "RX_MIX_TX1", "RX MIX TX1 MUX"},
  110. {"WDMA3 PORT2 MUX", "DEC2", "ADC MUX2"},
  111. {"WDMA3 PORT2 MUX", "RX_MIX_TX2", "RX MIX TX2 MUX"},
  112. {"WDMA3 PORT3 MUX", "DEC3", "ADC MUX3"},
  113. {"WDMA3 PORT3 MUX", "RX_MIX_TX3", "RX MIX TX3 MUX"},
  114. {"WDMA3 PORT4 MUX", "DEC4", "ADC MUX4"},
  115. {"WDMA3 PORT4 MUX", "RX_MIX_TX4", "RX MIX TX4 MUX"},
  116. {"WDMA3 PORT5 MUX", "DEC5", "ADC MUX5"},
  117. {"WDMA3 PORT5 MUX", "RX_MIX_TX5", "RX MIX TX5 MUX"},
  118. {"WDMA3 PORT6 MUX", "DEC6", "ADC MUX6"},
  119. {"WDMA3 PORT6 MUX", "RX_MIX_TX6", "RX MIX TX6 MUX"},
  120. {"WDMA3 CH0 MUX", "PORT_0", "WDMA3 PORT0 MUX"},
  121. {"WDMA3 CH0 MUX", "PORT_1", "WDMA3 PORT1 MUX"},
  122. {"WDMA3 CH0 MUX", "PORT_2", "WDMA3 PORT2 MUX"},
  123. {"WDMA3 CH0 MUX", "PORT_3", "WDMA3 PORT3 MUX"},
  124. {"WDMA3 CH0 MUX", "PORT_4", "WDMA3 PORT4 MUX"},
  125. {"WDMA3 CH0 MUX", "PORT_5", "WDMA3 PORT5 MUX"},
  126. {"WDMA3 CH0 MUX", "PORT_6", "WDMA3 PORT6 MUX"},
  127. {"WDMA3 CH0 MUX", "PORT_7", "ADC MUX7"},
  128. {"WDMA3 CH0 MUX", "PORT_8", "ADC MUX8"},
  129. {"WDMA3 CH1 MUX", "PORT_0", "WDMA3 PORT0 MUX"},
  130. {"WDMA3 CH1 MUX", "PORT_1", "WDMA3 PORT1 MUX"},
  131. {"WDMA3 CH1 MUX", "PORT_2", "WDMA3 PORT2 MUX"},
  132. {"WDMA3 CH1 MUX", "PORT_3", "WDMA3 PORT3 MUX"},
  133. {"WDMA3 CH1 MUX", "PORT_4", "WDMA3 PORT4 MUX"},
  134. {"WDMA3 CH1 MUX", "PORT_5", "WDMA3 PORT5 MUX"},
  135. {"WDMA3 CH1 MUX", "PORT_6", "WDMA3 PORT6 MUX"},
  136. {"WDMA3 CH1 MUX", "PORT_7", "ADC MUX7"},
  137. {"WDMA3 CH1 MUX", "PORT_8", "ADC MUX8"},
  138. {"WDMA3 CH2 MUX", "PORT_0", "WDMA3 PORT0 MUX"},
  139. {"WDMA3 CH2 MUX", "PORT_1", "WDMA3 PORT1 MUX"},
  140. {"WDMA3 CH2 MUX", "PORT_2", "WDMA3 PORT2 MUX"},
  141. {"WDMA3 CH2 MUX", "PORT_3", "WDMA3 PORT3 MUX"},
  142. {"WDMA3 CH2 MUX", "PORT_4", "WDMA3 PORT4 MUX"},
  143. {"WDMA3 CH2 MUX", "PORT_5", "WDMA3 PORT5 MUX"},
  144. {"WDMA3 CH2 MUX", "PORT_6", "WDMA3 PORT6 MUX"},
  145. {"WDMA3 CH2 MUX", "PORT_7", "ADC MUX7"},
  146. {"WDMA3 CH2 MUX", "PORT_8", "ADC MUX8"},
  147. {"WDMA3 CH3 MUX", "PORT_0", "WDMA3 PORT0 MUX"},
  148. {"WDMA3 CH3 MUX", "PORT_1", "WDMA3 PORT1 MUX"},
  149. {"WDMA3 CH3 MUX", "PORT_2", "WDMA3 PORT2 MUX"},
  150. {"WDMA3 CH3 MUX", "PORT_3", "WDMA3 PORT3 MUX"},
  151. {"WDMA3 CH3 MUX", "PORT_4", "WDMA3 PORT4 MUX"},
  152. {"WDMA3 CH3 MUX", "PORT_5", "WDMA3 PORT5 MUX"},
  153. {"WDMA3 CH3 MUX", "PORT_6", "WDMA3 PORT6 MUX"},
  154. {"WDMA3 CH3 MUX", "PORT_7", "ADC MUX7"},
  155. {"WDMA3 CH3 MUX", "PORT_8", "ADC MUX8"},
  156. {"WDMA3_CH_MIXER", NULL, "WDMA3 CH0 MUX"},
  157. {"WDMA3_CH_MIXER", NULL, "WDMA3 CH1 MUX"},
  158. {"WDMA3_CH_MIXER", NULL, "WDMA3 CH2 MUX"},
  159. {"WDMA3_CH_MIXER", NULL, "WDMA3 CH3 MUX"},
  160. {"WDMA3_ON_OFF", "Switch", "WDMA3_CH_MIXER"},
  161. {"WDMA3_OUT", NULL, "WDMA3_ON_OFF"},
  162. /* MAD */
  163. {"MAD_SEL MUX", "SPE", "MAD_CPE_INPUT"},
  164. {"MAD_SEL MUX", "MSM", "MADINPUT"},
  165. {"MAD_INP MUX", "MAD", "MAD_SEL MUX"},
  166. {"MAD_INP MUX", "DEC1", "ADC MUX1"},
  167. {"MAD_BROADCAST", "Switch", "MAD_INP MUX"},
  168. {"MAD_CPE1", "Switch", "MAD_INP MUX"},
  169. {"MAD_CPE2", "Switch", "MAD_INP MUX"},
  170. {"MAD_CPE_OUT1", NULL, "MAD_CPE1"},
  171. {"MAD_CPE_OUT2", NULL, "MAD_CPE2"},
  172. /* VI Feedback */
  173. {"AIF4_VI Mixer", "SPKR_VI_1", "VIINPUT"},
  174. {"AIF4_VI Mixer", "SPKR_VI_2", "VIINPUT"},
  175. {"AIF4 VI", NULL, "AIF4_VI Mixer"},
  176. /* CDC Tx interface with SLIMBUS */
  177. {"SLIM TX0", NULL, "CDC_IF TX0 MUX"},
  178. {"SLIM TX1", NULL, "CDC_IF TX1 MUX"},
  179. {"SLIM TX2", NULL, "CDC_IF TX2 MUX"},
  180. {"SLIM TX3", NULL, "CDC_IF TX3 MUX"},
  181. {"SLIM TX4", NULL, "CDC_IF TX4 MUX"},
  182. {"SLIM TX5", NULL, "CDC_IF TX5 MUX"},
  183. {"SLIM TX6", NULL, "CDC_IF TX6 MUX"},
  184. {"SLIM TX7", NULL, "CDC_IF TX7 MUX"},
  185. {"SLIM TX8", NULL, "CDC_IF TX8 MUX"},
  186. {"SLIM TX9", NULL, "CDC_IF TX9 MUX"},
  187. {"SLIM TX10", NULL, "CDC_IF TX10 MUX"},
  188. {"SLIM TX11", NULL, "CDC_IF TX11 MUX"},
  189. {"SLIM TX13", NULL, "CDC_IF TX13 MUX"},
  190. {"CDC_IF TX0 MUX", "DEC0", "ADC MUX0"},
  191. {"CDC_IF TX0 MUX", "RX_MIX_TX0", "RX MIX TX0 MUX"},
  192. {"CDC_IF TX0 MUX", "DEC0_192", "ADC US MUX0"},
  193. {"CDC_IF TX1 MUX", "DEC1", "ADC MUX1"},
  194. {"CDC_IF TX1 MUX", "RX_MIX_TX1", "RX MIX TX1 MUX"},
  195. {"CDC_IF TX1 MUX", "DEC1_192", "ADC US MUX1"},
  196. {"CDC_IF TX2 MUX", "DEC2", "ADC MUX2"},
  197. {"CDC_IF TX2 MUX", "RX_MIX_TX2", "RX MIX TX2 MUX"},
  198. {"CDC_IF TX2 MUX", "DEC2_192", "ADC US MUX2"},
  199. {"CDC_IF TX3 MUX", "DEC3", "ADC MUX3"},
  200. {"CDC_IF TX3 MUX", "RX_MIX_TX3", "RX MIX TX3 MUX"},
  201. {"CDC_IF TX3 MUX", "DEC3_192", "ADC US MUX3"},
  202. {"CDC_IF TX4 MUX", "DEC4", "ADC MUX4"},
  203. {"CDC_IF TX4 MUX", "RX_MIX_TX4", "RX MIX TX4 MUX"},
  204. {"CDC_IF TX4 MUX", "DEC4_192", "ADC US MUX4"},
  205. {"CDC_IF TX5 MUX", "DEC5", "ADC MUX5"},
  206. {"CDC_IF TX5 MUX", "RX_MIX_TX5", "RX MIX TX5 MUX"},
  207. {"CDC_IF TX5 MUX", "DEC5_192", "ADC US MUX5"},
  208. {"CDC_IF TX6 MUX", "DEC6", "ADC MUX6"},
  209. {"CDC_IF TX6 MUX", "RX_MIX_TX6", "RX MIX TX6 MUX"},
  210. {"CDC_IF TX6 MUX", "DEC6_192", "ADC US MUX6"},
  211. {"CDC_IF TX7 MUX", "DEC7", "ADC MUX7"},
  212. {"CDC_IF TX7 MUX", "RX_MIX_TX7", "RX MIX TX7 MUX"},
  213. {"CDC_IF TX7 MUX", "DEC7_192", "ADC US MUX7"},
  214. {"CDC_IF TX8 MUX", "DEC8", "ADC MUX8"},
  215. {"CDC_IF TX8 MUX", "RX_MIX_TX8", "RX MIX TX8 MUX"},
  216. {"CDC_IF TX8 MUX", "DEC8_192", "ADC US MUX8"},
  217. {"CDC_IF TX9 MUX", "DEC7", "ADC MUX7"},
  218. {"CDC_IF TX9 MUX", "DEC7_192", "ADC US MUX7"},
  219. {"CDC_IF TX10 MUX", "DEC6", "ADC MUX6"},
  220. {"CDC_IF TX10 MUX", "DEC6_192", "ADC US MUX6"},
  221. {"CDC_IF TX11 MUX", "DEC_0_5", "CDC_IF TX11 INP1 MUX"},
  222. {"CDC_IF TX11 MUX", "DEC_9_12", "CDC_IF TX11 INP1 MUX"},
  223. {"CDC_IF TX11 INP1 MUX", "DEC0", "ADC MUX0"},
  224. {"CDC_IF TX11 INP1 MUX", "DEC1", "ADC MUX1"},
  225. {"CDC_IF TX11 INP1 MUX", "DEC2", "ADC MUX2"},
  226. {"CDC_IF TX11 INP1 MUX", "DEC3", "ADC MUX3"},
  227. {"CDC_IF TX11 INP1 MUX", "DEC4", "ADC MUX4"},
  228. {"CDC_IF TX11 INP1 MUX", "DEC5", "ADC MUX5"},
  229. {"CDC_IF TX11 INP1 MUX", "RX_MIX_TX5", "RX MIX TX5 MUX"},
  230. {"CDC_IF TX13 MUX", "MAD_BRDCST", "MAD_BROADCAST"},
  231. {"CDC_IF TX13 MUX", "CDC_DEC_5", "CDC_IF TX13 INP1 MUX"},
  232. {"CDC_IF TX13 INP1 MUX", "DEC5", "ADC MUX5"},
  233. {"CDC_IF TX13 INP1 MUX", "DEC5_192", "ADC US MUX5"},
  234. {"RX MIX TX0 MUX", "RX_MIX0", "RX INT0 SEC MIX"},
  235. {"RX MIX TX0 MUX", "RX_MIX1", "RX INT1 SEC MIX"},
  236. {"RX MIX TX0 MUX", "RX_MIX2", "RX INT2 SEC MIX"},
  237. {"RX MIX TX0 MUX", "RX_MIX3", "RX INT3 SEC MIX"},
  238. {"RX MIX TX0 MUX", "RX_MIX4", "RX INT4 SEC MIX"},
  239. {"RX MIX TX0 MUX", "RX_MIX7", "RX INT7 SEC MIX"},
  240. {"RX MIX TX0 MUX", "RX_MIX8", "RX INT8 SEC MIX"},
  241. {"RX MIX TX1 MUX", "RX_MIX0", "RX INT0 SEC MIX"},
  242. {"RX MIX TX1 MUX", "RX_MIX1", "RX INT1 SEC MIX"},
  243. {"RX MIX TX1 MUX", "RX_MIX2", "RX INT2 SEC MIX"},
  244. {"RX MIX TX1 MUX", "RX_MIX3", "RX INT3 SEC MIX"},
  245. {"RX MIX TX1 MUX", "RX_MIX4", "RX INT4 SEC MIX"},
  246. {"RX MIX TX1 MUX", "RX_MIX7", "RX INT7 SEC MIX"},
  247. {"RX MIX TX1 MUX", "RX_MIX8", "RX INT8 SEC MIX"},
  248. {"RX MIX TX2 MUX", "RX_MIX0", "RX INT0 SEC MIX"},
  249. {"RX MIX TX2 MUX", "RX_MIX1", "RX INT1 SEC MIX"},
  250. {"RX MIX TX2 MUX", "RX_MIX2", "RX INT2 SEC MIX"},
  251. {"RX MIX TX2 MUX", "RX_MIX3", "RX INT3 SEC MIX"},
  252. {"RX MIX TX2 MUX", "RX_MIX4", "RX INT4 SEC MIX"},
  253. {"RX MIX TX2 MUX", "RX_MIX7", "RX INT7 SEC MIX"},
  254. {"RX MIX TX2 MUX", "RX_MIX8", "RX INT8 SEC MIX"},
  255. {"RX MIX TX3 MUX", "RX_MIX0", "RX INT0 SEC MIX"},
  256. {"RX MIX TX3 MUX", "RX_MIX1", "RX INT1 SEC MIX"},
  257. {"RX MIX TX3 MUX", "RX_MIX2", "RX INT2 SEC MIX"},
  258. {"RX MIX TX3 MUX", "RX_MIX3", "RX INT3 SEC MIX"},
  259. {"RX MIX TX3 MUX", "RX_MIX4", "RX INT4 SEC MIX"},
  260. {"RX MIX TX3 MUX", "RX_MIX7", "RX INT7 SEC MIX"},
  261. {"RX MIX TX3 MUX", "RX_MIX8", "RX INT8 SEC MIX"},
  262. {"RX MIX TX4 MUX", "RX_MIX0", "RX INT0 SEC MIX"},
  263. {"RX MIX TX4 MUX", "RX_MIX1", "RX INT1 SEC MIX"},
  264. {"RX MIX TX4 MUX", "RX_MIX2", "RX INT2 SEC MIX"},
  265. {"RX MIX TX4 MUX", "RX_MIX3", "RX INT3 SEC MIX"},
  266. {"RX MIX TX4 MUX", "RX_MIX4", "RX INT4 SEC MIX"},
  267. {"RX MIX TX4 MUX", "RX_MIX7", "RX INT7 SEC MIX"},
  268. {"RX MIX TX4 MUX", "RX_MIX8", "RX INT8 SEC MIX"},
  269. {"RX MIX TX5 MUX", "RX_MIX0", "RX INT0 SEC MIX"},
  270. {"RX MIX TX5 MUX", "RX_MIX1", "RX INT1 SEC MIX"},
  271. {"RX MIX TX5 MUX", "RX_MIX2", "RX INT2 SEC MIX"},
  272. {"RX MIX TX5 MUX", "RX_MIX3", "RX INT3 SEC MIX"},
  273. {"RX MIX TX5 MUX", "RX_MIX4", "RX INT4 SEC MIX"},
  274. {"RX MIX TX5 MUX", "RX_MIX7", "RX INT7 SEC MIX"},
  275. {"RX MIX TX5 MUX", "RX_MIX8", "RX INT8 SEC MIX"},
  276. {"RX MIX TX6 MUX", "RX_MIX0", "RX INT0 SEC MIX"},
  277. {"RX MIX TX6 MUX", "RX_MIX1", "RX INT1 SEC MIX"},
  278. {"RX MIX TX6 MUX", "RX_MIX2", "RX INT2 SEC MIX"},
  279. {"RX MIX TX6 MUX", "RX_MIX3", "RX INT3 SEC MIX"},
  280. {"RX MIX TX6 MUX", "RX_MIX4", "RX INT4 SEC MIX"},
  281. {"RX MIX TX6 MUX", "RX_MIX7", "RX INT7 SEC MIX"},
  282. {"RX MIX TX6 MUX", "RX_MIX8", "RX INT8 SEC MIX"},
  283. {"RX MIX TX7 MUX", "RX_MIX0", "RX INT0 SEC MIX"},
  284. {"RX MIX TX7 MUX", "RX_MIX1", "RX INT1 SEC MIX"},
  285. {"RX MIX TX7 MUX", "RX_MIX2", "RX INT2 SEC MIX"},
  286. {"RX MIX TX7 MUX", "RX_MIX3", "RX INT3 SEC MIX"},
  287. {"RX MIX TX7 MUX", "RX_MIX4", "RX INT4 SEC MIX"},
  288. {"RX MIX TX7 MUX", "RX_MIX7", "RX INT7 SEC MIX"},
  289. {"RX MIX TX7 MUX", "RX_MIX8", "RX INT8 SEC MIX"},
  290. {"RX MIX TX8 MUX", "RX_MIX0", "RX INT0 SEC MIX"},
  291. {"RX MIX TX8 MUX", "RX_MIX1", "RX INT1 SEC MIX"},
  292. {"RX MIX TX8 MUX", "RX_MIX2", "RX INT2 SEC MIX"},
  293. {"RX MIX TX8 MUX", "RX_MIX3", "RX INT3 SEC MIX"},
  294. {"RX MIX TX8 MUX", "RX_MIX4", "RX INT4 SEC MIX"},
  295. {"RX MIX TX8 MUX", "RX_MIX7", "RX INT7 SEC MIX"},
  296. {"RX MIX TX8 MUX", "RX_MIX8", "RX INT8 SEC MIX"},
  297. {"ADC US MUX0", "US_Switch", "ADC MUX0"},
  298. {"ADC US MUX1", "US_Switch", "ADC MUX1"},
  299. {"ADC US MUX2", "US_Switch", "ADC MUX2"},
  300. {"ADC US MUX3", "US_Switch", "ADC MUX3"},
  301. {"ADC US MUX4", "US_Switch", "ADC MUX4"},
  302. {"ADC US MUX5", "US_Switch", "ADC MUX5"},
  303. {"ADC US MUX6", "US_Switch", "ADC MUX6"},
  304. {"ADC US MUX7", "US_Switch", "ADC MUX7"},
  305. {"ADC US MUX8", "US_Switch", "ADC MUX8"},
  306. {"ADC MUX0", "DMIC", "DMIC MUX0"},
  307. {"ADC MUX0", "AMIC", "AMIC MUX0"},
  308. {"ADC MUX1", "DMIC", "DMIC MUX1"},
  309. {"ADC MUX1", "AMIC", "AMIC MUX1"},
  310. {"ADC MUX2", "DMIC", "DMIC MUX2"},
  311. {"ADC MUX2", "AMIC", "AMIC MUX2"},
  312. {"ADC MUX3", "DMIC", "DMIC MUX3"},
  313. {"ADC MUX3", "AMIC", "AMIC MUX3"},
  314. {"ADC MUX4", "DMIC", "DMIC MUX4"},
  315. {"ADC MUX4", "AMIC", "AMIC MUX4"},
  316. {"ADC MUX5", "DMIC", "DMIC MUX5"},
  317. {"ADC MUX5", "AMIC", "AMIC MUX5"},
  318. {"ADC MUX6", "DMIC", "DMIC MUX6"},
  319. {"ADC MUX6", "AMIC", "AMIC MUX6"},
  320. {"ADC MUX7", "DMIC", "DMIC MUX7"},
  321. {"ADC MUX7", "AMIC", "AMIC MUX7"},
  322. {"ADC MUX8", "DMIC", "DMIC MUX8"},
  323. {"ADC MUX8", "AMIC", "AMIC MUX8"},
  324. {"ADC MUX10", "DMIC", "DMIC MUX10"},
  325. {"ADC MUX10", "AMIC", "AMIC MUX10"},
  326. {"ADC MUX11", "DMIC", "DMIC MUX11"},
  327. {"ADC MUX11", "AMIC", "AMIC MUX11"},
  328. {"ADC MUX12", "DMIC", "DMIC MUX12"},
  329. {"ADC MUX12", "AMIC", "AMIC MUX12"},
  330. {"ADC MUX13", "DMIC", "DMIC MUX13"},
  331. {"ADC MUX13", "AMIC", "AMIC MUX13"},
  332. {"ADC MUX0", "ANC_FB_TUNE1", "ADC MUX10"},
  333. {"ADC MUX0", "ANC_FB_TUNE1", "ADC MUX11"},
  334. {"ADC MUX0", "ANC_FB_TUNE2", "ADC MUX12"},
  335. {"ADC MUX0", "ANC_FB_TUNE2", "ADC MUX13"},
  336. {"ADC MUX1", "ANC_FB_TUNE1", "ADC MUX10"},
  337. {"ADC MUX1", "ANC_FB_TUNE1", "ADC MUX11"},
  338. {"ADC MUX1", "ANC_FB_TUNE2", "ADC MUX12"},
  339. {"ADC MUX1", "ANC_FB_TUNE2", "ADC MUX13"},
  340. {"ADC MUX2", "ANC_FB_TUNE1", "ADC MUX10"},
  341. {"ADC MUX2", "ANC_FB_TUNE1", "ADC MUX11"},
  342. {"ADC MUX2", "ANC_FB_TUNE2", "ADC MUX12"},
  343. {"ADC MUX2", "ANC_FB_TUNE2", "ADC MUX13"},
  344. {"ADC MUX3", "ANC_FB_TUNE1", "ADC MUX10"},
  345. {"ADC MUX3", "ANC_FB_TUNE1", "ADC MUX11"},
  346. {"ADC MUX3", "ANC_FB_TUNE2", "ADC MUX12"},
  347. {"ADC MUX3", "ANC_FB_TUNE2", "ADC MUX13"},
  348. {"ADC MUX4", "ANC_FB_TUNE1", "ADC MUX10"},
  349. {"ADC MUX4", "ANC_FB_TUNE1", "ADC MUX11"},
  350. {"ADC MUX4", "ANC_FB_TUNE2", "ADC MUX12"},
  351. {"ADC MUX4", "ANC_FB_TUNE2", "ADC MUX13"},
  352. {"ADC MUX5", "ANC_FB_TUNE1", "ADC MUX10"},
  353. {"ADC MUX5", "ANC_FB_TUNE1", "ADC MUX11"},
  354. {"ADC MUX5", "ANC_FB_TUNE2", "ADC MUX12"},
  355. {"ADC MUX5", "ANC_FB_TUNE2", "ADC MUX13"},
  356. {"ADC MUX6", "ANC_FB_TUNE1", "ADC MUX10"},
  357. {"ADC MUX6", "ANC_FB_TUNE1", "ADC MUX11"},
  358. {"ADC MUX6", "ANC_FB_TUNE2", "ADC MUX12"},
  359. {"ADC MUX6", "ANC_FB_TUNE2", "ADC MUX13"},
  360. {"ADC MUX7", "ANC_FB_TUNE1", "ADC MUX10"},
  361. {"ADC MUX7", "ANC_FB_TUNE1", "ADC MUX11"},
  362. {"ADC MUX7", "ANC_FB_TUNE2", "ADC MUX12"},
  363. {"ADC MUX7", "ANC_FB_TUNE2", "ADC MUX13"},
  364. {"ADC MUX8", "ANC_FB_TUNE1", "ADC MUX10"},
  365. {"ADC MUX8", "ANC_FB_TUNE1", "ADC MUX11"},
  366. {"ADC MUX8", "ANC_FB_TUNE2", "ADC MUX12"},
  367. {"ADC MUX8", "ANC_FB_TUNE2", "ADC MUX13"},
  368. {"DMIC MUX0", "DMIC0", "DMIC0"},
  369. {"DMIC MUX0", "DMIC1", "DMIC1"},
  370. {"DMIC MUX0", "DMIC2", "DMIC2"},
  371. {"DMIC MUX0", "DMIC3", "DMIC3"},
  372. {"DMIC MUX0", "DMIC4", "DMIC4"},
  373. {"DMIC MUX0", "DMIC5", "DMIC5"},
  374. {"AMIC MUX0", "ADC1", "ADC1"},
  375. {"AMIC MUX0", "ADC2", "ADC2"},
  376. {"AMIC MUX0", "ADC3", "ADC3"},
  377. {"AMIC MUX0", "ADC4", "ADC4"},
  378. {"DMIC MUX1", "DMIC0", "DMIC0"},
  379. {"DMIC MUX1", "DMIC1", "DMIC1"},
  380. {"DMIC MUX1", "DMIC2", "DMIC2"},
  381. {"DMIC MUX1", "DMIC3", "DMIC3"},
  382. {"DMIC MUX1", "DMIC4", "DMIC4"},
  383. {"DMIC MUX1", "DMIC5", "DMIC5"},
  384. {"AMIC MUX1", "ADC1", "ADC1"},
  385. {"AMIC MUX1", "ADC2", "ADC2"},
  386. {"AMIC MUX1", "ADC3", "ADC3"},
  387. {"AMIC MUX1", "ADC4", "ADC4"},
  388. {"DMIC MUX2", "DMIC0", "DMIC0"},
  389. {"DMIC MUX2", "DMIC1", "DMIC1"},
  390. {"DMIC MUX2", "DMIC2", "DMIC2"},
  391. {"DMIC MUX2", "DMIC3", "DMIC3"},
  392. {"DMIC MUX2", "DMIC4", "DMIC4"},
  393. {"DMIC MUX2", "DMIC5", "DMIC5"},
  394. {"AMIC MUX2", "ADC1", "ADC1"},
  395. {"AMIC MUX2", "ADC2", "ADC2"},
  396. {"AMIC MUX2", "ADC3", "ADC3"},
  397. {"AMIC MUX2", "ADC4", "ADC4"},
  398. {"DMIC MUX3", "DMIC0", "DMIC0"},
  399. {"DMIC MUX3", "DMIC1", "DMIC1"},
  400. {"DMIC MUX3", "DMIC2", "DMIC2"},
  401. {"DMIC MUX3", "DMIC3", "DMIC3"},
  402. {"DMIC MUX3", "DMIC4", "DMIC4"},
  403. {"DMIC MUX3", "DMIC5", "DMIC5"},
  404. {"AMIC MUX3", "ADC1", "ADC1"},
  405. {"AMIC MUX3", "ADC2", "ADC2"},
  406. {"AMIC MUX3", "ADC3", "ADC3"},
  407. {"AMIC MUX3", "ADC4", "ADC4"},
  408. {"DMIC MUX4", "DMIC0", "DMIC0"},
  409. {"DMIC MUX4", "DMIC1", "DMIC1"},
  410. {"DMIC MUX4", "DMIC2", "DMIC2"},
  411. {"DMIC MUX4", "DMIC3", "DMIC3"},
  412. {"DMIC MUX4", "DMIC4", "DMIC4"},
  413. {"DMIC MUX4", "DMIC5", "DMIC5"},
  414. {"AMIC MUX4", "ADC1", "ADC1"},
  415. {"AMIC MUX4", "ADC2", "ADC2"},
  416. {"AMIC MUX4", "ADC3", "ADC3"},
  417. {"AMIC MUX4", "ADC4", "ADC4"},
  418. {"DMIC MUX5", "DMIC0", "DMIC0"},
  419. {"DMIC MUX5", "DMIC1", "DMIC1"},
  420. {"DMIC MUX5", "DMIC2", "DMIC2"},
  421. {"DMIC MUX5", "DMIC3", "DMIC3"},
  422. {"DMIC MUX5", "DMIC4", "DMIC4"},
  423. {"DMIC MUX5", "DMIC5", "DMIC5"},
  424. {"AMIC MUX5", "ADC1", "ADC1"},
  425. {"AMIC MUX5", "ADC2", "ADC2"},
  426. {"AMIC MUX5", "ADC3", "ADC3"},
  427. {"AMIC MUX5", "ADC4", "ADC4"},
  428. {"DMIC MUX6", "DMIC0", "DMIC0"},
  429. {"DMIC MUX6", "DMIC1", "DMIC1"},
  430. {"DMIC MUX6", "DMIC2", "DMIC2"},
  431. {"DMIC MUX6", "DMIC3", "DMIC3"},
  432. {"DMIC MUX6", "DMIC4", "DMIC4"},
  433. {"DMIC MUX6", "DMIC5", "DMIC5"},
  434. {"AMIC MUX6", "ADC1", "ADC1"},
  435. {"AMIC MUX6", "ADC2", "ADC2"},
  436. {"AMIC MUX6", "ADC3", "ADC3"},
  437. {"AMIC MUX6", "ADC4", "ADC4"},
  438. {"DMIC MUX7", "DMIC0", "DMIC0"},
  439. {"DMIC MUX7", "DMIC1", "DMIC1"},
  440. {"DMIC MUX7", "DMIC2", "DMIC2"},
  441. {"DMIC MUX7", "DMIC3", "DMIC3"},
  442. {"DMIC MUX7", "DMIC4", "DMIC4"},
  443. {"DMIC MUX7", "DMIC5", "DMIC5"},
  444. {"AMIC MUX7", "ADC1", "ADC1"},
  445. {"AMIC MUX7", "ADC2", "ADC2"},
  446. {"AMIC MUX7", "ADC3", "ADC3"},
  447. {"AMIC MUX7", "ADC4", "ADC4"},
  448. {"DMIC MUX8", "DMIC0", "DMIC0"},
  449. {"DMIC MUX8", "DMIC1", "DMIC1"},
  450. {"DMIC MUX8", "DMIC2", "DMIC2"},
  451. {"DMIC MUX8", "DMIC3", "DMIC3"},
  452. {"DMIC MUX8", "DMIC4", "DMIC4"},
  453. {"DMIC MUX8", "DMIC5", "DMIC5"},
  454. {"AMIC MUX8", "ADC1", "ADC1"},
  455. {"AMIC MUX8", "ADC2", "ADC2"},
  456. {"AMIC MUX8", "ADC3", "ADC3"},
  457. {"AMIC MUX8", "ADC4", "ADC4"},
  458. {"DMIC MUX10", "DMIC0", "DMIC0"},
  459. {"DMIC MUX10", "DMIC1", "DMIC1"},
  460. {"DMIC MUX10", "DMIC2", "DMIC2"},
  461. {"DMIC MUX10", "DMIC3", "DMIC3"},
  462. {"DMIC MUX10", "DMIC4", "DMIC4"},
  463. {"DMIC MUX10", "DMIC5", "DMIC5"},
  464. {"AMIC MUX10", "ADC1", "ADC1"},
  465. {"AMIC MUX10", "ADC2", "ADC2"},
  466. {"AMIC MUX10", "ADC3", "ADC3"},
  467. {"AMIC MUX10", "ADC4", "ADC4"},
  468. {"DMIC MUX11", "DMIC0", "DMIC0"},
  469. {"DMIC MUX11", "DMIC1", "DMIC1"},
  470. {"DMIC MUX11", "DMIC2", "DMIC2"},
  471. {"DMIC MUX11", "DMIC3", "DMIC3"},
  472. {"DMIC MUX11", "DMIC4", "DMIC4"},
  473. {"DMIC MUX11", "DMIC5", "DMIC5"},
  474. {"AMIC MUX11", "ADC1", "ADC1"},
  475. {"AMIC MUX11", "ADC2", "ADC2"},
  476. {"AMIC MUX11", "ADC3", "ADC3"},
  477. {"AMIC MUX11", "ADC4", "ADC4"},
  478. {"DMIC MUX12", "DMIC0", "DMIC0"},
  479. {"DMIC MUX12", "DMIC1", "DMIC1"},
  480. {"DMIC MUX12", "DMIC2", "DMIC2"},
  481. {"DMIC MUX12", "DMIC3", "DMIC3"},
  482. {"DMIC MUX12", "DMIC4", "DMIC4"},
  483. {"DMIC MUX12", "DMIC5", "DMIC5"},
  484. {"AMIC MUX12", "ADC1", "ADC1"},
  485. {"AMIC MUX12", "ADC2", "ADC2"},
  486. {"AMIC MUX12", "ADC3", "ADC3"},
  487. {"AMIC MUX12", "ADC4", "ADC4"},
  488. {"DMIC MUX13", "DMIC0", "DMIC0"},
  489. {"DMIC MUX13", "DMIC1", "DMIC1"},
  490. {"DMIC MUX13", "DMIC2", "DMIC2"},
  491. {"DMIC MUX13", "DMIC3", "DMIC3"},
  492. {"DMIC MUX13", "DMIC4", "DMIC4"},
  493. {"DMIC MUX13", "DMIC5", "DMIC5"},
  494. {"AMIC MUX13", "ADC1", "ADC1"},
  495. {"AMIC MUX13", "ADC2", "ADC2"},
  496. {"AMIC MUX13", "ADC3", "ADC3"},
  497. {"AMIC MUX13", "ADC4", "ADC4"},
  498. {"AMIC4_5 SEL", "AMIC4", "AMIC4"},
  499. {"AMIC4_5 SEL", "AMIC5", "AMIC5"},
  500. {"ADC1", NULL, "AMIC1"},
  501. {"ADC2", NULL, "AMIC2"},
  502. {"ADC3", NULL, "AMIC3"},
  503. {"ADC4", NULL, "AMIC4_5 SEL"},
  504. /* CDC Rx interface with SLIMBUS */
  505. {"CDC_IF RX0 MUX", "SLIM RX0", "SLIM RX0"},
  506. {"CDC_IF RX1 MUX", "SLIM RX1", "SLIM RX1"},
  507. {"CDC_IF RX2 MUX", "SLIM RX2", "SLIM RX2"},
  508. {"CDC_IF RX3 MUX", "SLIM RX3", "SLIM RX3"},
  509. {"CDC_IF RX4 MUX", "SLIM RX4", "SLIM RX4"},
  510. {"CDC_IF RX5 MUX", "SLIM RX5", "SLIM RX5"},
  511. {"CDC_IF RX6 MUX", "SLIM RX6", "SLIM RX6"},
  512. {"CDC_IF RX7 MUX", "SLIM RX7", "SLIM RX7"},
  513. {"RX INT0_1 MIX1 INP0", "RX0", "CDC_IF RX0 MUX"},
  514. {"RX INT0_1 MIX1 INP0", "RX1", "CDC_IF RX1 MUX"},
  515. {"RX INT0_1 MIX1 INP0", "RX2", "CDC_IF RX2 MUX"},
  516. {"RX INT0_1 MIX1 INP0", "RX3", "CDC_IF RX3 MUX"},
  517. {"RX INT0_1 MIX1 INP0", "RX4", "CDC_IF RX4 MUX"},
  518. {"RX INT0_1 MIX1 INP0", "RX5", "CDC_IF RX5 MUX"},
  519. {"RX INT0_1 MIX1 INP0", "RX6", "CDC_IF RX6 MUX"},
  520. {"RX INT0_1 MIX1 INP0", "RX7", "CDC_IF RX7 MUX"},
  521. {"RX INT0_1 MIX1 INP0", "IIR0", "IIR0"},
  522. {"RX INT0_1 MIX1 INP0", "IIR1", "IIR1"},
  523. {"RX INT0_1 MIX1 INP1", "RX0", "CDC_IF RX0 MUX"},
  524. {"RX INT0_1 MIX1 INP1", "RX1", "CDC_IF RX1 MUX"},
  525. {"RX INT0_1 MIX1 INP1", "RX2", "CDC_IF RX2 MUX"},
  526. {"RX INT0_1 MIX1 INP1", "RX3", "CDC_IF RX3 MUX"},
  527. {"RX INT0_1 MIX1 INP1", "RX4", "CDC_IF RX4 MUX"},
  528. {"RX INT0_1 MIX1 INP1", "RX5", "CDC_IF RX5 MUX"},
  529. {"RX INT0_1 MIX1 INP1", "RX6", "CDC_IF RX6 MUX"},
  530. {"RX INT0_1 MIX1 INP1", "RX7", "CDC_IF RX7 MUX"},
  531. {"RX INT0_1 MIX1 INP1", "IIR0", "IIR0"},
  532. {"RX INT0_1 MIX1 INP1", "IIR1", "IIR1"},
  533. {"RX INT0_1 MIX1 INP2", "RX0", "CDC_IF RX0 MUX"},
  534. {"RX INT0_1 MIX1 INP2", "RX1", "CDC_IF RX1 MUX"},
  535. {"RX INT0_1 MIX1 INP2", "RX2", "CDC_IF RX2 MUX"},
  536. {"RX INT0_1 MIX1 INP2", "RX3", "CDC_IF RX3 MUX"},
  537. {"RX INT0_1 MIX1 INP2", "RX4", "CDC_IF RX4 MUX"},
  538. {"RX INT0_1 MIX1 INP2", "RX5", "CDC_IF RX5 MUX"},
  539. {"RX INT0_1 MIX1 INP2", "RX6", "CDC_IF RX6 MUX"},
  540. {"RX INT0_1 MIX1 INP2", "RX7", "CDC_IF RX7 MUX"},
  541. {"RX INT0_1 MIX1 INP2", "IIR0", "IIR0"},
  542. {"RX INT0_1 MIX1 INP2", "IIR1", "IIR1"},
  543. {"RX INT1_1 MIX1 INP0", "RX0", "CDC_IF RX0 MUX"},
  544. {"RX INT1_1 MIX1 INP0", "RX1", "CDC_IF RX1 MUX"},
  545. {"RX INT1_1 MIX1 INP0", "RX2", "CDC_IF RX2 MUX"},
  546. {"RX INT1_1 MIX1 INP0", "RX3", "CDC_IF RX3 MUX"},
  547. {"RX INT1_1 MIX1 INP0", "RX4", "CDC_IF RX4 MUX"},
  548. {"RX INT1_1 MIX1 INP0", "RX5", "CDC_IF RX5 MUX"},
  549. {"RX INT1_1 MIX1 INP0", "RX6", "CDC_IF RX6 MUX"},
  550. {"RX INT1_1 MIX1 INP0", "RX7", "CDC_IF RX7 MUX"},
  551. {"RX INT1_1 MIX1 INP0", "IIR0", "IIR0"},
  552. {"RX INT1_1 MIX1 INP0", "IIR1", "IIR1"},
  553. {"RX INT1_1 MIX1 INP1", "RX0", "CDC_IF RX0 MUX"},
  554. {"RX INT1_1 MIX1 INP1", "RX1", "CDC_IF RX1 MUX"},
  555. {"RX INT1_1 MIX1 INP1", "RX2", "CDC_IF RX2 MUX"},
  556. {"RX INT1_1 MIX1 INP1", "RX3", "CDC_IF RX3 MUX"},
  557. {"RX INT1_1 MIX1 INP1", "RX4", "CDC_IF RX4 MUX"},
  558. {"RX INT1_1 MIX1 INP1", "RX5", "CDC_IF RX5 MUX"},
  559. {"RX INT1_1 MIX1 INP1", "RX6", "CDC_IF RX6 MUX"},
  560. {"RX INT1_1 MIX1 INP1", "RX7", "CDC_IF RX7 MUX"},
  561. {"RX INT1_1 MIX1 INP1", "IIR0", "IIR0"},
  562. {"RX INT1_1 MIX1 INP1", "IIR1", "IIR1"},
  563. {"RX INT1_1 MIX1 INP2", "RX0", "CDC_IF RX0 MUX"},
  564. {"RX INT1_1 MIX1 INP2", "RX1", "CDC_IF RX1 MUX"},
  565. {"RX INT1_1 MIX1 INP2", "RX2", "CDC_IF RX2 MUX"},
  566. {"RX INT1_1 MIX1 INP2", "RX3", "CDC_IF RX3 MUX"},
  567. {"RX INT1_1 MIX1 INP2", "RX4", "CDC_IF RX4 MUX"},
  568. {"RX INT1_1 MIX1 INP2", "RX5", "CDC_IF RX5 MUX"},
  569. {"RX INT1_1 MIX1 INP2", "RX6", "CDC_IF RX6 MUX"},
  570. {"RX INT1_1 MIX1 INP2", "RX7", "CDC_IF RX7 MUX"},
  571. {"RX INT1_1 MIX1 INP2", "IIR0", "IIR0"},
  572. {"RX INT1_1 MIX1 INP2", "IIR1", "IIR1"},
  573. {"RX INT2_1 MIX1 INP0", "RX0", "CDC_IF RX0 MUX"},
  574. {"RX INT2_1 MIX1 INP0", "RX1", "CDC_IF RX1 MUX"},
  575. {"RX INT2_1 MIX1 INP0", "RX2", "CDC_IF RX2 MUX"},
  576. {"RX INT2_1 MIX1 INP0", "RX3", "CDC_IF RX3 MUX"},
  577. {"RX INT2_1 MIX1 INP0", "RX4", "CDC_IF RX4 MUX"},
  578. {"RX INT2_1 MIX1 INP0", "RX5", "CDC_IF RX5 MUX"},
  579. {"RX INT2_1 MIX1 INP0", "RX6", "CDC_IF RX6 MUX"},
  580. {"RX INT2_1 MIX1 INP0", "RX7", "CDC_IF RX7 MUX"},
  581. {"RX INT2_1 MIX1 INP0", "IIR0", "IIR0"},
  582. {"RX INT2_1 MIX1 INP0", "IIR1", "IIR1"},
  583. {"RX INT2_1 MIX1 INP1", "RX0", "CDC_IF RX0 MUX"},
  584. {"RX INT2_1 MIX1 INP1", "RX1", "CDC_IF RX1 MUX"},
  585. {"RX INT2_1 MIX1 INP1", "RX2", "CDC_IF RX2 MUX"},
  586. {"RX INT2_1 MIX1 INP1", "RX3", "CDC_IF RX3 MUX"},
  587. {"RX INT2_1 MIX1 INP1", "RX4", "CDC_IF RX4 MUX"},
  588. {"RX INT2_1 MIX1 INP1", "RX5", "CDC_IF RX5 MUX"},
  589. {"RX INT2_1 MIX1 INP1", "RX6", "CDC_IF RX6 MUX"},
  590. {"RX INT2_1 MIX1 INP1", "RX7", "CDC_IF RX7 MUX"},
  591. {"RX INT2_1 MIX1 INP1", "IIR0", "IIR0"},
  592. {"RX INT2_1 MIX1 INP1", "IIR1", "IIR1"},
  593. {"RX INT2_1 MIX1 INP2", "RX0", "CDC_IF RX0 MUX"},
  594. {"RX INT2_1 MIX1 INP2", "RX1", "CDC_IF RX1 MUX"},
  595. {"RX INT2_1 MIX1 INP2", "RX2", "CDC_IF RX2 MUX"},
  596. {"RX INT2_1 MIX1 INP2", "RX3", "CDC_IF RX3 MUX"},
  597. {"RX INT2_1 MIX1 INP2", "RX4", "CDC_IF RX4 MUX"},
  598. {"RX INT2_1 MIX1 INP2", "RX5", "CDC_IF RX5 MUX"},
  599. {"RX INT2_1 MIX1 INP2", "RX6", "CDC_IF RX6 MUX"},
  600. {"RX INT2_1 MIX1 INP2", "RX7", "CDC_IF RX7 MUX"},
  601. {"RX INT2_1 MIX1 INP2", "IIR0", "IIR0"},
  602. {"RX INT2_1 MIX1 INP2", "IIR1", "IIR1"},
  603. {"RX INT3_1 MIX1 INP0", "RX0", "CDC_IF RX0 MUX"},
  604. {"RX INT3_1 MIX1 INP0", "RX1", "CDC_IF RX1 MUX"},
  605. {"RX INT3_1 MIX1 INP0", "RX2", "CDC_IF RX2 MUX"},
  606. {"RX INT3_1 MIX1 INP0", "RX3", "CDC_IF RX3 MUX"},
  607. {"RX INT3_1 MIX1 INP0", "RX4", "CDC_IF RX4 MUX"},
  608. {"RX INT3_1 MIX1 INP0", "RX5", "CDC_IF RX5 MUX"},
  609. {"RX INT3_1 MIX1 INP0", "RX6", "CDC_IF RX6 MUX"},
  610. {"RX INT3_1 MIX1 INP0", "RX7", "CDC_IF RX7 MUX"},
  611. {"RX INT3_1 MIX1 INP0", "IIR0", "IIR0"},
  612. {"RX INT3_1 MIX1 INP0", "IIR1", "IIR1"},
  613. {"RX INT3_1 MIX1 INP1", "RX0", "CDC_IF RX0 MUX"},
  614. {"RX INT3_1 MIX1 INP1", "RX1", "CDC_IF RX1 MUX"},
  615. {"RX INT3_1 MIX1 INP1", "RX2", "CDC_IF RX2 MUX"},
  616. {"RX INT3_1 MIX1 INP1", "RX3", "CDC_IF RX3 MUX"},
  617. {"RX INT3_1 MIX1 INP1", "RX4", "CDC_IF RX4 MUX"},
  618. {"RX INT3_1 MIX1 INP1", "RX5", "CDC_IF RX5 MUX"},
  619. {"RX INT3_1 MIX1 INP1", "RX6", "CDC_IF RX6 MUX"},
  620. {"RX INT3_1 MIX1 INP1", "RX7", "CDC_IF RX7 MUX"},
  621. {"RX INT3_1 MIX1 INP1", "IIR0", "IIR0"},
  622. {"RX INT3_1 MIX1 INP1", "IIR1", "IIR1"},
  623. {"RX INT3_1 MIX1 INP2", "RX0", "CDC_IF RX0 MUX"},
  624. {"RX INT3_1 MIX1 INP2", "RX1", "CDC_IF RX1 MUX"},
  625. {"RX INT3_1 MIX1 INP2", "RX2", "CDC_IF RX2 MUX"},
  626. {"RX INT3_1 MIX1 INP2", "RX3", "CDC_IF RX3 MUX"},
  627. {"RX INT3_1 MIX1 INP2", "RX4", "CDC_IF RX4 MUX"},
  628. {"RX INT3_1 MIX1 INP2", "RX5", "CDC_IF RX5 MUX"},
  629. {"RX INT3_1 MIX1 INP2", "RX6", "CDC_IF RX6 MUX"},
  630. {"RX INT3_1 MIX1 INP2", "RX7", "CDC_IF RX7 MUX"},
  631. {"RX INT3_1 MIX1 INP2", "IIR0", "IIR0"},
  632. {"RX INT3_1 MIX1 INP2", "IIR1", "IIR1"},
  633. {"RX INT4_1 MIX1 INP0", "RX0", "CDC_IF RX0 MUX"},
  634. {"RX INT4_1 MIX1 INP0", "RX1", "CDC_IF RX1 MUX"},
  635. {"RX INT4_1 MIX1 INP0", "RX2", "CDC_IF RX2 MUX"},
  636. {"RX INT4_1 MIX1 INP0", "RX3", "CDC_IF RX3 MUX"},
  637. {"RX INT4_1 MIX1 INP0", "RX4", "CDC_IF RX4 MUX"},
  638. {"RX INT4_1 MIX1 INP0", "RX5", "CDC_IF RX5 MUX"},
  639. {"RX INT4_1 MIX1 INP0", "RX6", "CDC_IF RX6 MUX"},
  640. {"RX INT4_1 MIX1 INP0", "RX7", "CDC_IF RX7 MUX"},
  641. {"RX INT4_1 MIX1 INP0", "IIR0", "IIR0"},
  642. {"RX INT4_1 MIX1 INP0", "IIR1", "IIR1"},
  643. {"RX INT4_1 MIX1 INP1", "RX0", "CDC_IF RX0 MUX"},
  644. {"RX INT4_1 MIX1 INP1", "RX1", "CDC_IF RX1 MUX"},
  645. {"RX INT4_1 MIX1 INP1", "RX2", "CDC_IF RX2 MUX"},
  646. {"RX INT4_1 MIX1 INP1", "RX3", "CDC_IF RX3 MUX"},
  647. {"RX INT4_1 MIX1 INP1", "RX4", "CDC_IF RX4 MUX"},
  648. {"RX INT4_1 MIX1 INP1", "RX5", "CDC_IF RX5 MUX"},
  649. {"RX INT4_1 MIX1 INP1", "RX6", "CDC_IF RX6 MUX"},
  650. {"RX INT4_1 MIX1 INP1", "RX7", "CDC_IF RX7 MUX"},
  651. {"RX INT4_1 MIX1 INP1", "IIR0", "IIR0"},
  652. {"RX INT4_1 MIX1 INP1", "IIR1", "IIR1"},
  653. {"RX INT4_1 MIX1 INP2", "RX0", "CDC_IF RX0 MUX"},
  654. {"RX INT4_1 MIX1 INP2", "RX1", "CDC_IF RX1 MUX"},
  655. {"RX INT4_1 MIX1 INP2", "RX2", "CDC_IF RX2 MUX"},
  656. {"RX INT4_1 MIX1 INP2", "RX3", "CDC_IF RX3 MUX"},
  657. {"RX INT4_1 MIX1 INP2", "RX4", "CDC_IF RX4 MUX"},
  658. {"RX INT4_1 MIX1 INP2", "RX5", "CDC_IF RX5 MUX"},
  659. {"RX INT4_1 MIX1 INP2", "RX6", "CDC_IF RX6 MUX"},
  660. {"RX INT4_1 MIX1 INP2", "RX7", "CDC_IF RX7 MUX"},
  661. {"RX INT4_1 MIX1 INP2", "IIR0", "IIR0"},
  662. {"RX INT4_1 MIX1 INP2", "IIR1", "IIR1"},
  663. {"RX INT7_1 MIX1 INP0", "RX0", "CDC_IF RX0 MUX"},
  664. {"RX INT7_1 MIX1 INP0", "RX1", "CDC_IF RX1 MUX"},
  665. {"RX INT7_1 MIX1 INP0", "RX2", "CDC_IF RX2 MUX"},
  666. {"RX INT7_1 MIX1 INP0", "RX3", "CDC_IF RX3 MUX"},
  667. {"RX INT7_1 MIX1 INP0", "RX4", "CDC_IF RX4 MUX"},
  668. {"RX INT7_1 MIX1 INP0", "RX5", "CDC_IF RX5 MUX"},
  669. {"RX INT7_1 MIX1 INP0", "RX6", "CDC_IF RX6 MUX"},
  670. {"RX INT7_1 MIX1 INP0", "RX7", "CDC_IF RX7 MUX"},
  671. {"RX INT7_1 MIX1 INP0", "IIR0", "IIR0"},
  672. {"RX INT7_1 MIX1 INP0", "IIR1", "IIR1"},
  673. {"RX INT7_1 MIX1 INP1", "RX0", "CDC_IF RX0 MUX"},
  674. {"RX INT7_1 MIX1 INP1", "RX1", "CDC_IF RX1 MUX"},
  675. {"RX INT7_1 MIX1 INP1", "RX2", "CDC_IF RX2 MUX"},
  676. {"RX INT7_1 MIX1 INP1", "RX3", "CDC_IF RX3 MUX"},
  677. {"RX INT7_1 MIX1 INP1", "RX4", "CDC_IF RX4 MUX"},
  678. {"RX INT7_1 MIX1 INP1", "RX5", "CDC_IF RX5 MUX"},
  679. {"RX INT7_1 MIX1 INP1", "RX6", "CDC_IF RX6 MUX"},
  680. {"RX INT7_1 MIX1 INP1", "RX7", "CDC_IF RX7 MUX"},
  681. {"RX INT7_1 MIX1 INP1", "IIR0", "IIR0"},
  682. {"RX INT7_1 MIX1 INP1", "IIR1", "IIR1"},
  683. {"RX INT7_1 MIX1 INP2", "RX0", "CDC_IF RX0 MUX"},
  684. {"RX INT7_1 MIX1 INP2", "RX1", "CDC_IF RX1 MUX"},
  685. {"RX INT7_1 MIX1 INP2", "RX2", "CDC_IF RX2 MUX"},
  686. {"RX INT7_1 MIX1 INP2", "RX3", "CDC_IF RX3 MUX"},
  687. {"RX INT7_1 MIX1 INP2", "RX4", "CDC_IF RX4 MUX"},
  688. {"RX INT7_1 MIX1 INP2", "RX5", "CDC_IF RX5 MUX"},
  689. {"RX INT7_1 MIX1 INP2", "RX6", "CDC_IF RX6 MUX"},
  690. {"RX INT7_1 MIX1 INP2", "RX7", "CDC_IF RX7 MUX"},
  691. {"RX INT7_1 MIX1 INP2", "IIR0", "IIR0"},
  692. {"RX INT7_1 MIX1 INP2", "IIR1", "IIR1"},
  693. {"RX INT8_1 MIX1 INP0", "RX0", "CDC_IF RX0 MUX"},
  694. {"RX INT8_1 MIX1 INP0", "RX1", "CDC_IF RX1 MUX"},
  695. {"RX INT8_1 MIX1 INP0", "RX2", "CDC_IF RX2 MUX"},
  696. {"RX INT8_1 MIX1 INP0", "RX3", "CDC_IF RX3 MUX"},
  697. {"RX INT8_1 MIX1 INP0", "RX4", "CDC_IF RX4 MUX"},
  698. {"RX INT8_1 MIX1 INP0", "RX5", "CDC_IF RX5 MUX"},
  699. {"RX INT8_1 MIX1 INP0", "RX6", "CDC_IF RX6 MUX"},
  700. {"RX INT8_1 MIX1 INP0", "RX7", "CDC_IF RX7 MUX"},
  701. {"RX INT8_1 MIX1 INP0", "IIR0", "IIR0"},
  702. {"RX INT8_1 MIX1 INP0", "IIR1", "IIR1"},
  703. {"RX INT8_1 MIX1 INP1", "RX0", "CDC_IF RX0 MUX"},
  704. {"RX INT8_1 MIX1 INP1", "RX1", "CDC_IF RX1 MUX"},
  705. {"RX INT8_1 MIX1 INP1", "RX2", "CDC_IF RX2 MUX"},
  706. {"RX INT8_1 MIX1 INP1", "RX3", "CDC_IF RX3 MUX"},
  707. {"RX INT8_1 MIX1 INP1", "RX4", "CDC_IF RX4 MUX"},
  708. {"RX INT8_1 MIX1 INP1", "RX5", "CDC_IF RX5 MUX"},
  709. {"RX INT8_1 MIX1 INP1", "RX6", "CDC_IF RX6 MUX"},
  710. {"RX INT8_1 MIX1 INP1", "RX7", "CDC_IF RX7 MUX"},
  711. {"RX INT8_1 MIX1 INP1", "IIR0", "IIR0"},
  712. {"RX INT8_1 MIX1 INP1", "IIR1", "IIR1"},
  713. {"RX INT8_1 MIX1 INP2", "RX0", "CDC_IF RX0 MUX"},
  714. {"RX INT8_1 MIX1 INP2", "RX1", "CDC_IF RX1 MUX"},
  715. {"RX INT8_1 MIX1 INP2", "RX2", "CDC_IF RX2 MUX"},
  716. {"RX INT8_1 MIX1 INP2", "RX3", "CDC_IF RX3 MUX"},
  717. {"RX INT8_1 MIX1 INP2", "RX4", "CDC_IF RX4 MUX"},
  718. {"RX INT8_1 MIX1 INP2", "RX5", "CDC_IF RX5 MUX"},
  719. {"RX INT8_1 MIX1 INP2", "RX6", "CDC_IF RX6 MUX"},
  720. {"RX INT8_1 MIX1 INP2", "RX7", "CDC_IF RX7 MUX"},
  721. {"RX INT8_1 MIX1 INP2", "IIR0", "IIR0"},
  722. {"RX INT8_1 MIX1 INP2", "IIR1", "IIR1"},
  723. {"RX INT0_1 MIX1", NULL, "RX INT0_1 MIX1 INP0"},
  724. {"RX INT0_1 MIX1", NULL, "RX INT0_1 MIX1 INP1"},
  725. {"RX INT0_1 MIX1", NULL, "RX INT0_1 MIX1 INP2"},
  726. {"RX INT1_1 MIX1", NULL, "RX INT1_1 MIX1 INP0"},
  727. {"RX INT1_1 MIX1", NULL, "RX INT1_1 MIX1 INP1"},
  728. {"RX INT1_1 MIX1", NULL, "RX INT1_1 MIX1 INP2"},
  729. {"RX INT2_1 MIX1", NULL, "RX INT2_1 MIX1 INP0"},
  730. {"RX INT2_1 MIX1", NULL, "RX INT2_1 MIX1 INP1"},
  731. {"RX INT2_1 MIX1", NULL, "RX INT2_1 MIX1 INP2"},
  732. {"RX INT3_1 MIX1", NULL, "RX INT3_1 MIX1 INP0"},
  733. {"RX INT3_1 MIX1", NULL, "RX INT3_1 MIX1 INP1"},
  734. {"RX INT3_1 MIX1", NULL, "RX INT3_1 MIX1 INP2"},
  735. {"RX INT4_1 MIX1", NULL, "RX INT4_1 MIX1 INP0"},
  736. {"RX INT4_1 MIX1", NULL, "RX INT4_1 MIX1 INP1"},
  737. {"RX INT4_1 MIX1", NULL, "RX INT4_1 MIX1 INP2"},
  738. {"RX INT7_1 MIX1", NULL, "RX INT7_1 MIX1 INP0"},
  739. {"RX INT7_1 MIX1", NULL, "RX INT7_1 MIX1 INP1"},
  740. {"RX INT7_1 MIX1", NULL, "RX INT7_1 MIX1 INP2"},
  741. {"RX INT8_1 MIX1", NULL, "RX INT8_1 MIX1 INP0"},
  742. {"RX INT8_1 MIX1", NULL, "RX INT8_1 MIX1 INP1"},
  743. {"RX INT8_1 MIX1", NULL, "RX INT8_1 MIX1 INP2"},
  744. /* Mixing path INT0 */
  745. {"RX INT0_2 MUX", "RX0", "CDC_IF RX0 MUX"},
  746. {"RX INT0_2 MUX", "RX1", "CDC_IF RX1 MUX"},
  747. {"RX INT0_2 MUX", "RX2", "CDC_IF RX2 MUX"},
  748. {"RX INT0_2 MUX", "RX3", "CDC_IF RX3 MUX"},
  749. {"RX INT0_2 MUX", "RX4", "CDC_IF RX4 MUX"},
  750. {"RX INT0_2 MUX", "RX5", "CDC_IF RX5 MUX"},
  751. {"RX INT0_2 MUX", "RX6", "CDC_IF RX6 MUX"},
  752. {"RX INT0_2 MUX", "RX7", "CDC_IF RX7 MUX"},
  753. {"RX INT0_2 INTERP", NULL, "RX INT0_2 MUX"},
  754. {"RX INT0 SEC MIX", NULL, "RX INT0_2 INTERP"},
  755. /* Mixing path INT1 */
  756. {"RX INT1_2 MUX", "RX0", "CDC_IF RX0 MUX"},
  757. {"RX INT1_2 MUX", "RX1", "CDC_IF RX1 MUX"},
  758. {"RX INT1_2 MUX", "RX2", "CDC_IF RX2 MUX"},
  759. {"RX INT1_2 MUX", "RX3", "CDC_IF RX3 MUX"},
  760. {"RX INT1_2 MUX", "RX4", "CDC_IF RX4 MUX"},
  761. {"RX INT1_2 MUX", "RX5", "CDC_IF RX5 MUX"},
  762. {"RX INT1_2 MUX", "RX6", "CDC_IF RX6 MUX"},
  763. {"RX INT1_2 MUX", "RX7", "CDC_IF RX7 MUX"},
  764. {"RX INT1_2 INTERP", NULL, "RX INT1_2 MUX"},
  765. {"RX INT1 SEC MIX", NULL, "RX INT1_2 INTERP"},
  766. /* Mixing path INT2 */
  767. {"RX INT2_2 MUX", "RX0", "CDC_IF RX0 MUX"},
  768. {"RX INT2_2 MUX", "RX1", "CDC_IF RX1 MUX"},
  769. {"RX INT2_2 MUX", "RX2", "CDC_IF RX2 MUX"},
  770. {"RX INT2_2 MUX", "RX3", "CDC_IF RX3 MUX"},
  771. {"RX INT2_2 MUX", "RX4", "CDC_IF RX4 MUX"},
  772. {"RX INT2_2 MUX", "RX5", "CDC_IF RX5 MUX"},
  773. {"RX INT2_2 MUX", "RX6", "CDC_IF RX6 MUX"},
  774. {"RX INT2_2 MUX", "RX7", "CDC_IF RX7 MUX"},
  775. {"RX INT2_2 INTERP", NULL, "RX INT2_2 MUX"},
  776. {"RX INT2 SEC MIX", NULL, "RX INT2_2 INTERP"},
  777. /* Mixing path INT3 */
  778. {"RX INT3_2 MUX", "RX0", "CDC_IF RX0 MUX"},
  779. {"RX INT3_2 MUX", "RX1", "CDC_IF RX1 MUX"},
  780. {"RX INT3_2 MUX", "RX2", "CDC_IF RX2 MUX"},
  781. {"RX INT3_2 MUX", "RX3", "CDC_IF RX3 MUX"},
  782. {"RX INT3_2 MUX", "RX4", "CDC_IF RX4 MUX"},
  783. {"RX INT3_2 MUX", "RX5", "CDC_IF RX5 MUX"},
  784. {"RX INT3_2 MUX", "RX6", "CDC_IF RX6 MUX"},
  785. {"RX INT3_2 MUX", "RX7", "CDC_IF RX7 MUX"},
  786. {"RX INT3_2 INTERP", NULL, "RX INT3_2 MUX"},
  787. {"RX INT3 SEC MIX", NULL, "RX INT3_2 INTERP"},
  788. /* Mixing path INT4 */
  789. {"RX INT4_2 MUX", "RX0", "CDC_IF RX0 MUX"},
  790. {"RX INT4_2 MUX", "RX1", "CDC_IF RX1 MUX"},
  791. {"RX INT4_2 MUX", "RX2", "CDC_IF RX2 MUX"},
  792. {"RX INT4_2 MUX", "RX3", "CDC_IF RX3 MUX"},
  793. {"RX INT4_2 MUX", "RX4", "CDC_IF RX4 MUX"},
  794. {"RX INT4_2 MUX", "RX5", "CDC_IF RX5 MUX"},
  795. {"RX INT4_2 MUX", "RX6", "CDC_IF RX6 MUX"},
  796. {"RX INT4_2 MUX", "RX7", "CDC_IF RX7 MUX"},
  797. {"RX INT4_2 INTERP", NULL, "RX INT4_2 MUX"},
  798. {"RX INT4 SEC MIX", NULL, "RX INT4_2 INTERP"},
  799. /* Mixing path INT7 */
  800. {"RX INT7_2 MUX", "RX0", "CDC_IF RX0 MUX"},
  801. {"RX INT7_2 MUX", "RX1", "CDC_IF RX1 MUX"},
  802. {"RX INT7_2 MUX", "RX2", "CDC_IF RX2 MUX"},
  803. {"RX INT7_2 MUX", "RX3", "CDC_IF RX3 MUX"},
  804. {"RX INT7_2 MUX", "RX4", "CDC_IF RX4 MUX"},
  805. {"RX INT7_2 MUX", "RX5", "CDC_IF RX5 MUX"},
  806. {"RX INT7_2 MUX", "RX6", "CDC_IF RX6 MUX"},
  807. {"RX INT7_2 MUX", "RX7", "CDC_IF RX7 MUX"},
  808. {"RX INT7_2 INTERP", NULL, "RX INT7_2 MUX"},
  809. {"RX INT7 SEC MIX", NULL, "RX INT7_2 INTERP"},
  810. /* Mixing path INT8 */
  811. {"RX INT8_2 MUX", "RX0", "CDC_IF RX0 MUX"},
  812. {"RX INT8_2 MUX", "RX1", "CDC_IF RX1 MUX"},
  813. {"RX INT8_2 MUX", "RX2", "CDC_IF RX2 MUX"},
  814. {"RX INT8_2 MUX", "RX3", "CDC_IF RX3 MUX"},
  815. {"RX INT8_2 MUX", "RX4", "CDC_IF RX4 MUX"},
  816. {"RX INT8_2 MUX", "RX5", "CDC_IF RX5 MUX"},
  817. {"RX INT8_2 MUX", "RX6", "CDC_IF RX6 MUX"},
  818. {"RX INT8_2 MUX", "RX7", "CDC_IF RX7 MUX"},
  819. {"RX INT8_2 INTERP", NULL, "RX INT8_2 MUX"},
  820. {"RX INT8 SEC MIX", NULL, "RX INT8_2 INTERP"},
  821. {"RX INT0_1 INTERP", NULL, "RX INT0_1 MIX1"},
  822. {"RX INT0 SEC MIX", NULL, "RX INT0_1 INTERP"},
  823. {"RX INT0 MIX2", NULL, "RX INT0 SEC MIX"},
  824. {"RX INT0 MIX2", NULL, "RX INT0 MIX2 INP"},
  825. {"RX INT0 DEM MUX", "CLSH_DSM_OUT", "RX INT0 MIX2"},
  826. {"RX INT0 DAC", NULL, "RX INT0 DEM MUX"},
  827. {"RX INT0 DAC", NULL, "RX_BIAS"},
  828. {"EAR PA", NULL, "RX INT0 DAC"},
  829. {"EAR", NULL, "EAR PA"},
  830. {"RX INT1_1 INTERP", NULL, "RX INT1_1 MIX1"},
  831. {"RX INT1 SEC MIX", NULL, "RX INT1_1 INTERP"},
  832. {"RX INT1 MIX2", NULL, "RX INT1 SEC MIX"},
  833. {"RX INT1 MIX2", NULL, "RX INT1 MIX2 INP"},
  834. {"RX INT1 MIX3", NULL, "RX INT1 MIX2"},
  835. {"RX INT1 DEM MUX", "CLSH_DSM_OUT", "RX INT1 MIX3"},
  836. {"RX INT1 DAC", NULL, "RX INT1 DEM MUX"},
  837. {"RX INT1 DAC", NULL, "RX_BIAS"},
  838. {"HPHL PA", NULL, "RX INT1 DAC"},
  839. {"HPHL", NULL, "HPHL PA"},
  840. {"RX INT2_1 INTERP", NULL, "RX INT2_1 MIX1"},
  841. {"RX INT2 SEC MIX", NULL, "RX INT2_1 INTERP"},
  842. {"RX INT2 MIX2", NULL, "RX INT2 SEC MIX"},
  843. {"RX INT2 MIX2", NULL, "RX INT2 MIX2 INP"},
  844. {"RX INT2 MIX3", NULL, "RX INT2 MIX2"},
  845. {"RX INT2 DEM MUX", "CLSH_DSM_OUT", "RX INT2 MIX3"},
  846. {"RX INT2 DAC", NULL, "RX INT2 DEM MUX"},
  847. {"RX INT2 DAC", NULL, "RX_BIAS"},
  848. {"HPHR PA", NULL, "RX INT2 DAC"},
  849. {"HPHR", NULL, "HPHR PA"},
  850. {"RX INT3_1 INTERP", NULL, "RX INT3_1 MIX1"},
  851. {"RX INT3 SEC MIX", NULL, "RX INT3_1 INTERP"},
  852. {"RX INT3 MIX2", NULL, "RX INT3 SEC MIX"},
  853. {"RX INT3 MIX2", NULL, "RX INT3 MIX2 INP"},
  854. {"RX INT3 MIX3", NULL, "RX INT3 MIX2"},
  855. {"RX INT3 DAC", NULL, "RX INT3 MIX3"},
  856. {"RX INT3 DAC", NULL, "RX_BIAS"},
  857. {"LINEOUT1 PA", NULL, "RX INT3 DAC"},
  858. {"LINEOUT1", NULL, "LINEOUT1 PA"},
  859. {"RX INT4_1 INTERP", NULL, "RX INT4_1 MIX1"},
  860. {"RX INT4 SEC MIX", NULL, "RX INT4_1 INTERP"},
  861. {"RX INT4 SEC MIX", NULL, "RX INT4_1 MIX1"},
  862. {"RX INT4 MIX2", NULL, "RX INT4 SEC MIX"},
  863. {"RX INT4 MIX2", NULL, "RX INT4 MIX2 INP"},
  864. {"RX INT4 MIX3", NULL, "RX INT4 MIX2"},
  865. {"RX INT4 DAC", NULL, "RX INT4 MIX3"},
  866. {"RX INT4 DAC", NULL, "RX_BIAS"},
  867. {"LINEOUT2 PA", NULL, "RX INT4 DAC"},
  868. {"LINEOUT2", NULL, "LINEOUT2 PA"},
  869. {"RX INT7_1 INTERP", NULL, "RX INT7_1 MIX1"},
  870. {"RX INT7 SEC MIX", NULL, "RX INT7_1 INTERP"},
  871. {"RX INT7 MIX2", NULL, "RX INT7 SEC MIX"},
  872. {"RX INT7 MIX2", NULL, "RX INT7 MIX2 INP"},
  873. {"RX INT7 CHAIN", NULL, "RX INT7 MIX2"},
  874. {"RX INT7 CHAIN", NULL, "RX_BIAS"},
  875. {"SPK1 OUT", NULL, "RX INT7 CHAIN"},
  876. {"RX INT8_1 INTERP", NULL, "RX INT8_1 MIX1"},
  877. {"RX INT8 SEC MIX", NULL, "RX INT8_1 INTERP"},
  878. {"RX INT8 SEC MIX", NULL, "RX INT8_1 MIX1"},
  879. {"RX INT8 CHAIN", NULL, "RX INT8 SEC MIX"},
  880. {"RX INT8 CHAIN", NULL, "RX_BIAS"},
  881. {"SPK2 OUT", NULL, "RX INT8 CHAIN"},
  882. /* ANC Routing */
  883. {"ANC0 FB MUX", "ANC_IN_EAR", "RX INT0 MIX2"},
  884. {"ANC0 FB MUX", "ANC_IN_HPHL", "RX INT1 MIX2"},
  885. {"ANC0 FB MUX", "ANC_IN_LO1", "RX INT3 MIX2"},
  886. {"ANC0 FB MUX", "ANC_IN_EAR_SPKR", "RX INT7 MIX2"},
  887. {"ANC1 FB MUX", "ANC_IN_HPHR", "RX INT2 MIX2"},
  888. {"ANC1 FB MUX", "ANC_IN_LO2", "RX INT4 MIX2"},
  889. {"ANC OUT EAR Enable", "Switch", "ADC MUX10"},
  890. {"ANC OUT EAR Enable", "Switch", "ADC MUX11"},
  891. {"RX INT0 MIX2", NULL, "ANC OUT EAR Enable"},
  892. {"ANC OUT HPHL Enable", "Switch", "ADC MUX10"},
  893. {"ANC OUT HPHL Enable", "Switch", "ADC MUX11"},
  894. {"RX INT1 MIX2", NULL, "ANC OUT HPHL Enable"},
  895. {"ANC OUT HPHR Enable", "Switch", "ADC MUX12"},
  896. {"ANC OUT HPHR Enable", "Switch", "ADC MUX13"},
  897. {"RX INT2 MIX2", NULL, "ANC OUT HPHR Enable"},
  898. {"ANC EAR PA", NULL, "RX INT0 DAC"},
  899. {"ANC EAR", NULL, "ANC EAR PA"},
  900. {"ANC HPHL PA", NULL, "RX INT1 DAC"},
  901. {"ANC HPHL", NULL, "ANC HPHL PA"},
  902. {"ANC HPHR PA", NULL, "RX INT2 DAC"},
  903. {"ANC HPHR", NULL, "ANC HPHR PA"},
  904. {"ANC OUT EAR SPKR Enable", "Switch", "ADC MUX10"},
  905. {"ANC OUT EAR SPKR Enable", "Switch", "ADC MUX11"},
  906. {"RX INT7 MIX2", NULL, "ANC OUT EAR SPKR Enable"},
  907. {"ANC SPKR PA Enable", "Switch", "RX INT7 CHAIN"},
  908. {"ANC SPK1 PA", NULL, "ANC SPKR PA Enable"},
  909. {"SPK1 OUT", NULL, "ANC SPK1 PA"},
  910. /*
  911. * SRC0, SRC1 inputs to Sidetone RX Mixer
  912. * on RX0, RX1, RX2, RX3, RX4 and RX7 chains
  913. */
  914. {"IIR0", NULL, "IIR0 INP0 MUX"},
  915. {"IIR0 INP0 MUX", "DEC0", "ADC MUX0"},
  916. {"IIR0 INP0 MUX", "DEC1", "ADC MUX1"},
  917. {"IIR0 INP0 MUX", "DEC2", "ADC MUX2"},
  918. {"IIR0 INP0 MUX", "DEC3", "ADC MUX3"},
  919. {"IIR0 INP0 MUX", "DEC4", "ADC MUX4"},
  920. {"IIR0 INP0 MUX", "DEC5", "ADC MUX5"},
  921. {"IIR0 INP0 MUX", "DEC6", "ADC MUX6"},
  922. {"IIR0 INP0 MUX", "DEC7", "ADC MUX7"},
  923. {"IIR0 INP0 MUX", "DEC8", "ADC MUX8"},
  924. {"IIR0 INP0 MUX", "RX0", "CDC_IF RX0 MUX"},
  925. {"IIR0 INP0 MUX", "RX1", "CDC_IF RX1 MUX"},
  926. {"IIR0 INP0 MUX", "RX2", "CDC_IF RX2 MUX"},
  927. {"IIR0 INP0 MUX", "RX3", "CDC_IF RX3 MUX"},
  928. {"IIR0 INP0 MUX", "RX4", "CDC_IF RX4 MUX"},
  929. {"IIR0 INP0 MUX", "RX5", "CDC_IF RX5 MUX"},
  930. {"IIR0 INP0 MUX", "RX6", "CDC_IF RX6 MUX"},
  931. {"IIR0 INP0 MUX", "RX7", "CDC_IF RX7 MUX"},
  932. {"IIR0", NULL, "IIR0 INP1 MUX"},
  933. {"IIR0 INP1 MUX", "DEC0", "ADC MUX0"},
  934. {"IIR0 INP1 MUX", "DEC1", "ADC MUX1"},
  935. {"IIR0 INP1 MUX", "DEC2", "ADC MUX2"},
  936. {"IIR0 INP1 MUX", "DEC3", "ADC MUX3"},
  937. {"IIR0 INP1 MUX", "DEC4", "ADC MUX4"},
  938. {"IIR0 INP1 MUX", "DEC5", "ADC MUX5"},
  939. {"IIR0 INP1 MUX", "DEC6", "ADC MUX6"},
  940. {"IIR0 INP1 MUX", "DEC7", "ADC MUX7"},
  941. {"IIR0 INP1 MUX", "DEC8", "ADC MUX8"},
  942. {"IIR0 INP1 MUX", "RX0", "CDC_IF RX0 MUX"},
  943. {"IIR0 INP1 MUX", "RX1", "CDC_IF RX1 MUX"},
  944. {"IIR0 INP1 MUX", "RX2", "CDC_IF RX2 MUX"},
  945. {"IIR0 INP1 MUX", "RX3", "CDC_IF RX3 MUX"},
  946. {"IIR0 INP1 MUX", "RX4", "CDC_IF RX4 MUX"},
  947. {"IIR0 INP1 MUX", "RX5", "CDC_IF RX5 MUX"},
  948. {"IIR0 INP1 MUX", "RX6", "CDC_IF RX6 MUX"},
  949. {"IIR0 INP1 MUX", "RX7", "CDC_IF RX7 MUX"},
  950. {"IIR0", NULL, "IIR0 INP2 MUX"},
  951. {"IIR0 INP2 MUX", "DEC0", "ADC MUX0"},
  952. {"IIR0 INP2 MUX", "DEC1", "ADC MUX1"},
  953. {"IIR0 INP2 MUX", "DEC2", "ADC MUX2"},
  954. {"IIR0 INP2 MUX", "DEC3", "ADC MUX3"},
  955. {"IIR0 INP2 MUX", "DEC4", "ADC MUX4"},
  956. {"IIR0 INP2 MUX", "DEC5", "ADC MUX5"},
  957. {"IIR0 INP2 MUX", "DEC6", "ADC MUX6"},
  958. {"IIR0 INP2 MUX", "DEC7", "ADC MUX7"},
  959. {"IIR0 INP2 MUX", "DEC8", "ADC MUX8"},
  960. {"IIR0 INP2 MUX", "RX0", "CDC_IF RX0 MUX"},
  961. {"IIR0 INP2 MUX", "RX1", "CDC_IF RX1 MUX"},
  962. {"IIR0 INP2 MUX", "RX2", "CDC_IF RX2 MUX"},
  963. {"IIR0 INP2 MUX", "RX3", "CDC_IF RX3 MUX"},
  964. {"IIR0 INP2 MUX", "RX4", "CDC_IF RX4 MUX"},
  965. {"IIR0 INP2 MUX", "RX5", "CDC_IF RX5 MUX"},
  966. {"IIR0 INP2 MUX", "RX6", "CDC_IF RX6 MUX"},
  967. {"IIR0 INP2 MUX", "RX7", "CDC_IF RX7 MUX"},
  968. {"IIR0", NULL, "IIR0 INP3 MUX"},
  969. {"IIR0 INP3 MUX", "DEC0", "ADC MUX0"},
  970. {"IIR0 INP3 MUX", "DEC1", "ADC MUX1"},
  971. {"IIR0 INP3 MUX", "DEC2", "ADC MUX2"},
  972. {"IIR0 INP3 MUX", "DEC3", "ADC MUX3"},
  973. {"IIR0 INP3 MUX", "DEC4", "ADC MUX4"},
  974. {"IIR0 INP3 MUX", "DEC5", "ADC MUX5"},
  975. {"IIR0 INP3 MUX", "DEC6", "ADC MUX6"},
  976. {"IIR0 INP3 MUX", "DEC7", "ADC MUX7"},
  977. {"IIR0 INP3 MUX", "DEC8", "ADC MUX8"},
  978. {"IIR0 INP3 MUX", "RX0", "CDC_IF RX0 MUX"},
  979. {"IIR0 INP3 MUX", "RX1", "CDC_IF RX1 MUX"},
  980. {"IIR0 INP3 MUX", "RX2", "CDC_IF RX2 MUX"},
  981. {"IIR0 INP3 MUX", "RX3", "CDC_IF RX3 MUX"},
  982. {"IIR0 INP3 MUX", "RX4", "CDC_IF RX4 MUX"},
  983. {"IIR0 INP3 MUX", "RX5", "CDC_IF RX5 MUX"},
  984. {"IIR0 INP3 MUX", "RX6", "CDC_IF RX6 MUX"},
  985. {"IIR0 INP3 MUX", "RX7", "CDC_IF RX7 MUX"},
  986. {"IIR1", NULL, "IIR1 INP0 MUX"},
  987. {"IIR1 INP0 MUX", "DEC0", "ADC MUX0"},
  988. {"IIR1 INP0 MUX", "DEC1", "ADC MUX1"},
  989. {"IIR1 INP0 MUX", "DEC2", "ADC MUX2"},
  990. {"IIR1 INP0 MUX", "DEC3", "ADC MUX3"},
  991. {"IIR1 INP0 MUX", "DEC4", "ADC MUX4"},
  992. {"IIR1 INP0 MUX", "DEC5", "ADC MUX5"},
  993. {"IIR1 INP0 MUX", "DEC6", "ADC MUX6"},
  994. {"IIR1 INP0 MUX", "DEC7", "ADC MUX7"},
  995. {"IIR1 INP0 MUX", "DEC8", "ADC MUX8"},
  996. {"IIR1 INP0 MUX", "RX0", "CDC_IF RX0 MUX"},
  997. {"IIR1 INP0 MUX", "RX1", "CDC_IF RX1 MUX"},
  998. {"IIR1 INP0 MUX", "RX2", "CDC_IF RX2 MUX"},
  999. {"IIR1 INP0 MUX", "RX3", "CDC_IF RX3 MUX"},
  1000. {"IIR1 INP0 MUX", "RX4", "CDC_IF RX4 MUX"},
  1001. {"IIR1 INP0 MUX", "RX5", "CDC_IF RX5 MUX"},
  1002. {"IIR1 INP0 MUX", "RX6", "CDC_IF RX6 MUX"},
  1003. {"IIR1 INP0 MUX", "RX7", "CDC_IF RX7 MUX"},
  1004. {"IIR1", NULL, "IIR1 INP1 MUX"},
  1005. {"IIR1 INP1 MUX", "DEC0", "ADC MUX0"},
  1006. {"IIR1 INP1 MUX", "DEC1", "ADC MUX1"},
  1007. {"IIR1 INP1 MUX", "DEC2", "ADC MUX2"},
  1008. {"IIR1 INP1 MUX", "DEC3", "ADC MUX3"},
  1009. {"IIR1 INP1 MUX", "DEC4", "ADC MUX4"},
  1010. {"IIR1 INP1 MUX", "DEC5", "ADC MUX5"},
  1011. {"IIR1 INP1 MUX", "DEC6", "ADC MUX6"},
  1012. {"IIR1 INP1 MUX", "DEC7", "ADC MUX7"},
  1013. {"IIR1 INP1 MUX", "DEC8", "ADC MUX8"},
  1014. {"IIR1 INP1 MUX", "RX0", "CDC_IF RX0 MUX"},
  1015. {"IIR1 INP1 MUX", "RX1", "CDC_IF RX1 MUX"},
  1016. {"IIR1 INP1 MUX", "RX2", "CDC_IF RX2 MUX"},
  1017. {"IIR1 INP1 MUX", "RX3", "CDC_IF RX3 MUX"},
  1018. {"IIR1 INP1 MUX", "RX4", "CDC_IF RX4 MUX"},
  1019. {"IIR1 INP1 MUX", "RX5", "CDC_IF RX5 MUX"},
  1020. {"IIR1 INP1 MUX", "RX6", "CDC_IF RX6 MUX"},
  1021. {"IIR1 INP1 MUX", "RX7", "CDC_IF RX7 MUX"},
  1022. {"IIR1", NULL, "IIR1 INP2 MUX"},
  1023. {"IIR1 INP2 MUX", "DEC0", "ADC MUX0"},
  1024. {"IIR1 INP2 MUX", "DEC1", "ADC MUX1"},
  1025. {"IIR1 INP2 MUX", "DEC2", "ADC MUX2"},
  1026. {"IIR1 INP2 MUX", "DEC3", "ADC MUX3"},
  1027. {"IIR1 INP2 MUX", "DEC4", "ADC MUX4"},
  1028. {"IIR1 INP2 MUX", "DEC5", "ADC MUX5"},
  1029. {"IIR1 INP2 MUX", "DEC6", "ADC MUX6"},
  1030. {"IIR1 INP2 MUX", "DEC7", "ADC MUX7"},
  1031. {"IIR1 INP2 MUX", "DEC8", "ADC MUX8"},
  1032. {"IIR1 INP2 MUX", "RX0", "CDC_IF RX0 MUX"},
  1033. {"IIR1 INP2 MUX", "RX1", "CDC_IF RX1 MUX"},
  1034. {"IIR1 INP2 MUX", "RX2", "CDC_IF RX2 MUX"},
  1035. {"IIR1 INP2 MUX", "RX3", "CDC_IF RX3 MUX"},
  1036. {"IIR1 INP2 MUX", "RX4", "CDC_IF RX4 MUX"},
  1037. {"IIR1 INP2 MUX", "RX5", "CDC_IF RX5 MUX"},
  1038. {"IIR1 INP2 MUX", "RX6", "CDC_IF RX6 MUX"},
  1039. {"IIR1 INP2 MUX", "RX7", "CDC_IF RX7 MUX"},
  1040. {"IIR1", NULL, "IIR1 INP3 MUX"},
  1041. {"IIR1 INP3 MUX", "DEC0", "ADC MUX0"},
  1042. {"IIR1 INP3 MUX", "DEC1", "ADC MUX1"},
  1043. {"IIR1 INP3 MUX", "DEC2", "ADC MUX2"},
  1044. {"IIR1 INP3 MUX", "DEC3", "ADC MUX3"},
  1045. {"IIR1 INP3 MUX", "DEC4", "ADC MUX4"},
  1046. {"IIR1 INP3 MUX", "DEC5", "ADC MUX5"},
  1047. {"IIR1 INP3 MUX", "DEC6", "ADC MUX6"},
  1048. {"IIR1 INP3 MUX", "DEC7", "ADC MUX7"},
  1049. {"IIR1 INP3 MUX", "DEC8", "ADC MUX8"},
  1050. {"IIR1 INP3 MUX", "RX0", "CDC_IF RX0 MUX"},
  1051. {"IIR1 INP3 MUX", "RX1", "CDC_IF RX1 MUX"},
  1052. {"IIR1 INP3 MUX", "RX2", "CDC_IF RX2 MUX"},
  1053. {"IIR1 INP3 MUX", "RX3", "CDC_IF RX3 MUX"},
  1054. {"IIR1 INP3 MUX", "RX4", "CDC_IF RX4 MUX"},
  1055. {"IIR1 INP3 MUX", "RX5", "CDC_IF RX5 MUX"},
  1056. {"IIR1 INP3 MUX", "RX6", "CDC_IF RX6 MUX"},
  1057. {"IIR1 INP3 MUX", "RX7", "CDC_IF RX7 MUX"},
  1058. {"SRC0", NULL, "IIR0"},
  1059. {"SRC1", NULL, "IIR1"},
  1060. {"RX INT0 MIX2 INP", "SRC0", "SRC0"},
  1061. {"RX INT0 MIX2 INP", "SRC1", "SRC1"},
  1062. {"RX INT1 MIX2 INP", "SRC0", "SRC0"},
  1063. {"RX INT1 MIX2 INP", "SRC1", "SRC1"},
  1064. {"RX INT2 MIX2 INP", "SRC0", "SRC0"},
  1065. {"RX INT2 MIX2 INP", "SRC1", "SRC1"},
  1066. {"RX INT3 MIX2 INP", "SRC0", "SRC0"},
  1067. {"RX INT3 MIX2 INP", "SRC1", "SRC1"},
  1068. {"RX INT4 MIX2 INP", "SRC0", "SRC0"},
  1069. {"RX INT4 MIX2 INP", "SRC1", "SRC1"},
  1070. {"RX INT7 MIX2 INP", "SRC0", "SRC0"},
  1071. {"RX INT7 MIX2 INP", "SRC1", "SRC1"},
  1072. /* Native clk main path routing */
  1073. {"RX INT1_1 NATIVE MUX", "ON", "RX INT1_1 MIX1"},
  1074. {"RX INT1_1 INTERP", NULL, "RX INT1_1 NATIVE MUX"},
  1075. {"RX INT1_1 NATIVE MUX", NULL, "RX INT1 NATIVE SUPPLY"},
  1076. {"RX INT2_1 NATIVE MUX", "ON", "RX INT2_1 MIX1"},
  1077. {"RX INT2_1 INTERP", NULL, "RX INT2_1 NATIVE MUX"},
  1078. {"RX INT2_1 NATIVE MUX", NULL, "RX INT2 NATIVE SUPPLY"},
  1079. {"RX INT3_1 NATIVE MUX", "ON", "RX INT3_1 MIX1"},
  1080. {"RX INT3_1 INTERP", NULL, "RX INT3_1 NATIVE MUX"},
  1081. {"RX INT3_1 NATIVE MUX", NULL, "RX INT3 NATIVE SUPPLY"},
  1082. {"RX INT4_1 NATIVE MUX", "ON", "RX INT4_1 MIX1"},
  1083. {"RX INT4_1 INTERP", NULL, "RX INT4_1 NATIVE MUX"},
  1084. {"RX INT4_1 NATIVE MUX", NULL, "RX INT4 NATIVE SUPPLY"},
  1085. /* Native clk mix path routing */
  1086. {"RX INT1_2 NATIVE MUX", "ON", "RX INT1_2 MUX"},
  1087. {"RX INT1_2 INTERP", NULL, "RX INT1_2 NATIVE MUX"},
  1088. {"RX INT1_2 NATIVE MUX", NULL, "RX INT1 NATIVE SUPPLY"},
  1089. {"RX INT2_2 NATIVE MUX", "ON", "RX INT2_2 MUX"},
  1090. {"RX INT2_2 INTERP", NULL, "RX INT2_2 NATIVE MUX"},
  1091. {"RX INT2_2 NATIVE MUX", NULL, "RX INT2 NATIVE SUPPLY"},
  1092. {"RX INT3_2 NATIVE MUX", "ON", "RX INT3_2 MUX"},
  1093. {"RX INT3_2 INTERP", NULL, "RX INT3_2 NATIVE MUX"},
  1094. {"RX INT3_2 NATIVE MUX", NULL, "RX INT3 NATIVE SUPPLY"},
  1095. {"RX INT4_2 NATIVE MUX", "ON", "RX INT4_2 MUX"},
  1096. {"RX INT4_2 INTERP", NULL, "RX INT4_2 NATIVE MUX"},
  1097. {"RX INT4_2 NATIVE MUX", NULL, "RX INT4 NATIVE SUPPLY"},
  1098. {"RX INT7_2 NATIVE MUX", "ON", "RX INT7_2 MUX"},
  1099. {"RX INT7_2 INTERP", NULL, "RX INT7_2 NATIVE MUX"},
  1100. {"RX INT7_2 NATIVE MUX", NULL, "RX INT7 NATIVE SUPPLY"},
  1101. {"RX INT8_2 NATIVE MUX", "ON", "RX INT8_2 MUX"},
  1102. {"RX INT8_2 INTERP", NULL, "RX INT8_2 NATIVE MUX"},
  1103. {"RX INT8_2 NATIVE MUX", NULL, "RX INT8 NATIVE SUPPLY"},
  1104. /* ASRC Routing */
  1105. {"ASRC0 MUX", "ASRC_IN_HPHL", "RX INT1_2 INTERP"},
  1106. {"RX INT1 SEC MIX", "HPHL Switch", "ASRC0 MUX"},
  1107. {"ASRC1 MUX", "ASRC_IN_HPHR", "RX INT2_2 INTERP"},
  1108. {"RX INT2 SEC MIX", "HPHR Switch", "ASRC1 MUX"},
  1109. {"ASRC0 MUX", "ASRC_IN_LO1", "RX INT3_2 INTERP"},
  1110. {"RX INT3 SEC MIX", "LO1 Switch", "ASRC0 MUX"},
  1111. {"ASRC1 MUX", "ASRC_IN_LO2", "RX INT4_2 INTERP"},
  1112. {"RX INT4 SEC MIX", "LO2 Switch", "ASRC1 MUX"},
  1113. {"ASRC2 MUX", "ASRC_IN_SPKR1", "RX INT7_2 INTERP"},
  1114. {"RX INT7 SEC MIX", NULL, "ASRC2 MUX"},
  1115. {"ASRC3 MUX", "ASRC_IN_SPKR2", "RX INT8_2 INTERP"},
  1116. {"RX INT8 SEC MIX", NULL, "ASRC3 MUX"},
  1117. };
  1118. #endif