coex_tx_status.h 7.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120
  1. /*
  2. * Copyright (c) 2023-2024 Qualcomm Innovation Center, Inc. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #ifndef _COEX_TX_STATUS_H_
  17. #define _COEX_TX_STATUS_H_
  18. #define NUM_OF_DWORDS_COEX_TX_STATUS 3
  19. struct coex_tx_status {
  20. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  21. uint32_t reserved_0a : 7,
  22. tx_bw : 3,
  23. tx_status_reason : 3,
  24. tx_wait_ack : 1,
  25. fes_tx_is_gen_frame : 1,
  26. sch_tx_burst_ongoing : 1,
  27. current_tx_duration : 16;
  28. uint32_t next_rx_active_time : 16,
  29. remaining_fes_time : 16;
  30. uint32_t tx_antenna_mask : 8,
  31. shared_ant_tx_pwr : 8,
  32. other_ant_tx_pwr : 8,
  33. reserved_2 : 8;
  34. #else
  35. uint32_t current_tx_duration : 16,
  36. sch_tx_burst_ongoing : 1,
  37. fes_tx_is_gen_frame : 1,
  38. tx_wait_ack : 1,
  39. tx_status_reason : 3,
  40. tx_bw : 3,
  41. reserved_0a : 7;
  42. uint32_t remaining_fes_time : 16,
  43. next_rx_active_time : 16;
  44. uint32_t reserved_2 : 8,
  45. other_ant_tx_pwr : 8,
  46. shared_ant_tx_pwr : 8,
  47. tx_antenna_mask : 8;
  48. #endif
  49. };
  50. #define COEX_TX_STATUS_RESERVED_0A_OFFSET 0x00000000
  51. #define COEX_TX_STATUS_RESERVED_0A_LSB 0
  52. #define COEX_TX_STATUS_RESERVED_0A_MSB 6
  53. #define COEX_TX_STATUS_RESERVED_0A_MASK 0x0000007f
  54. #define COEX_TX_STATUS_TX_BW_OFFSET 0x00000000
  55. #define COEX_TX_STATUS_TX_BW_LSB 7
  56. #define COEX_TX_STATUS_TX_BW_MSB 9
  57. #define COEX_TX_STATUS_TX_BW_MASK 0x00000380
  58. #define COEX_TX_STATUS_TX_STATUS_REASON_OFFSET 0x00000000
  59. #define COEX_TX_STATUS_TX_STATUS_REASON_LSB 10
  60. #define COEX_TX_STATUS_TX_STATUS_REASON_MSB 12
  61. #define COEX_TX_STATUS_TX_STATUS_REASON_MASK 0x00001c00
  62. #define COEX_TX_STATUS_TX_WAIT_ACK_OFFSET 0x00000000
  63. #define COEX_TX_STATUS_TX_WAIT_ACK_LSB 13
  64. #define COEX_TX_STATUS_TX_WAIT_ACK_MSB 13
  65. #define COEX_TX_STATUS_TX_WAIT_ACK_MASK 0x00002000
  66. #define COEX_TX_STATUS_FES_TX_IS_GEN_FRAME_OFFSET 0x00000000
  67. #define COEX_TX_STATUS_FES_TX_IS_GEN_FRAME_LSB 14
  68. #define COEX_TX_STATUS_FES_TX_IS_GEN_FRAME_MSB 14
  69. #define COEX_TX_STATUS_FES_TX_IS_GEN_FRAME_MASK 0x00004000
  70. #define COEX_TX_STATUS_SCH_TX_BURST_ONGOING_OFFSET 0x00000000
  71. #define COEX_TX_STATUS_SCH_TX_BURST_ONGOING_LSB 15
  72. #define COEX_TX_STATUS_SCH_TX_BURST_ONGOING_MSB 15
  73. #define COEX_TX_STATUS_SCH_TX_BURST_ONGOING_MASK 0x00008000
  74. #define COEX_TX_STATUS_CURRENT_TX_DURATION_OFFSET 0x00000000
  75. #define COEX_TX_STATUS_CURRENT_TX_DURATION_LSB 16
  76. #define COEX_TX_STATUS_CURRENT_TX_DURATION_MSB 31
  77. #define COEX_TX_STATUS_CURRENT_TX_DURATION_MASK 0xffff0000
  78. #define COEX_TX_STATUS_NEXT_RX_ACTIVE_TIME_OFFSET 0x00000004
  79. #define COEX_TX_STATUS_NEXT_RX_ACTIVE_TIME_LSB 0
  80. #define COEX_TX_STATUS_NEXT_RX_ACTIVE_TIME_MSB 15
  81. #define COEX_TX_STATUS_NEXT_RX_ACTIVE_TIME_MASK 0x0000ffff
  82. #define COEX_TX_STATUS_REMAINING_FES_TIME_OFFSET 0x00000004
  83. #define COEX_TX_STATUS_REMAINING_FES_TIME_LSB 16
  84. #define COEX_TX_STATUS_REMAINING_FES_TIME_MSB 31
  85. #define COEX_TX_STATUS_REMAINING_FES_TIME_MASK 0xffff0000
  86. #define COEX_TX_STATUS_TX_ANTENNA_MASK_OFFSET 0x00000008
  87. #define COEX_TX_STATUS_TX_ANTENNA_MASK_LSB 0
  88. #define COEX_TX_STATUS_TX_ANTENNA_MASK_MSB 7
  89. #define COEX_TX_STATUS_TX_ANTENNA_MASK_MASK 0x000000ff
  90. #define COEX_TX_STATUS_SHARED_ANT_TX_PWR_OFFSET 0x00000008
  91. #define COEX_TX_STATUS_SHARED_ANT_TX_PWR_LSB 8
  92. #define COEX_TX_STATUS_SHARED_ANT_TX_PWR_MSB 15
  93. #define COEX_TX_STATUS_SHARED_ANT_TX_PWR_MASK 0x0000ff00
  94. #define COEX_TX_STATUS_OTHER_ANT_TX_PWR_OFFSET 0x00000008
  95. #define COEX_TX_STATUS_OTHER_ANT_TX_PWR_LSB 16
  96. #define COEX_TX_STATUS_OTHER_ANT_TX_PWR_MSB 23
  97. #define COEX_TX_STATUS_OTHER_ANT_TX_PWR_MASK 0x00ff0000
  98. #define COEX_TX_STATUS_RESERVED_2_OFFSET 0x00000008
  99. #define COEX_TX_STATUS_RESERVED_2_LSB 24
  100. #define COEX_TX_STATUS_RESERVED_2_MSB 31
  101. #define COEX_TX_STATUS_RESERVED_2_MASK 0xff000000
  102. #endif