dp_main.c 194 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_api.h>
  24. #include <hif.h>
  25. #include <htt.h>
  26. #include <wdi_event.h>
  27. #include <queue.h>
  28. #include "dp_htt.h"
  29. #include "dp_types.h"
  30. #include "dp_internal.h"
  31. #include "dp_tx.h"
  32. #include "dp_tx_desc.h"
  33. #include "dp_rx.h"
  34. #include <cdp_txrx_handle.h>
  35. #include <wlan_cfg.h>
  36. #include "cdp_txrx_cmn_struct.h"
  37. #include "cdp_txrx_stats_struct.h"
  38. #include <qdf_util.h>
  39. #include "dp_peer.h"
  40. #include "dp_rx_mon.h"
  41. #include "htt_stats.h"
  42. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  43. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  44. #include "cdp_txrx_flow_ctrl_v2.h"
  45. #else
  46. static inline void
  47. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  48. {
  49. return;
  50. }
  51. #endif
  52. #include "dp_ipa.h"
  53. #ifdef CONFIG_MCL
  54. static void dp_service_mon_rings(void *arg);
  55. #ifndef REMOVE_PKT_LOG
  56. #include <pktlog_ac_api.h>
  57. #include <pktlog_ac.h>
  58. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn);
  59. #endif
  60. #endif
  61. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  62. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  63. uint8_t *peer_mac_addr);
  64. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  65. #define DP_INTR_POLL_TIMER_MS 10
  66. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  67. #define DP_MCS_LENGTH (6*MAX_MCS)
  68. #define DP_NSS_LENGTH (6*SS_COUNT)
  69. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  70. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  71. #define DP_MAX_MCS_STRING_LEN 30
  72. #define DP_CURR_FW_STATS_AVAIL 19
  73. #define DP_HTT_DBG_EXT_STATS_MAX 256
  74. #ifdef IPA_OFFLOAD
  75. /* Exclude IPA rings from the interrupt context */
  76. #define TX_RING_MASK_VAL 0xb
  77. #define RX_RING_MASK_VAL 0x7
  78. #else
  79. #define TX_RING_MASK_VAL 0xF
  80. #define RX_RING_MASK_VAL 0xF
  81. #endif
  82. bool rx_hash = 1;
  83. qdf_declare_param(rx_hash, bool);
  84. #define STR_MAXLEN 64
  85. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  86. /* PPDU stats mask sent to FW to enable enhanced stats */
  87. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  88. /* PPDU stats mask sent to FW to support debug sniffer feature */
  89. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  90. /**
  91. * default_dscp_tid_map - Default DSCP-TID mapping
  92. *
  93. * DSCP TID AC
  94. * 000000 0 WME_AC_BE
  95. * 001000 1 WME_AC_BK
  96. * 010000 1 WME_AC_BK
  97. * 011000 0 WME_AC_BE
  98. * 100000 5 WME_AC_VI
  99. * 101000 5 WME_AC_VI
  100. * 110000 6 WME_AC_VO
  101. * 111000 6 WME_AC_VO
  102. */
  103. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  104. 0, 0, 0, 0, 0, 0, 0, 0,
  105. 1, 1, 1, 1, 1, 1, 1, 1,
  106. 1, 1, 1, 1, 1, 1, 1, 1,
  107. 0, 0, 0, 0, 0, 0, 0, 0,
  108. 5, 5, 5, 5, 5, 5, 5, 5,
  109. 5, 5, 5, 5, 5, 5, 5, 5,
  110. 6, 6, 6, 6, 6, 6, 6, 6,
  111. 6, 6, 6, 6, 6, 6, 6, 6,
  112. };
  113. /*
  114. * struct dp_rate_debug
  115. *
  116. * @mcs_type: print string for a given mcs
  117. * @valid: valid mcs rate?
  118. */
  119. struct dp_rate_debug {
  120. char mcs_type[DP_MAX_MCS_STRING_LEN];
  121. uint8_t valid;
  122. };
  123. #define MCS_VALID 1
  124. #define MCS_INVALID 0
  125. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  126. {
  127. {"OFDM 48 Mbps", MCS_VALID},
  128. {"OFDM 24 Mbps", MCS_VALID},
  129. {"OFDM 12 Mbps", MCS_VALID},
  130. {"OFDM 6 Mbps ", MCS_VALID},
  131. {"OFDM 54 Mbps", MCS_VALID},
  132. {"OFDM 36 Mbps", MCS_VALID},
  133. {"OFDM 18 Mbps", MCS_VALID},
  134. {"OFDM 9 Mbps ", MCS_VALID},
  135. {"INVALID ", MCS_INVALID},
  136. {"INVALID ", MCS_INVALID},
  137. {"INVALID ", MCS_INVALID},
  138. {"INVALID ", MCS_INVALID},
  139. {"INVALID ", MCS_VALID},
  140. },
  141. {
  142. {"CCK 11 Mbps Long ", MCS_VALID},
  143. {"CCK 5.5 Mbps Long ", MCS_VALID},
  144. {"CCK 2 Mbps Long ", MCS_VALID},
  145. {"CCK 1 Mbps Long ", MCS_VALID},
  146. {"CCK 11 Mbps Short ", MCS_VALID},
  147. {"CCK 5.5 Mbps Short", MCS_VALID},
  148. {"CCK 2 Mbps Short ", MCS_VALID},
  149. {"INVALID ", MCS_INVALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_INVALID},
  152. {"INVALID ", MCS_INVALID},
  153. {"INVALID ", MCS_INVALID},
  154. {"INVALID ", MCS_VALID},
  155. },
  156. {
  157. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  158. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  159. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  160. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  161. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  162. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  163. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  164. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  165. {"INVALID ", MCS_INVALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_INVALID},
  168. {"INVALID ", MCS_INVALID},
  169. {"INVALID ", MCS_VALID},
  170. },
  171. {
  172. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  173. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  174. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  175. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  176. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  177. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  178. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  179. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  180. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  181. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  182. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  183. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  184. {"INVALID ", MCS_VALID},
  185. },
  186. {
  187. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  188. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  189. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  190. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  191. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  192. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  193. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  194. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  195. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  196. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  197. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  198. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  199. {"INVALID ", MCS_VALID},
  200. }
  201. };
  202. /**
  203. * @brief Cpu ring map types
  204. */
  205. enum dp_cpu_ring_map_types {
  206. DP_DEFAULT_MAP,
  207. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  208. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  209. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  210. DP_CPU_RING_MAP_MAX
  211. };
  212. /**
  213. * @brief Cpu to tx ring map
  214. */
  215. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  216. {0x0, 0x1, 0x2, 0x0},
  217. {0x1, 0x2, 0x1, 0x2},
  218. {0x0, 0x2, 0x0, 0x2},
  219. {0x2, 0x2, 0x2, 0x2}
  220. };
  221. /**
  222. * @brief Select the type of statistics
  223. */
  224. enum dp_stats_type {
  225. STATS_FW = 0,
  226. STATS_HOST = 1,
  227. STATS_TYPE_MAX = 2,
  228. };
  229. /**
  230. * @brief General Firmware statistics options
  231. *
  232. */
  233. enum dp_fw_stats {
  234. TXRX_FW_STATS_INVALID = -1,
  235. };
  236. /**
  237. * dp_stats_mapping_table - Firmware and Host statistics
  238. * currently supported
  239. */
  240. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  241. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  242. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  243. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  244. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  245. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  246. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  247. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  248. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  249. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  250. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  251. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  252. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  253. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  254. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  260. /* Last ENUM for HTT FW STATS */
  261. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  262. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  263. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  264. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  265. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  266. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  267. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  268. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  269. };
  270. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  271. struct cdp_peer *peer_hdl,
  272. uint8_t *mac_addr,
  273. enum cdp_txrx_ast_entry_type type,
  274. uint32_t flags)
  275. {
  276. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  277. (struct dp_peer *)peer_hdl,
  278. mac_addr,
  279. type,
  280. flags);
  281. }
  282. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  283. void *ast_entry_hdl)
  284. {
  285. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  286. qdf_spin_lock_bh(&soc->ast_lock);
  287. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  288. (struct dp_ast_entry *)ast_entry_hdl);
  289. qdf_spin_unlock_bh(&soc->ast_lock);
  290. }
  291. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  292. struct cdp_peer *peer_hdl,
  293. void *ast_entry_hdl,
  294. uint32_t flags)
  295. {
  296. int status;
  297. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  298. qdf_spin_lock_bh(&soc->ast_lock);
  299. status = dp_peer_update_ast(soc,
  300. (struct dp_peer *)peer_hdl,
  301. (struct dp_ast_entry *)ast_entry_hdl,
  302. flags);
  303. qdf_spin_unlock_bh(&soc->ast_lock);
  304. return status;
  305. }
  306. static void *dp_peer_ast_hash_find_wifi3(struct cdp_soc_t *soc_hdl,
  307. uint8_t *ast_mac_addr)
  308. {
  309. struct dp_ast_entry *ast_entry;
  310. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  311. qdf_spin_lock_bh(&soc->ast_lock);
  312. ast_entry = dp_peer_ast_hash_find(soc, ast_mac_addr);
  313. qdf_spin_unlock_bh(&soc->ast_lock);
  314. return (void *)ast_entry;
  315. }
  316. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  317. void *ast_entry_hdl)
  318. {
  319. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  320. (struct dp_ast_entry *)ast_entry_hdl);
  321. }
  322. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  323. void *ast_entry_hdl)
  324. {
  325. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  326. (struct dp_ast_entry *)ast_entry_hdl);
  327. }
  328. static void dp_peer_ast_set_type_wifi3(
  329. struct cdp_soc_t *soc_hdl,
  330. void *ast_entry_hdl,
  331. enum cdp_txrx_ast_entry_type type)
  332. {
  333. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  334. (struct dp_ast_entry *)ast_entry_hdl,
  335. type);
  336. }
  337. /**
  338. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  339. * @ring_num: ring num of the ring being queried
  340. * @grp_mask: the grp_mask array for the ring type in question.
  341. *
  342. * The grp_mask array is indexed by group number and the bit fields correspond
  343. * to ring numbers. We are finding which interrupt group a ring belongs to.
  344. *
  345. * Return: the index in the grp_mask array with the ring number.
  346. * -QDF_STATUS_E_NOENT if no entry is found
  347. */
  348. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  349. {
  350. int ext_group_num;
  351. int mask = 1 << ring_num;
  352. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  353. ext_group_num++) {
  354. if (mask & grp_mask[ext_group_num])
  355. return ext_group_num;
  356. }
  357. return -QDF_STATUS_E_NOENT;
  358. }
  359. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  360. enum hal_ring_type ring_type,
  361. int ring_num)
  362. {
  363. int *grp_mask;
  364. switch (ring_type) {
  365. case WBM2SW_RELEASE:
  366. /* dp_tx_comp_handler - soc->tx_comp_ring */
  367. if (ring_num < 3)
  368. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  369. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  370. else if (ring_num == 3) {
  371. /* sw treats this as a separate ring type */
  372. grp_mask = &soc->wlan_cfg_ctx->
  373. int_rx_wbm_rel_ring_mask[0];
  374. ring_num = 0;
  375. } else {
  376. qdf_assert(0);
  377. return -QDF_STATUS_E_NOENT;
  378. }
  379. break;
  380. case REO_EXCEPTION:
  381. /* dp_rx_err_process - &soc->reo_exception_ring */
  382. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  383. break;
  384. case REO_DST:
  385. /* dp_rx_process - soc->reo_dest_ring */
  386. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  387. break;
  388. case REO_STATUS:
  389. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  390. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  391. break;
  392. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  393. case RXDMA_MONITOR_STATUS:
  394. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  395. case RXDMA_MONITOR_DST:
  396. /* dp_mon_process */
  397. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  398. break;
  399. case RXDMA_DST:
  400. /* dp_rxdma_err_process */
  401. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  402. break;
  403. case RXDMA_BUF:
  404. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  405. break;
  406. case RXDMA_MONITOR_BUF:
  407. /* TODO: support low_thresh interrupt */
  408. return -QDF_STATUS_E_NOENT;
  409. break;
  410. case TCL_DATA:
  411. case TCL_CMD:
  412. case REO_CMD:
  413. case SW2WBM_RELEASE:
  414. case WBM_IDLE_LINK:
  415. /* normally empty SW_TO_HW rings */
  416. return -QDF_STATUS_E_NOENT;
  417. break;
  418. case TCL_STATUS:
  419. case REO_REINJECT:
  420. /* misc unused rings */
  421. return -QDF_STATUS_E_NOENT;
  422. break;
  423. case CE_SRC:
  424. case CE_DST:
  425. case CE_DST_STATUS:
  426. /* CE_rings - currently handled by hif */
  427. default:
  428. return -QDF_STATUS_E_NOENT;
  429. break;
  430. }
  431. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  432. }
  433. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  434. *ring_params, int ring_type, int ring_num)
  435. {
  436. int msi_group_number;
  437. int msi_data_count;
  438. int ret;
  439. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  440. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  441. &msi_data_count, &msi_data_start,
  442. &msi_irq_start);
  443. if (ret)
  444. return;
  445. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  446. ring_num);
  447. if (msi_group_number < 0) {
  448. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  449. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  450. ring_type, ring_num);
  451. ring_params->msi_addr = 0;
  452. ring_params->msi_data = 0;
  453. return;
  454. }
  455. if (msi_group_number > msi_data_count) {
  456. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  457. FL("2 msi_groups will share an msi; msi_group_num %d"),
  458. msi_group_number);
  459. QDF_ASSERT(0);
  460. }
  461. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  462. ring_params->msi_addr = addr_low;
  463. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  464. ring_params->msi_data = (msi_group_number % msi_data_count)
  465. + msi_data_start;
  466. ring_params->flags |= HAL_SRNG_MSI_INTR;
  467. }
  468. /**
  469. * dp_print_ast_stats() - Dump AST table contents
  470. * @soc: Datapath soc handle
  471. *
  472. * return void
  473. */
  474. #ifdef FEATURE_WDS
  475. static void dp_print_ast_stats(struct dp_soc *soc)
  476. {
  477. uint8_t i;
  478. uint8_t num_entries = 0;
  479. struct dp_vdev *vdev;
  480. struct dp_pdev *pdev;
  481. struct dp_peer *peer;
  482. struct dp_ast_entry *ase, *tmp_ase;
  483. DP_PRINT_STATS("AST Stats:");
  484. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  485. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  486. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  487. DP_PRINT_STATS("AST Table:");
  488. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  489. pdev = soc->pdev_list[i];
  490. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  491. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  492. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  493. DP_PRINT_STATS("%6d mac_addr = %pM"
  494. " peer_mac_addr = %pM"
  495. " type = %d"
  496. " next_hop = %d"
  497. " is_active = %d"
  498. " is_bss = %d"
  499. " ast_idx = %d"
  500. " pdev_id = %d"
  501. " vdev_id = %d",
  502. ++num_entries,
  503. ase->mac_addr.raw,
  504. ase->peer->mac_addr.raw,
  505. ase->type,
  506. ase->next_hop,
  507. ase->is_active,
  508. ase->is_bss,
  509. ase->ast_idx,
  510. ase->pdev_id,
  511. ase->vdev_id);
  512. }
  513. }
  514. }
  515. }
  516. }
  517. #else
  518. static void dp_print_ast_stats(struct dp_soc *soc)
  519. {
  520. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_WDS");
  521. return;
  522. }
  523. #endif
  524. /*
  525. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  526. */
  527. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  528. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  529. {
  530. void *hal_soc = soc->hal_soc;
  531. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  532. /* TODO: See if we should get align size from hal */
  533. uint32_t ring_base_align = 8;
  534. struct hal_srng_params ring_params;
  535. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  536. /* TODO: Currently hal layer takes care of endianness related settings.
  537. * See if these settings need to passed from DP layer
  538. */
  539. ring_params.flags = 0;
  540. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  541. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  542. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  543. srng->hal_srng = NULL;
  544. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  545. srng->num_entries = num_entries;
  546. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  547. soc->osdev, soc->osdev->dev, srng->alloc_size,
  548. &(srng->base_paddr_unaligned));
  549. if (!srng->base_vaddr_unaligned) {
  550. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  551. FL("alloc failed - ring_type: %d, ring_num %d"),
  552. ring_type, ring_num);
  553. return QDF_STATUS_E_NOMEM;
  554. }
  555. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  556. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  557. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  558. ((unsigned long)(ring_params.ring_base_vaddr) -
  559. (unsigned long)srng->base_vaddr_unaligned);
  560. ring_params.num_entries = num_entries;
  561. if (soc->intr_mode == DP_INTR_MSI) {
  562. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  563. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  564. FL("Using MSI for ring_type: %d, ring_num %d"),
  565. ring_type, ring_num);
  566. } else {
  567. ring_params.msi_data = 0;
  568. ring_params.msi_addr = 0;
  569. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  570. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  571. ring_type, ring_num);
  572. }
  573. /*
  574. * Setup interrupt timer and batch counter thresholds for
  575. * interrupt mitigation based on ring type
  576. */
  577. if (ring_type == REO_DST) {
  578. ring_params.intr_timer_thres_us =
  579. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  580. ring_params.intr_batch_cntr_thres_entries =
  581. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  582. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  583. ring_params.intr_timer_thres_us =
  584. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  585. ring_params.intr_batch_cntr_thres_entries =
  586. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  587. } else {
  588. ring_params.intr_timer_thres_us =
  589. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  590. ring_params.intr_batch_cntr_thres_entries =
  591. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  592. }
  593. /* Enable low threshold interrupts for rx buffer rings (regular and
  594. * monitor buffer rings.
  595. * TODO: See if this is required for any other ring
  596. */
  597. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  598. (ring_type == RXDMA_MONITOR_STATUS)) {
  599. /* TODO: Setting low threshold to 1/8th of ring size
  600. * see if this needs to be configurable
  601. */
  602. ring_params.low_threshold = num_entries >> 3;
  603. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  604. ring_params.intr_timer_thres_us = 0x1000;
  605. }
  606. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  607. mac_id, &ring_params);
  608. if (!srng->hal_srng) {
  609. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  610. srng->alloc_size,
  611. srng->base_vaddr_unaligned,
  612. srng->base_paddr_unaligned, 0);
  613. }
  614. return 0;
  615. }
  616. /**
  617. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  618. * Any buffers allocated and attached to ring entries are expected to be freed
  619. * before calling this function.
  620. */
  621. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  622. int ring_type, int ring_num)
  623. {
  624. if (!srng->hal_srng) {
  625. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  626. FL("Ring type: %d, num:%d not setup"),
  627. ring_type, ring_num);
  628. return;
  629. }
  630. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  631. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  632. srng->alloc_size,
  633. srng->base_vaddr_unaligned,
  634. srng->base_paddr_unaligned, 0);
  635. srng->hal_srng = NULL;
  636. }
  637. /* TODO: Need this interface from HIF */
  638. void *hif_get_hal_handle(void *hif_handle);
  639. /*
  640. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  641. * @dp_ctx: DP SOC handle
  642. * @budget: Number of frames/descriptors that can be processed in one shot
  643. *
  644. * Return: remaining budget/quota for the soc device
  645. */
  646. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  647. {
  648. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  649. struct dp_soc *soc = int_ctx->soc;
  650. int ring = 0;
  651. uint32_t work_done = 0;
  652. int budget = dp_budget;
  653. uint8_t tx_mask = int_ctx->tx_ring_mask;
  654. uint8_t rx_mask = int_ctx->rx_ring_mask;
  655. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  656. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  657. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  658. uint32_t remaining_quota = dp_budget;
  659. struct dp_pdev *pdev = NULL;
  660. /* Process Tx completion interrupts first to return back buffers */
  661. while (tx_mask) {
  662. if (tx_mask & 0x1) {
  663. work_done = dp_tx_comp_handler(soc,
  664. soc->tx_comp_ring[ring].hal_srng,
  665. remaining_quota);
  666. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  667. "tx mask 0x%x ring %d, budget %d, work_done %d",
  668. tx_mask, ring, budget, work_done);
  669. budget -= work_done;
  670. if (budget <= 0)
  671. goto budget_done;
  672. remaining_quota = budget;
  673. }
  674. tx_mask = tx_mask >> 1;
  675. ring++;
  676. }
  677. /* Process REO Exception ring interrupt */
  678. if (rx_err_mask) {
  679. work_done = dp_rx_err_process(soc,
  680. soc->reo_exception_ring.hal_srng,
  681. remaining_quota);
  682. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  683. "REO Exception Ring: work_done %d budget %d",
  684. work_done, budget);
  685. budget -= work_done;
  686. if (budget <= 0) {
  687. goto budget_done;
  688. }
  689. remaining_quota = budget;
  690. }
  691. /* Process Rx WBM release ring interrupt */
  692. if (rx_wbm_rel_mask) {
  693. work_done = dp_rx_wbm_err_process(soc,
  694. soc->rx_rel_ring.hal_srng, remaining_quota);
  695. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  696. "WBM Release Ring: work_done %d budget %d",
  697. work_done, budget);
  698. budget -= work_done;
  699. if (budget <= 0) {
  700. goto budget_done;
  701. }
  702. remaining_quota = budget;
  703. }
  704. /* Process Rx interrupts */
  705. if (rx_mask) {
  706. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  707. if (rx_mask & (1 << ring)) {
  708. work_done = dp_rx_process(int_ctx,
  709. soc->reo_dest_ring[ring].hal_srng,
  710. remaining_quota);
  711. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  712. "rx mask 0x%x ring %d, work_done %d budget %d",
  713. rx_mask, ring, work_done, budget);
  714. budget -= work_done;
  715. if (budget <= 0)
  716. goto budget_done;
  717. remaining_quota = budget;
  718. }
  719. }
  720. for (ring = 0; ring < MAX_RX_MAC_RINGS; ring++) {
  721. /* Need to check on this, why is required */
  722. work_done = dp_rxdma_err_process(soc, ring,
  723. remaining_quota);
  724. budget -= work_done;
  725. }
  726. }
  727. if (reo_status_mask)
  728. dp_reo_status_ring_handler(soc);
  729. /* Process LMAC interrupts */
  730. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  731. pdev = soc->pdev_list[ring];
  732. if (pdev == NULL)
  733. continue;
  734. if (int_ctx->rx_mon_ring_mask & (1 << ring)) {
  735. work_done = dp_mon_process(soc, ring, remaining_quota);
  736. budget -= work_done;
  737. if (budget <= 0)
  738. goto budget_done;
  739. remaining_quota = budget;
  740. }
  741. if (int_ctx->rxdma2host_ring_mask & (1 << ring)) {
  742. work_done = dp_rxdma_err_process(soc, ring,
  743. remaining_quota);
  744. budget -= work_done;
  745. if (budget <= 0)
  746. goto budget_done;
  747. remaining_quota = budget;
  748. }
  749. if (int_ctx->host2rxdma_ring_mask & (1 << ring)) {
  750. union dp_rx_desc_list_elem_t *desc_list = NULL;
  751. union dp_rx_desc_list_elem_t *tail = NULL;
  752. struct dp_srng *rx_refill_buf_ring =
  753. &pdev->rx_refill_buf_ring;
  754. DP_STATS_INC(pdev, replenish.low_thresh_intrs, 1);
  755. dp_rx_buffers_replenish(soc, ring,
  756. rx_refill_buf_ring,
  757. &soc->rx_desc_buf[ring], 0,
  758. &desc_list, &tail, HAL_RX_BUF_RBM_SW3_BM);
  759. }
  760. }
  761. qdf_lro_flush(int_ctx->lro_ctx);
  762. budget_done:
  763. return dp_budget - budget;
  764. }
  765. #ifdef DP_INTR_POLL_BASED
  766. /* dp_interrupt_timer()- timer poll for interrupts
  767. *
  768. * @arg: SoC Handle
  769. *
  770. * Return:
  771. *
  772. */
  773. static void dp_interrupt_timer(void *arg)
  774. {
  775. struct dp_soc *soc = (struct dp_soc *) arg;
  776. int i;
  777. if (qdf_atomic_read(&soc->cmn_init_done)) {
  778. for (i = 0;
  779. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  780. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  781. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  782. }
  783. }
  784. /*
  785. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  786. * @txrx_soc: DP SOC handle
  787. *
  788. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  789. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  790. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  791. *
  792. * Return: 0 for success. nonzero for failure.
  793. */
  794. static QDF_STATUS dp_soc_interrupt_attach_poll(void *txrx_soc)
  795. {
  796. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  797. int i;
  798. soc->intr_mode = DP_INTR_POLL;
  799. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  800. soc->intr_ctx[i].dp_intr_id = i;
  801. soc->intr_ctx[i].tx_ring_mask =
  802. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  803. soc->intr_ctx[i].rx_ring_mask =
  804. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  805. soc->intr_ctx[i].rx_mon_ring_mask =
  806. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  807. soc->intr_ctx[i].rx_err_ring_mask =
  808. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  809. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  810. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  811. soc->intr_ctx[i].reo_status_ring_mask =
  812. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  813. soc->intr_ctx[i].rxdma2host_ring_mask =
  814. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  815. soc->intr_ctx[i].soc = soc;
  816. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  817. }
  818. qdf_timer_init(soc->osdev, &soc->int_timer,
  819. dp_interrupt_timer, (void *)soc,
  820. QDF_TIMER_TYPE_WAKE_APPS);
  821. return QDF_STATUS_SUCCESS;
  822. }
  823. #if defined(CONFIG_MCL)
  824. extern int con_mode_monitor;
  825. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  826. /*
  827. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  828. * @txrx_soc: DP SOC handle
  829. *
  830. * Call the appropriate attach function based on the mode of operation.
  831. * This is a WAR for enabling monitor mode.
  832. *
  833. * Return: 0 for success. nonzero for failure.
  834. */
  835. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  836. {
  837. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  838. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  839. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  840. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  841. "%s: Poll mode", __func__);
  842. return dp_soc_interrupt_attach_poll(txrx_soc);
  843. } else {
  844. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  845. "%s: Interrupt mode", __func__);
  846. return dp_soc_interrupt_attach(txrx_soc);
  847. }
  848. }
  849. #else
  850. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  851. {
  852. return dp_soc_interrupt_attach_poll(txrx_soc);
  853. }
  854. #endif
  855. #endif
  856. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  857. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  858. {
  859. int j;
  860. int num_irq = 0;
  861. int tx_mask =
  862. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  863. int rx_mask =
  864. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  865. int rx_mon_mask =
  866. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  867. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  868. soc->wlan_cfg_ctx, intr_ctx_num);
  869. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  870. soc->wlan_cfg_ctx, intr_ctx_num);
  871. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  872. soc->wlan_cfg_ctx, intr_ctx_num);
  873. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  874. soc->wlan_cfg_ctx, intr_ctx_num);
  875. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  876. soc->wlan_cfg_ctx, intr_ctx_num);
  877. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  878. if (tx_mask & (1 << j)) {
  879. irq_id_map[num_irq++] =
  880. (wbm2host_tx_completions_ring1 - j);
  881. }
  882. if (rx_mask & (1 << j)) {
  883. irq_id_map[num_irq++] =
  884. (reo2host_destination_ring1 - j);
  885. }
  886. if (rxdma2host_ring_mask & (1 << j)) {
  887. irq_id_map[num_irq++] =
  888. rxdma2host_destination_ring_mac1 -
  889. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  890. }
  891. if (host2rxdma_ring_mask & (1 << j)) {
  892. irq_id_map[num_irq++] =
  893. host2rxdma_host_buf_ring_mac1 -
  894. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  895. }
  896. if (rx_mon_mask & (1 << j)) {
  897. irq_id_map[num_irq++] =
  898. ppdu_end_interrupts_mac1 -
  899. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  900. irq_id_map[num_irq++] =
  901. rxdma2host_monitor_status_ring_mac1 -
  902. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  903. }
  904. if (rx_wbm_rel_ring_mask & (1 << j))
  905. irq_id_map[num_irq++] = wbm2host_rx_release;
  906. if (rx_err_ring_mask & (1 << j))
  907. irq_id_map[num_irq++] = reo2host_exception;
  908. if (reo_status_ring_mask & (1 << j))
  909. irq_id_map[num_irq++] = reo2host_status;
  910. }
  911. *num_irq_r = num_irq;
  912. }
  913. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  914. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  915. int msi_vector_count, int msi_vector_start)
  916. {
  917. int tx_mask = wlan_cfg_get_tx_ring_mask(
  918. soc->wlan_cfg_ctx, intr_ctx_num);
  919. int rx_mask = wlan_cfg_get_rx_ring_mask(
  920. soc->wlan_cfg_ctx, intr_ctx_num);
  921. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  922. soc->wlan_cfg_ctx, intr_ctx_num);
  923. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  924. soc->wlan_cfg_ctx, intr_ctx_num);
  925. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  926. soc->wlan_cfg_ctx, intr_ctx_num);
  927. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  928. soc->wlan_cfg_ctx, intr_ctx_num);
  929. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  930. soc->wlan_cfg_ctx, intr_ctx_num);
  931. unsigned int vector =
  932. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  933. int num_irq = 0;
  934. soc->intr_mode = DP_INTR_MSI;
  935. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  936. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  937. irq_id_map[num_irq++] =
  938. pld_get_msi_irq(soc->osdev->dev, vector);
  939. *num_irq_r = num_irq;
  940. }
  941. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  942. int *irq_id_map, int *num_irq)
  943. {
  944. int msi_vector_count, ret;
  945. uint32_t msi_base_data, msi_vector_start;
  946. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  947. &msi_vector_count,
  948. &msi_base_data,
  949. &msi_vector_start);
  950. if (ret)
  951. return dp_soc_interrupt_map_calculate_integrated(soc,
  952. intr_ctx_num, irq_id_map, num_irq);
  953. else
  954. dp_soc_interrupt_map_calculate_msi(soc,
  955. intr_ctx_num, irq_id_map, num_irq,
  956. msi_vector_count, msi_vector_start);
  957. }
  958. /*
  959. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  960. * @txrx_soc: DP SOC handle
  961. *
  962. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  963. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  964. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  965. *
  966. * Return: 0 for success. nonzero for failure.
  967. */
  968. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  969. {
  970. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  971. int i = 0;
  972. int num_irq = 0;
  973. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  974. int ret = 0;
  975. /* Map of IRQ ids registered with one interrupt context */
  976. int irq_id_map[HIF_MAX_GRP_IRQ];
  977. int tx_mask =
  978. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  979. int rx_mask =
  980. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  981. int rx_mon_mask =
  982. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  983. int rx_err_ring_mask =
  984. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  985. int rx_wbm_rel_ring_mask =
  986. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  987. int reo_status_ring_mask =
  988. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  989. int rxdma2host_ring_mask =
  990. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  991. int host2rxdma_ring_mask =
  992. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  993. soc->intr_ctx[i].dp_intr_id = i;
  994. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  995. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  996. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  997. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  998. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  999. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1000. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1001. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1002. soc->intr_ctx[i].soc = soc;
  1003. num_irq = 0;
  1004. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1005. &num_irq);
  1006. ret = hif_register_ext_group(soc->hif_handle,
  1007. num_irq, irq_id_map, dp_service_srngs,
  1008. &soc->intr_ctx[i], "dp_intr",
  1009. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1010. if (ret) {
  1011. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1012. FL("failed, ret = %d"), ret);
  1013. return QDF_STATUS_E_FAILURE;
  1014. }
  1015. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1016. }
  1017. hif_configure_ext_group_interrupts(soc->hif_handle);
  1018. return QDF_STATUS_SUCCESS;
  1019. }
  1020. /*
  1021. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1022. * @txrx_soc: DP SOC handle
  1023. *
  1024. * Return: void
  1025. */
  1026. static void dp_soc_interrupt_detach(void *txrx_soc)
  1027. {
  1028. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1029. int i;
  1030. if (soc->intr_mode == DP_INTR_POLL) {
  1031. qdf_timer_stop(&soc->int_timer);
  1032. qdf_timer_free(&soc->int_timer);
  1033. } else {
  1034. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1035. }
  1036. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1037. soc->intr_ctx[i].tx_ring_mask = 0;
  1038. soc->intr_ctx[i].rx_ring_mask = 0;
  1039. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1040. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1041. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1042. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1043. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1044. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1045. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1046. }
  1047. }
  1048. #define AVG_MAX_MPDUS_PER_TID 128
  1049. #define AVG_TIDS_PER_CLIENT 2
  1050. #define AVG_FLOWS_PER_TID 2
  1051. #define AVG_MSDUS_PER_FLOW 128
  1052. #define AVG_MSDUS_PER_MPDU 4
  1053. /*
  1054. * Allocate and setup link descriptor pool that will be used by HW for
  1055. * various link and queue descriptors and managed by WBM
  1056. */
  1057. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1058. {
  1059. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1060. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1061. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1062. uint32_t num_mpdus_per_link_desc =
  1063. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1064. uint32_t num_msdus_per_link_desc =
  1065. hal_num_msdus_per_link_desc(soc->hal_soc);
  1066. uint32_t num_mpdu_links_per_queue_desc =
  1067. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1068. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1069. uint32_t total_link_descs, total_mem_size;
  1070. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1071. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1072. uint32_t num_link_desc_banks;
  1073. uint32_t last_bank_size = 0;
  1074. uint32_t entry_size, num_entries;
  1075. int i;
  1076. uint32_t desc_id = 0;
  1077. /* Only Tx queue descriptors are allocated from common link descriptor
  1078. * pool Rx queue descriptors are not included in this because (REO queue
  1079. * extension descriptors) they are expected to be allocated contiguously
  1080. * with REO queue descriptors
  1081. */
  1082. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1083. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1084. num_mpdu_queue_descs = num_mpdu_link_descs /
  1085. num_mpdu_links_per_queue_desc;
  1086. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1087. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1088. num_msdus_per_link_desc;
  1089. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1090. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1091. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1092. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1093. /* Round up to power of 2 */
  1094. total_link_descs = 1;
  1095. while (total_link_descs < num_entries)
  1096. total_link_descs <<= 1;
  1097. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1098. FL("total_link_descs: %u, link_desc_size: %d"),
  1099. total_link_descs, link_desc_size);
  1100. total_mem_size = total_link_descs * link_desc_size;
  1101. total_mem_size += link_desc_align;
  1102. if (total_mem_size <= max_alloc_size) {
  1103. num_link_desc_banks = 0;
  1104. last_bank_size = total_mem_size;
  1105. } else {
  1106. num_link_desc_banks = (total_mem_size) /
  1107. (max_alloc_size - link_desc_align);
  1108. last_bank_size = total_mem_size %
  1109. (max_alloc_size - link_desc_align);
  1110. }
  1111. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1112. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1113. total_mem_size, num_link_desc_banks);
  1114. for (i = 0; i < num_link_desc_banks; i++) {
  1115. soc->link_desc_banks[i].base_vaddr_unaligned =
  1116. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1117. max_alloc_size,
  1118. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1119. soc->link_desc_banks[i].size = max_alloc_size;
  1120. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1121. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1122. ((unsigned long)(
  1123. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1124. link_desc_align));
  1125. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1126. soc->link_desc_banks[i].base_paddr_unaligned) +
  1127. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1128. (unsigned long)(
  1129. soc->link_desc_banks[i].base_vaddr_unaligned));
  1130. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1131. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1132. FL("Link descriptor memory alloc failed"));
  1133. goto fail;
  1134. }
  1135. }
  1136. if (last_bank_size) {
  1137. /* Allocate last bank in case total memory required is not exact
  1138. * multiple of max_alloc_size
  1139. */
  1140. soc->link_desc_banks[i].base_vaddr_unaligned =
  1141. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1142. last_bank_size,
  1143. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1144. soc->link_desc_banks[i].size = last_bank_size;
  1145. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1146. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1147. ((unsigned long)(
  1148. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1149. link_desc_align));
  1150. soc->link_desc_banks[i].base_paddr =
  1151. (unsigned long)(
  1152. soc->link_desc_banks[i].base_paddr_unaligned) +
  1153. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1154. (unsigned long)(
  1155. soc->link_desc_banks[i].base_vaddr_unaligned));
  1156. }
  1157. /* Allocate and setup link descriptor idle list for HW internal use */
  1158. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1159. total_mem_size = entry_size * total_link_descs;
  1160. if (total_mem_size <= max_alloc_size) {
  1161. void *desc;
  1162. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1163. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1164. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1165. FL("Link desc idle ring setup failed"));
  1166. goto fail;
  1167. }
  1168. hal_srng_access_start_unlocked(soc->hal_soc,
  1169. soc->wbm_idle_link_ring.hal_srng);
  1170. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1171. soc->link_desc_banks[i].base_paddr; i++) {
  1172. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1173. ((unsigned long)(
  1174. soc->link_desc_banks[i].base_vaddr) -
  1175. (unsigned long)(
  1176. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1177. / link_desc_size;
  1178. unsigned long paddr = (unsigned long)(
  1179. soc->link_desc_banks[i].base_paddr);
  1180. while (num_entries && (desc = hal_srng_src_get_next(
  1181. soc->hal_soc,
  1182. soc->wbm_idle_link_ring.hal_srng))) {
  1183. hal_set_link_desc_addr(desc,
  1184. LINK_DESC_COOKIE(desc_id, i), paddr);
  1185. num_entries--;
  1186. desc_id++;
  1187. paddr += link_desc_size;
  1188. }
  1189. }
  1190. hal_srng_access_end_unlocked(soc->hal_soc,
  1191. soc->wbm_idle_link_ring.hal_srng);
  1192. } else {
  1193. uint32_t num_scatter_bufs;
  1194. uint32_t num_entries_per_buf;
  1195. uint32_t rem_entries;
  1196. uint8_t *scatter_buf_ptr;
  1197. uint16_t scatter_buf_num;
  1198. soc->wbm_idle_scatter_buf_size =
  1199. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1200. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1201. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1202. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1203. soc->hal_soc, total_mem_size,
  1204. soc->wbm_idle_scatter_buf_size);
  1205. for (i = 0; i < num_scatter_bufs; i++) {
  1206. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1207. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1208. soc->wbm_idle_scatter_buf_size,
  1209. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1210. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1211. QDF_TRACE(QDF_MODULE_ID_DP,
  1212. QDF_TRACE_LEVEL_ERROR,
  1213. FL("Scatter list memory alloc failed"));
  1214. goto fail;
  1215. }
  1216. }
  1217. /* Populate idle list scatter buffers with link descriptor
  1218. * pointers
  1219. */
  1220. scatter_buf_num = 0;
  1221. scatter_buf_ptr = (uint8_t *)(
  1222. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1223. rem_entries = num_entries_per_buf;
  1224. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1225. soc->link_desc_banks[i].base_paddr; i++) {
  1226. uint32_t num_link_descs =
  1227. (soc->link_desc_banks[i].size -
  1228. ((unsigned long)(
  1229. soc->link_desc_banks[i].base_vaddr) -
  1230. (unsigned long)(
  1231. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1232. / link_desc_size;
  1233. unsigned long paddr = (unsigned long)(
  1234. soc->link_desc_banks[i].base_paddr);
  1235. while (num_link_descs) {
  1236. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1237. LINK_DESC_COOKIE(desc_id, i), paddr);
  1238. num_link_descs--;
  1239. desc_id++;
  1240. paddr += link_desc_size;
  1241. rem_entries--;
  1242. if (rem_entries) {
  1243. scatter_buf_ptr += entry_size;
  1244. } else {
  1245. rem_entries = num_entries_per_buf;
  1246. scatter_buf_num++;
  1247. if (scatter_buf_num >= num_scatter_bufs)
  1248. break;
  1249. scatter_buf_ptr = (uint8_t *)(
  1250. soc->wbm_idle_scatter_buf_base_vaddr[
  1251. scatter_buf_num]);
  1252. }
  1253. }
  1254. }
  1255. /* Setup link descriptor idle list in HW */
  1256. hal_setup_link_idle_list(soc->hal_soc,
  1257. soc->wbm_idle_scatter_buf_base_paddr,
  1258. soc->wbm_idle_scatter_buf_base_vaddr,
  1259. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1260. (uint32_t)(scatter_buf_ptr -
  1261. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1262. scatter_buf_num-1])), total_link_descs);
  1263. }
  1264. return 0;
  1265. fail:
  1266. if (soc->wbm_idle_link_ring.hal_srng) {
  1267. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  1268. WBM_IDLE_LINK, 0);
  1269. }
  1270. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1271. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1272. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1273. soc->wbm_idle_scatter_buf_size,
  1274. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1275. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1276. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1277. }
  1278. }
  1279. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1280. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1281. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1282. soc->link_desc_banks[i].size,
  1283. soc->link_desc_banks[i].base_vaddr_unaligned,
  1284. soc->link_desc_banks[i].base_paddr_unaligned,
  1285. 0);
  1286. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1287. }
  1288. }
  1289. return QDF_STATUS_E_FAILURE;
  1290. }
  1291. /*
  1292. * Free link descriptor pool that was setup HW
  1293. */
  1294. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1295. {
  1296. int i;
  1297. if (soc->wbm_idle_link_ring.hal_srng) {
  1298. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1299. WBM_IDLE_LINK, 0);
  1300. }
  1301. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1302. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1303. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1304. soc->wbm_idle_scatter_buf_size,
  1305. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1306. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1307. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1308. }
  1309. }
  1310. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1311. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1312. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1313. soc->link_desc_banks[i].size,
  1314. soc->link_desc_banks[i].base_vaddr_unaligned,
  1315. soc->link_desc_banks[i].base_paddr_unaligned,
  1316. 0);
  1317. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1318. }
  1319. }
  1320. }
  1321. /* TODO: Following should be configurable */
  1322. #define WBM_RELEASE_RING_SIZE 64
  1323. #define TCL_CMD_RING_SIZE 32
  1324. #define TCL_STATUS_RING_SIZE 32
  1325. #if defined(QCA_WIFI_QCA6290)
  1326. #define REO_DST_RING_SIZE 1024
  1327. #else
  1328. #define REO_DST_RING_SIZE 2048
  1329. #endif
  1330. #define REO_REINJECT_RING_SIZE 32
  1331. #define RX_RELEASE_RING_SIZE 1024
  1332. #define REO_EXCEPTION_RING_SIZE 128
  1333. #define REO_CMD_RING_SIZE 64
  1334. #define REO_STATUS_RING_SIZE 128
  1335. #define RXDMA_BUF_RING_SIZE 1024
  1336. #define RXDMA_REFILL_RING_SIZE 4096
  1337. #define RXDMA_MONITOR_BUF_RING_SIZE 4096
  1338. #define RXDMA_MONITOR_DST_RING_SIZE 2048
  1339. #define RXDMA_MONITOR_STATUS_RING_SIZE 1024
  1340. #define RXDMA_MONITOR_DESC_RING_SIZE 4096
  1341. #define RXDMA_ERR_DST_RING_SIZE 1024
  1342. /*
  1343. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1344. * @soc: Datapath SOC handle
  1345. *
  1346. * This is a timer function used to age out stale WDS nodes from
  1347. * AST table
  1348. */
  1349. #ifdef FEATURE_WDS
  1350. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1351. {
  1352. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1353. struct dp_pdev *pdev;
  1354. struct dp_vdev *vdev;
  1355. struct dp_peer *peer;
  1356. struct dp_ast_entry *ase, *temp_ase;
  1357. int i;
  1358. qdf_spin_lock_bh(&soc->ast_lock);
  1359. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1360. pdev = soc->pdev_list[i];
  1361. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1362. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1363. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1364. /*
  1365. * Do not expire static ast entries
  1366. * and HM WDS entries
  1367. */
  1368. if (ase->type ==
  1369. CDP_TXRX_AST_TYPE_STATIC ||
  1370. ase->type ==
  1371. CDP_TXRX_AST_TYPE_WDS_HM)
  1372. continue;
  1373. if (ase->is_active) {
  1374. ase->is_active = FALSE;
  1375. continue;
  1376. }
  1377. DP_STATS_INC(soc, ast.aged_out, 1);
  1378. dp_peer_del_ast(soc, ase);
  1379. }
  1380. }
  1381. }
  1382. }
  1383. qdf_spin_unlock_bh(&soc->ast_lock);
  1384. if (qdf_atomic_read(&soc->cmn_init_done))
  1385. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1386. }
  1387. /*
  1388. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1389. * @soc: Datapath SOC handle
  1390. *
  1391. * Return: None
  1392. */
  1393. static void dp_soc_wds_attach(struct dp_soc *soc)
  1394. {
  1395. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1396. dp_wds_aging_timer_fn, (void *)soc,
  1397. QDF_TIMER_TYPE_WAKE_APPS);
  1398. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1399. }
  1400. /*
  1401. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1402. * @txrx_soc: DP SOC handle
  1403. *
  1404. * Return: None
  1405. */
  1406. static void dp_soc_wds_detach(struct dp_soc *soc)
  1407. {
  1408. qdf_timer_stop(&soc->wds_aging_timer);
  1409. qdf_timer_free(&soc->wds_aging_timer);
  1410. }
  1411. #else
  1412. static void dp_soc_wds_attach(struct dp_soc *soc)
  1413. {
  1414. }
  1415. static void dp_soc_wds_detach(struct dp_soc *soc)
  1416. {
  1417. }
  1418. #endif
  1419. /*
  1420. * dp_soc_reset_ring_map() - Reset cpu ring map
  1421. * @soc: Datapath soc handler
  1422. *
  1423. * This api resets the default cpu ring map
  1424. */
  1425. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1426. {
  1427. uint8_t i;
  1428. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1429. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1430. if (nss_config == 1) {
  1431. /*
  1432. * Setting Tx ring map for one nss offloaded radio
  1433. */
  1434. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1435. } else if (nss_config == 2) {
  1436. /*
  1437. * Setting Tx ring for two nss offloaded radios
  1438. */
  1439. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1440. } else {
  1441. /*
  1442. * Setting Tx ring map for all nss offloaded radios
  1443. */
  1444. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1445. }
  1446. }
  1447. }
  1448. /*
  1449. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1450. * @dp_soc - DP soc handle
  1451. * @ring_type - ring type
  1452. * @ring_num - ring_num
  1453. *
  1454. * return 0 or 1
  1455. */
  1456. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1457. {
  1458. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1459. uint8_t status = 0;
  1460. switch (ring_type) {
  1461. case WBM2SW_RELEASE:
  1462. case REO_DST:
  1463. case RXDMA_BUF:
  1464. status = ((nss_config) & (1 << ring_num));
  1465. break;
  1466. default:
  1467. break;
  1468. }
  1469. return status;
  1470. }
  1471. /*
  1472. * dp_soc_reset_intr_mask() - reset interrupt mask
  1473. * @dp_soc - DP Soc handle
  1474. *
  1475. * Return: Return void
  1476. */
  1477. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1478. {
  1479. uint8_t j;
  1480. int *grp_mask = NULL;
  1481. int group_number, mask, num_ring;
  1482. /* number of tx ring */
  1483. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1484. /*
  1485. * group mask for tx completion ring.
  1486. */
  1487. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1488. /* loop and reset the mask for only offloaded ring */
  1489. for (j = 0; j < num_ring; j++) {
  1490. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1491. continue;
  1492. }
  1493. /*
  1494. * Group number corresponding to tx offloaded ring.
  1495. */
  1496. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1497. if (group_number < 0) {
  1498. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1499. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1500. WBM2SW_RELEASE, j);
  1501. return;
  1502. }
  1503. /* reset the tx mask for offloaded ring */
  1504. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1505. mask &= (~(1 << j));
  1506. /*
  1507. * reset the interrupt mask for offloaded ring.
  1508. */
  1509. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1510. }
  1511. /* number of rx rings */
  1512. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1513. /*
  1514. * group mask for reo destination ring.
  1515. */
  1516. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1517. /* loop and reset the mask for only offloaded ring */
  1518. for (j = 0; j < num_ring; j++) {
  1519. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1520. continue;
  1521. }
  1522. /*
  1523. * Group number corresponding to rx offloaded ring.
  1524. */
  1525. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1526. if (group_number < 0) {
  1527. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1528. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1529. REO_DST, j);
  1530. return;
  1531. }
  1532. /* set the interrupt mask for offloaded ring */
  1533. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1534. mask &= (~(1 << j));
  1535. /*
  1536. * set the interrupt mask to zero for rx offloaded radio.
  1537. */
  1538. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1539. }
  1540. /*
  1541. * group mask for Rx buffer refill ring
  1542. */
  1543. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1544. /* loop and reset the mask for only offloaded ring */
  1545. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1546. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1547. continue;
  1548. }
  1549. /*
  1550. * Group number corresponding to rx offloaded ring.
  1551. */
  1552. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1553. if (group_number < 0) {
  1554. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1555. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1556. REO_DST, j);
  1557. return;
  1558. }
  1559. /* set the interrupt mask for offloaded ring */
  1560. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1561. group_number);
  1562. mask &= (~(1 << j));
  1563. /*
  1564. * set the interrupt mask to zero for rx offloaded radio.
  1565. */
  1566. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1567. group_number, mask);
  1568. }
  1569. }
  1570. #ifdef IPA_OFFLOAD
  1571. /**
  1572. * dp_reo_remap_config() - configure reo remap register value based
  1573. * nss configuration.
  1574. * based on offload_radio value below remap configuration
  1575. * get applied.
  1576. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1577. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1578. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1579. * 3 - both Radios handled by NSS (remap not required)
  1580. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1581. *
  1582. * @remap1: output parameter indicates reo remap 1 register value
  1583. * @remap2: output parameter indicates reo remap 2 register value
  1584. * Return: bool type, true if remap is configured else false.
  1585. */
  1586. static bool dp_reo_remap_config(struct dp_soc *soc,
  1587. uint32_t *remap1,
  1588. uint32_t *remap2)
  1589. {
  1590. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1591. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1592. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1593. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1594. return true;
  1595. }
  1596. #else
  1597. static bool dp_reo_remap_config(struct dp_soc *soc,
  1598. uint32_t *remap1,
  1599. uint32_t *remap2)
  1600. {
  1601. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1602. switch (offload_radio) {
  1603. case 0:
  1604. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1605. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1606. (0x3 << 18) | (0x4 << 21)) << 8;
  1607. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1608. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1609. (0x3 << 18) | (0x4 << 21)) << 8;
  1610. break;
  1611. case 1:
  1612. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1613. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1614. (0x2 << 18) | (0x3 << 21)) << 8;
  1615. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1616. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1617. (0x4 << 18) | (0x2 << 21)) << 8;
  1618. break;
  1619. case 2:
  1620. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1621. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1622. (0x1 << 18) | (0x3 << 21)) << 8;
  1623. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1624. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1625. (0x4 << 18) | (0x1 << 21)) << 8;
  1626. break;
  1627. case 3:
  1628. /* return false if both radios are offloaded to NSS */
  1629. return false;
  1630. }
  1631. return true;
  1632. }
  1633. #endif
  1634. /*
  1635. * dp_reo_frag_dst_set() - configure reo register to set the
  1636. * fragment destination ring
  1637. * @soc : Datapath soc
  1638. * @frag_dst_ring : output parameter to set fragment destination ring
  1639. *
  1640. * Based on offload_radio below fragment destination rings is selected
  1641. * 0 - TCL
  1642. * 1 - SW1
  1643. * 2 - SW2
  1644. * 3 - SW3
  1645. * 4 - SW4
  1646. * 5 - Release
  1647. * 6 - FW
  1648. * 7 - alternate select
  1649. *
  1650. * return: void
  1651. */
  1652. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  1653. {
  1654. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1655. switch (offload_radio) {
  1656. case 0:
  1657. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  1658. break;
  1659. case 3:
  1660. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  1661. break;
  1662. default:
  1663. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1664. FL("dp_reo_frag_dst_set invalid offload radio config"));
  1665. break;
  1666. }
  1667. }
  1668. /*
  1669. * dp_soc_cmn_setup() - Common SoC level initializion
  1670. * @soc: Datapath SOC handle
  1671. *
  1672. * This is an internal function used to setup common SOC data structures,
  1673. * to be called from PDEV attach after receiving HW mode capabilities from FW
  1674. */
  1675. static int dp_soc_cmn_setup(struct dp_soc *soc)
  1676. {
  1677. int i;
  1678. struct hal_reo_params reo_params;
  1679. int tx_ring_size;
  1680. int tx_comp_ring_size;
  1681. if (qdf_atomic_read(&soc->cmn_init_done))
  1682. return 0;
  1683. if (dp_peer_find_attach(soc))
  1684. goto fail0;
  1685. if (dp_hw_link_desc_pool_setup(soc))
  1686. goto fail1;
  1687. /* Setup SRNG rings */
  1688. /* Common rings */
  1689. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  1690. WBM_RELEASE_RING_SIZE)) {
  1691. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1692. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  1693. goto fail1;
  1694. }
  1695. soc->num_tcl_data_rings = 0;
  1696. /* Tx data rings */
  1697. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1698. soc->num_tcl_data_rings =
  1699. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1700. tx_comp_ring_size =
  1701. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  1702. tx_ring_size =
  1703. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  1704. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1705. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  1706. TCL_DATA, i, 0, tx_ring_size)) {
  1707. QDF_TRACE(QDF_MODULE_ID_DP,
  1708. QDF_TRACE_LEVEL_ERROR,
  1709. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  1710. goto fail1;
  1711. }
  1712. /*
  1713. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  1714. * count
  1715. */
  1716. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  1717. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  1718. QDF_TRACE(QDF_MODULE_ID_DP,
  1719. QDF_TRACE_LEVEL_ERROR,
  1720. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  1721. goto fail1;
  1722. }
  1723. }
  1724. } else {
  1725. /* This will be incremented during per pdev ring setup */
  1726. soc->num_tcl_data_rings = 0;
  1727. }
  1728. if (dp_tx_soc_attach(soc)) {
  1729. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1730. FL("dp_tx_soc_attach failed"));
  1731. goto fail1;
  1732. }
  1733. /* TCL command and status rings */
  1734. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  1735. TCL_CMD_RING_SIZE)) {
  1736. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1737. FL("dp_srng_setup failed for tcl_cmd_ring"));
  1738. goto fail1;
  1739. }
  1740. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  1741. TCL_STATUS_RING_SIZE)) {
  1742. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1743. FL("dp_srng_setup failed for tcl_status_ring"));
  1744. goto fail1;
  1745. }
  1746. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  1747. * descriptors
  1748. */
  1749. /* Rx data rings */
  1750. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1751. soc->num_reo_dest_rings =
  1752. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1753. QDF_TRACE(QDF_MODULE_ID_DP,
  1754. QDF_TRACE_LEVEL_ERROR,
  1755. FL("num_reo_dest_rings %d\n"), soc->num_reo_dest_rings);
  1756. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  1757. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  1758. i, 0, REO_DST_RING_SIZE)) {
  1759. QDF_TRACE(QDF_MODULE_ID_DP,
  1760. QDF_TRACE_LEVEL_ERROR,
  1761. FL("dp_srng_setup failed for reo_dest_ring[%d]"), i);
  1762. goto fail1;
  1763. }
  1764. }
  1765. } else {
  1766. /* This will be incremented during per pdev ring setup */
  1767. soc->num_reo_dest_rings = 0;
  1768. }
  1769. /* LMAC RxDMA to SW Rings configuration */
  1770. if (!wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  1771. /* Only valid for MCL */
  1772. struct dp_pdev *pdev = soc->pdev_list[0];
  1773. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  1774. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  1775. RXDMA_DST, 0, i, RXDMA_ERR_DST_RING_SIZE)) {
  1776. QDF_TRACE(QDF_MODULE_ID_DP,
  1777. QDF_TRACE_LEVEL_ERROR,
  1778. FL("dp_srng_setup failed for rxdma_err_dst_ring"));
  1779. goto fail1;
  1780. }
  1781. }
  1782. }
  1783. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  1784. /* REO reinjection ring */
  1785. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  1786. REO_REINJECT_RING_SIZE)) {
  1787. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1788. FL("dp_srng_setup failed for reo_reinject_ring"));
  1789. goto fail1;
  1790. }
  1791. /* Rx release ring */
  1792. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  1793. RX_RELEASE_RING_SIZE)) {
  1794. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1795. FL("dp_srng_setup failed for rx_rel_ring"));
  1796. goto fail1;
  1797. }
  1798. /* Rx exception ring */
  1799. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  1800. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  1801. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1802. FL("dp_srng_setup failed for reo_exception_ring"));
  1803. goto fail1;
  1804. }
  1805. /* REO command and status rings */
  1806. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  1807. REO_CMD_RING_SIZE)) {
  1808. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1809. FL("dp_srng_setup failed for reo_cmd_ring"));
  1810. goto fail1;
  1811. }
  1812. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  1813. TAILQ_INIT(&soc->rx.reo_cmd_list);
  1814. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  1815. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  1816. REO_STATUS_RING_SIZE)) {
  1817. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1818. FL("dp_srng_setup failed for reo_status_ring"));
  1819. goto fail1;
  1820. }
  1821. qdf_spinlock_create(&soc->ast_lock);
  1822. dp_soc_wds_attach(soc);
  1823. /* Reset the cpu ring map if radio is NSS offloaded */
  1824. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1825. dp_soc_reset_cpu_ring_map(soc);
  1826. dp_soc_reset_intr_mask(soc);
  1827. }
  1828. /* Setup HW REO */
  1829. qdf_mem_zero(&reo_params, sizeof(reo_params));
  1830. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1831. /*
  1832. * Reo ring remap is not required if both radios
  1833. * are offloaded to NSS
  1834. */
  1835. if (!dp_reo_remap_config(soc,
  1836. &reo_params.remap1,
  1837. &reo_params.remap2))
  1838. goto out;
  1839. reo_params.rx_hash_enabled = true;
  1840. }
  1841. /* setup the global rx defrag waitlist */
  1842. TAILQ_INIT(&soc->rx.defrag.waitlist);
  1843. soc->rx.defrag.timeout_ms =
  1844. wlan_cfg_get_rx_defrag_min_timeout(soc->wlan_cfg_ctx);
  1845. soc->rx.flags.defrag_timeout_check =
  1846. wlan_cfg_get_defrag_timeout_check(soc->wlan_cfg_ctx);
  1847. out:
  1848. /*
  1849. * set the fragment destination ring
  1850. */
  1851. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  1852. hal_reo_setup(soc->hal_soc, &reo_params);
  1853. qdf_atomic_set(&soc->cmn_init_done, 1);
  1854. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  1855. return 0;
  1856. fail1:
  1857. /*
  1858. * Cleanup will be done as part of soc_detach, which will
  1859. * be called on pdev attach failure
  1860. */
  1861. fail0:
  1862. return QDF_STATUS_E_FAILURE;
  1863. }
  1864. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  1865. static void dp_lro_hash_setup(struct dp_soc *soc)
  1866. {
  1867. struct cdp_lro_hash_config lro_hash;
  1868. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  1869. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1870. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1871. FL("LRO disabled RX hash disabled"));
  1872. return;
  1873. }
  1874. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  1875. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  1876. lro_hash.lro_enable = 1;
  1877. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  1878. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  1879. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  1880. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  1881. }
  1882. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  1883. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  1884. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  1885. LRO_IPV4_SEED_ARR_SZ));
  1886. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  1887. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  1888. LRO_IPV6_SEED_ARR_SZ));
  1889. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  1890. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  1891. lro_hash.lro_enable, lro_hash.tcp_flag,
  1892. lro_hash.tcp_flag_mask);
  1893. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  1894. QDF_TRACE_LEVEL_ERROR,
  1895. (void *)lro_hash.toeplitz_hash_ipv4,
  1896. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  1897. LRO_IPV4_SEED_ARR_SZ));
  1898. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  1899. QDF_TRACE_LEVEL_ERROR,
  1900. (void *)lro_hash.toeplitz_hash_ipv6,
  1901. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  1902. LRO_IPV6_SEED_ARR_SZ));
  1903. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  1904. if (soc->cdp_soc.ol_ops->lro_hash_config)
  1905. (void)soc->cdp_soc.ol_ops->lro_hash_config
  1906. (soc->ctrl_psoc, &lro_hash);
  1907. }
  1908. /*
  1909. * dp_rxdma_ring_setup() - configure the RX DMA rings
  1910. * @soc: data path SoC handle
  1911. * @pdev: Physical device handle
  1912. *
  1913. * Return: 0 - success, > 0 - failure
  1914. */
  1915. #ifdef QCA_HOST2FW_RXBUF_RING
  1916. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  1917. struct dp_pdev *pdev)
  1918. {
  1919. int max_mac_rings =
  1920. wlan_cfg_get_num_mac_rings
  1921. (pdev->wlan_cfg_ctx);
  1922. int i;
  1923. for (i = 0; i < max_mac_rings; i++) {
  1924. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1925. "%s: pdev_id %d mac_id %d\n",
  1926. __func__, pdev->pdev_id, i);
  1927. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  1928. RXDMA_BUF, 1, i, RXDMA_BUF_RING_SIZE)) {
  1929. QDF_TRACE(QDF_MODULE_ID_DP,
  1930. QDF_TRACE_LEVEL_ERROR,
  1931. FL("failed rx mac ring setup"));
  1932. return QDF_STATUS_E_FAILURE;
  1933. }
  1934. }
  1935. return QDF_STATUS_SUCCESS;
  1936. }
  1937. #else
  1938. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  1939. struct dp_pdev *pdev)
  1940. {
  1941. return QDF_STATUS_SUCCESS;
  1942. }
  1943. #endif
  1944. /**
  1945. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  1946. * @pdev - DP_PDEV handle
  1947. *
  1948. * Return: void
  1949. */
  1950. static inline void
  1951. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  1952. {
  1953. uint8_t map_id;
  1954. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  1955. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  1956. sizeof(default_dscp_tid_map));
  1957. }
  1958. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  1959. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  1960. pdev->dscp_tid_map[map_id],
  1961. map_id);
  1962. }
  1963. }
  1964. #ifdef QCA_SUPPORT_SON
  1965. /**
  1966. * dp_mark_peer_inact(): Update peer inactivity status
  1967. * @peer_handle - datapath peer handle
  1968. *
  1969. * Return: void
  1970. */
  1971. void dp_mark_peer_inact(void *peer_handle, bool inactive)
  1972. {
  1973. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1974. struct dp_pdev *pdev;
  1975. struct dp_soc *soc;
  1976. bool inactive_old;
  1977. if (!peer)
  1978. return;
  1979. pdev = peer->vdev->pdev;
  1980. soc = pdev->soc;
  1981. inactive_old = peer->peer_bs_inact_flag == 1;
  1982. if (!inactive)
  1983. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  1984. peer->peer_bs_inact_flag = inactive ? 1 : 0;
  1985. if (inactive_old != inactive) {
  1986. /**
  1987. * Note: a node lookup can happen in RX datapath context
  1988. * when a node changes from inactive to active (at most once
  1989. * per inactivity timeout threshold)
  1990. */
  1991. if (soc->cdp_soc.ol_ops->record_act_change) {
  1992. soc->cdp_soc.ol_ops->record_act_change(pdev->osif_pdev,
  1993. peer->mac_addr.raw, !inactive);
  1994. }
  1995. }
  1996. }
  1997. /**
  1998. * dp_txrx_peer_find_inact_timeout_handler(): Inactivity timeout function
  1999. *
  2000. * Periodically checks the inactivity status
  2001. */
  2002. static os_timer_func(dp_txrx_peer_find_inact_timeout_handler)
  2003. {
  2004. struct dp_pdev *pdev;
  2005. struct dp_vdev *vdev;
  2006. struct dp_peer *peer;
  2007. struct dp_soc *soc;
  2008. int i;
  2009. OS_GET_TIMER_ARG(soc, struct dp_soc *);
  2010. qdf_spin_lock(&soc->peer_ref_mutex);
  2011. for (i = 0; i < soc->pdev_count; i++) {
  2012. pdev = soc->pdev_list[i];
  2013. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2014. if (vdev->opmode != wlan_op_mode_ap)
  2015. continue;
  2016. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2017. if (!peer->authorize) {
  2018. /**
  2019. * Inactivity check only interested in
  2020. * connected node
  2021. */
  2022. continue;
  2023. }
  2024. if (peer->peer_bs_inact > soc->pdev_bs_inact_reload) {
  2025. /**
  2026. * This check ensures we do not wait extra long
  2027. * due to the potential race condition
  2028. */
  2029. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2030. }
  2031. if (peer->peer_bs_inact > 0) {
  2032. /* Do not let it wrap around */
  2033. peer->peer_bs_inact--;
  2034. }
  2035. if (peer->peer_bs_inact == 0)
  2036. dp_mark_peer_inact(peer, true);
  2037. }
  2038. }
  2039. }
  2040. qdf_spin_unlock(&soc->peer_ref_mutex);
  2041. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  2042. soc->pdev_bs_inact_interval * 1000);
  2043. }
  2044. /**
  2045. * dp_free_inact_timer(): free inact timer
  2046. * @timer - inact timer handle
  2047. *
  2048. * Return: bool
  2049. */
  2050. void dp_free_inact_timer(struct dp_soc *soc)
  2051. {
  2052. qdf_timer_free(&soc->pdev_bs_inact_timer);
  2053. }
  2054. #else
  2055. void dp_mark_peer_inact(void *peer, bool inactive)
  2056. {
  2057. return;
  2058. }
  2059. void dp_free_inact_timer(struct dp_soc *soc)
  2060. {
  2061. return;
  2062. }
  2063. #endif
  2064. /*
  2065. * dp_pdev_attach_wifi3() - attach txrx pdev
  2066. * @ctrl_pdev: Opaque PDEV object
  2067. * @txrx_soc: Datapath SOC handle
  2068. * @htc_handle: HTC handle for host-target interface
  2069. * @qdf_osdev: QDF OS device
  2070. * @pdev_id: PDEV ID
  2071. *
  2072. * Return: DP PDEV handle on success, NULL on failure
  2073. */
  2074. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2075. struct cdp_cfg *ctrl_pdev,
  2076. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2077. {
  2078. int tx_ring_size;
  2079. int tx_comp_ring_size;
  2080. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2081. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2082. if (!pdev) {
  2083. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2084. FL("DP PDEV memory allocation failed"));
  2085. goto fail0;
  2086. }
  2087. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  2088. if (!pdev->wlan_cfg_ctx) {
  2089. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2090. FL("pdev cfg_attach failed"));
  2091. qdf_mem_free(pdev);
  2092. goto fail0;
  2093. }
  2094. /*
  2095. * set nss pdev config based on soc config
  2096. */
  2097. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2098. (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx) & (1 << pdev_id)));
  2099. pdev->soc = soc;
  2100. pdev->osif_pdev = ctrl_pdev;
  2101. pdev->pdev_id = pdev_id;
  2102. soc->pdev_list[pdev_id] = pdev;
  2103. soc->pdev_count++;
  2104. TAILQ_INIT(&pdev->vdev_list);
  2105. pdev->vdev_count = 0;
  2106. qdf_spinlock_create(&pdev->tx_mutex);
  2107. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2108. TAILQ_INIT(&pdev->neighbour_peers_list);
  2109. if (dp_soc_cmn_setup(soc)) {
  2110. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2111. FL("dp_soc_cmn_setup failed"));
  2112. goto fail1;
  2113. }
  2114. /* Setup per PDEV TCL rings if configured */
  2115. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2116. tx_ring_size =
  2117. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  2118. tx_comp_ring_size =
  2119. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  2120. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2121. pdev_id, pdev_id, tx_ring_size)) {
  2122. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2123. FL("dp_srng_setup failed for tcl_data_ring"));
  2124. goto fail1;
  2125. }
  2126. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2127. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2128. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2129. FL("dp_srng_setup failed for tx_comp_ring"));
  2130. goto fail1;
  2131. }
  2132. soc->num_tcl_data_rings++;
  2133. }
  2134. /* Tx specific init */
  2135. if (dp_tx_pdev_attach(pdev)) {
  2136. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2137. FL("dp_tx_pdev_attach failed"));
  2138. goto fail1;
  2139. }
  2140. /* Setup per PDEV REO rings if configured */
  2141. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2142. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2143. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  2144. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2145. FL("dp_srng_setup failed for reo_dest_ringn"));
  2146. goto fail1;
  2147. }
  2148. soc->num_reo_dest_rings++;
  2149. }
  2150. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2151. RXDMA_REFILL_RING_SIZE)) {
  2152. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2153. FL("dp_srng_setup failed rx refill ring"));
  2154. goto fail1;
  2155. }
  2156. if (dp_rxdma_ring_setup(soc, pdev)) {
  2157. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2158. FL("RXDMA ring config failed"));
  2159. goto fail1;
  2160. }
  2161. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0,
  2162. pdev_id, RXDMA_MONITOR_BUF_RING_SIZE)) {
  2163. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2164. FL("dp_srng_setup failed for rxdma_mon_buf_ring"));
  2165. goto fail1;
  2166. }
  2167. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0,
  2168. pdev_id, RXDMA_MONITOR_DST_RING_SIZE)) {
  2169. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2170. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  2171. goto fail1;
  2172. }
  2173. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring,
  2174. RXDMA_MONITOR_STATUS, 0, pdev_id,
  2175. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  2176. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2177. FL("dp_srng_setup failed for rxdma_mon_status_ring"));
  2178. goto fail1;
  2179. }
  2180. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring,
  2181. RXDMA_MONITOR_DESC, 0, pdev_id, RXDMA_MONITOR_DESC_RING_SIZE)) {
  2182. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2183. "dp_srng_setup failed for rxdma_mon_desc_ring\n");
  2184. goto fail1;
  2185. }
  2186. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2187. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2188. 0, pdev_id, RXDMA_ERR_DST_RING_SIZE)) {
  2189. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2190. FL("dp_srng_setup failed for rxdma_err_dst_ring"));
  2191. goto fail1;
  2192. }
  2193. }
  2194. /* Setup second Rx refill buffer ring */
  2195. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF, 2,
  2196. pdev->pdev_id, RXDMA_REFILL_RING_SIZE)) {
  2197. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2198. FL("dp_srng_setup failed second rx refill ring"));
  2199. goto fail1;
  2200. }
  2201. if (dp_ipa_ring_resource_setup(soc, pdev))
  2202. goto fail1;
  2203. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2204. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2205. FL("dp_ipa_uc_attach failed"));
  2206. goto fail1;
  2207. }
  2208. /* Rx specific init */
  2209. if (dp_rx_pdev_attach(pdev)) {
  2210. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2211. FL("dp_rx_pdev_attach failed"));
  2212. goto fail0;
  2213. }
  2214. DP_STATS_INIT(pdev);
  2215. /* Monitor filter init */
  2216. pdev->mon_filter_mode = MON_FILTER_ALL;
  2217. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2218. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2219. pdev->fp_data_filter = FILTER_DATA_ALL;
  2220. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2221. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2222. pdev->mo_data_filter = FILTER_DATA_ALL;
  2223. #ifndef CONFIG_WIN
  2224. /* MCL */
  2225. dp_local_peer_id_pool_init(pdev);
  2226. #endif
  2227. dp_dscp_tid_map_setup(pdev);
  2228. /* Rx monitor mode specific init */
  2229. if (dp_rx_pdev_mon_attach(pdev)) {
  2230. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2231. "dp_rx_pdev_attach failed\n");
  2232. goto fail1;
  2233. }
  2234. if (dp_wdi_event_attach(pdev)) {
  2235. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2236. "dp_wdi_evet_attach failed\n");
  2237. goto fail1;
  2238. }
  2239. /* set the reo destination during initialization */
  2240. pdev->reo_dest = pdev->pdev_id + 1;
  2241. return (struct cdp_pdev *)pdev;
  2242. fail1:
  2243. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2244. fail0:
  2245. return NULL;
  2246. }
  2247. /*
  2248. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2249. * @soc: data path SoC handle
  2250. * @pdev: Physical device handle
  2251. *
  2252. * Return: void
  2253. */
  2254. #ifdef QCA_HOST2FW_RXBUF_RING
  2255. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2256. struct dp_pdev *pdev)
  2257. {
  2258. int max_mac_rings =
  2259. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2260. int i;
  2261. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2262. max_mac_rings : MAX_RX_MAC_RINGS;
  2263. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2264. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2265. RXDMA_BUF, 1);
  2266. qdf_timer_free(&soc->mon_reap_timer);
  2267. }
  2268. #else
  2269. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2270. struct dp_pdev *pdev)
  2271. {
  2272. }
  2273. #endif
  2274. /*
  2275. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2276. * @pdev: device object
  2277. *
  2278. * Return: void
  2279. */
  2280. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2281. {
  2282. struct dp_neighbour_peer *peer = NULL;
  2283. struct dp_neighbour_peer *temp_peer = NULL;
  2284. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2285. neighbour_peer_list_elem, temp_peer) {
  2286. /* delete this peer from the list */
  2287. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2288. peer, neighbour_peer_list_elem);
  2289. qdf_mem_free(peer);
  2290. }
  2291. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2292. }
  2293. /*
  2294. * dp_pdev_detach_wifi3() - detach txrx pdev
  2295. * @txrx_pdev: Datapath PDEV handle
  2296. * @force: Force detach
  2297. *
  2298. */
  2299. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2300. {
  2301. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2302. struct dp_soc *soc = pdev->soc;
  2303. qdf_nbuf_t curr_nbuf, next_nbuf;
  2304. dp_wdi_event_detach(pdev);
  2305. dp_tx_pdev_detach(pdev);
  2306. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2307. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2308. TCL_DATA, pdev->pdev_id);
  2309. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2310. WBM2SW_RELEASE, pdev->pdev_id);
  2311. }
  2312. dp_pktlogmod_exit(pdev);
  2313. dp_rx_pdev_detach(pdev);
  2314. dp_rx_pdev_mon_detach(pdev);
  2315. dp_neighbour_peers_detach(pdev);
  2316. qdf_spinlock_destroy(&pdev->tx_mutex);
  2317. dp_ipa_uc_detach(soc, pdev);
  2318. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF, 2);
  2319. /* Cleanup per PDEV REO rings if configured */
  2320. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2321. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2322. REO_DST, pdev->pdev_id);
  2323. }
  2324. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2325. dp_rxdma_ring_cleanup(soc, pdev);
  2326. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0);
  2327. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0);
  2328. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring,
  2329. RXDMA_MONITOR_STATUS, 0);
  2330. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring,
  2331. RXDMA_MONITOR_DESC, 0);
  2332. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2333. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST, 0);
  2334. } else {
  2335. int i;
  2336. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2337. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[i],
  2338. RXDMA_DST, 0);
  2339. }
  2340. curr_nbuf = pdev->invalid_peer_head_msdu;
  2341. while (curr_nbuf) {
  2342. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2343. qdf_nbuf_free(curr_nbuf);
  2344. curr_nbuf = next_nbuf;
  2345. }
  2346. soc->pdev_list[pdev->pdev_id] = NULL;
  2347. soc->pdev_count--;
  2348. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2349. qdf_mem_free(pdev->dp_txrx_handle);
  2350. qdf_mem_free(pdev);
  2351. }
  2352. /*
  2353. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2354. * @soc: DP SOC handle
  2355. */
  2356. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2357. {
  2358. struct reo_desc_list_node *desc;
  2359. struct dp_rx_tid *rx_tid;
  2360. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2361. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2362. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2363. rx_tid = &desc->rx_tid;
  2364. qdf_mem_unmap_nbytes_single(soc->osdev,
  2365. rx_tid->hw_qdesc_paddr,
  2366. QDF_DMA_BIDIRECTIONAL,
  2367. rx_tid->hw_qdesc_alloc_size);
  2368. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2369. qdf_mem_free(desc);
  2370. }
  2371. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2372. qdf_list_destroy(&soc->reo_desc_freelist);
  2373. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2374. }
  2375. /*
  2376. * dp_soc_detach_wifi3() - Detach txrx SOC
  2377. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2378. */
  2379. static void dp_soc_detach_wifi3(void *txrx_soc)
  2380. {
  2381. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2382. int i;
  2383. qdf_atomic_set(&soc->cmn_init_done, 0);
  2384. qdf_flush_work(&soc->htt_stats.work);
  2385. qdf_disable_work(&soc->htt_stats.work);
  2386. /* Free pending htt stats messages */
  2387. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2388. dp_free_inact_timer(soc);
  2389. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2390. if (soc->pdev_list[i])
  2391. dp_pdev_detach_wifi3(
  2392. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2393. }
  2394. dp_peer_find_detach(soc);
  2395. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2396. * SW descriptors
  2397. */
  2398. /* Free the ring memories */
  2399. /* Common rings */
  2400. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2401. dp_tx_soc_detach(soc);
  2402. /* Tx data rings */
  2403. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2404. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2405. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2406. TCL_DATA, i);
  2407. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2408. WBM2SW_RELEASE, i);
  2409. }
  2410. }
  2411. /* TCL command and status rings */
  2412. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2413. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2414. /* Rx data rings */
  2415. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2416. soc->num_reo_dest_rings =
  2417. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2418. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2419. /* TODO: Get number of rings and ring sizes
  2420. * from wlan_cfg
  2421. */
  2422. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2423. REO_DST, i);
  2424. }
  2425. }
  2426. /* REO reinjection ring */
  2427. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2428. /* Rx release ring */
  2429. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2430. /* Rx exception ring */
  2431. /* TODO: Better to store ring_type and ring_num in
  2432. * dp_srng during setup
  2433. */
  2434. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2435. /* REO command and status rings */
  2436. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2437. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2438. dp_hw_link_desc_pool_cleanup(soc);
  2439. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2440. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2441. htt_soc_detach(soc->htt_handle);
  2442. dp_reo_cmdlist_destroy(soc);
  2443. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2444. dp_reo_desc_freelist_destroy(soc);
  2445. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2446. dp_soc_wds_detach(soc);
  2447. qdf_spinlock_destroy(&soc->ast_lock);
  2448. qdf_mem_free(soc);
  2449. }
  2450. /*
  2451. * dp_rxdma_ring_config() - configure the RX DMA rings
  2452. *
  2453. * This function is used to configure the MAC rings.
  2454. * On MCL host provides buffers in Host2FW ring
  2455. * FW refills (copies) buffers to the ring and updates
  2456. * ring_idx in register
  2457. *
  2458. * @soc: data path SoC handle
  2459. *
  2460. * Return: void
  2461. */
  2462. #ifdef QCA_HOST2FW_RXBUF_RING
  2463. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2464. {
  2465. int i;
  2466. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2467. struct dp_pdev *pdev = soc->pdev_list[i];
  2468. if (pdev) {
  2469. int mac_id = 0;
  2470. int j;
  2471. bool dbs_enable = 0;
  2472. int max_mac_rings =
  2473. wlan_cfg_get_num_mac_rings
  2474. (pdev->wlan_cfg_ctx);
  2475. htt_srng_setup(soc->htt_handle, 0,
  2476. pdev->rx_refill_buf_ring.hal_srng,
  2477. RXDMA_BUF);
  2478. if (pdev->rx_refill_buf_ring2.hal_srng)
  2479. htt_srng_setup(soc->htt_handle, 0,
  2480. pdev->rx_refill_buf_ring2.hal_srng,
  2481. RXDMA_BUF);
  2482. if (soc->cdp_soc.ol_ops->
  2483. is_hw_dbs_2x2_capable) {
  2484. dbs_enable = soc->cdp_soc.ol_ops->
  2485. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  2486. }
  2487. if (dbs_enable) {
  2488. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2489. QDF_TRACE_LEVEL_ERROR,
  2490. FL("DBS enabled max_mac_rings %d\n"),
  2491. max_mac_rings);
  2492. } else {
  2493. max_mac_rings = 1;
  2494. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2495. QDF_TRACE_LEVEL_ERROR,
  2496. FL("DBS disabled, max_mac_rings %d\n"),
  2497. max_mac_rings);
  2498. }
  2499. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2500. FL("pdev_id %d max_mac_rings %d\n"),
  2501. pdev->pdev_id, max_mac_rings);
  2502. for (j = 0; j < max_mac_rings; j++) {
  2503. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2504. QDF_TRACE_LEVEL_ERROR,
  2505. FL("mac_id %d\n"), mac_id);
  2506. htt_srng_setup(soc->htt_handle, mac_id,
  2507. pdev->rx_mac_buf_ring[j]
  2508. .hal_srng,
  2509. RXDMA_BUF);
  2510. htt_srng_setup(soc->htt_handle, mac_id,
  2511. pdev->rxdma_err_dst_ring[j]
  2512. .hal_srng,
  2513. RXDMA_DST);
  2514. mac_id++;
  2515. }
  2516. /* Configure monitor mode rings */
  2517. htt_srng_setup(soc->htt_handle, i,
  2518. pdev->rxdma_mon_buf_ring.hal_srng,
  2519. RXDMA_MONITOR_BUF);
  2520. htt_srng_setup(soc->htt_handle, i,
  2521. pdev->rxdma_mon_dst_ring.hal_srng,
  2522. RXDMA_MONITOR_DST);
  2523. htt_srng_setup(soc->htt_handle, i,
  2524. pdev->rxdma_mon_status_ring.hal_srng,
  2525. RXDMA_MONITOR_STATUS);
  2526. htt_srng_setup(soc->htt_handle, i,
  2527. pdev->rxdma_mon_desc_ring.hal_srng,
  2528. RXDMA_MONITOR_DESC);
  2529. }
  2530. }
  2531. /*
  2532. * Timer to reap rxdma status rings.
  2533. * Needed until we enable ppdu end interrupts
  2534. */
  2535. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  2536. dp_service_mon_rings, (void *)soc,
  2537. QDF_TIMER_TYPE_WAKE_APPS);
  2538. soc->reap_timer_init = 1;
  2539. }
  2540. #else
  2541. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2542. {
  2543. int i;
  2544. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2545. struct dp_pdev *pdev = soc->pdev_list[i];
  2546. if (pdev) {
  2547. int ring_idx = dp_get_ring_id_for_mac_id(soc, i);
  2548. htt_srng_setup(soc->htt_handle, i,
  2549. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  2550. htt_srng_setup(soc->htt_handle, i,
  2551. pdev->rxdma_mon_buf_ring.hal_srng,
  2552. RXDMA_MONITOR_BUF);
  2553. htt_srng_setup(soc->htt_handle, i,
  2554. pdev->rxdma_mon_dst_ring.hal_srng,
  2555. RXDMA_MONITOR_DST);
  2556. htt_srng_setup(soc->htt_handle, i,
  2557. pdev->rxdma_mon_status_ring.hal_srng,
  2558. RXDMA_MONITOR_STATUS);
  2559. htt_srng_setup(soc->htt_handle, i,
  2560. pdev->rxdma_mon_desc_ring.hal_srng,
  2561. RXDMA_MONITOR_DESC);
  2562. htt_srng_setup(soc->htt_handle, i,
  2563. pdev->rxdma_err_dst_ring[ring_idx].hal_srng,
  2564. RXDMA_DST);
  2565. }
  2566. }
  2567. }
  2568. #endif
  2569. /*
  2570. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  2571. * @txrx_soc: Datapath SOC handle
  2572. */
  2573. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  2574. {
  2575. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  2576. htt_soc_attach_target(soc->htt_handle);
  2577. dp_rxdma_ring_config(soc);
  2578. DP_STATS_INIT(soc);
  2579. /* initialize work queue for stats processing */
  2580. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  2581. return 0;
  2582. }
  2583. /*
  2584. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  2585. * @txrx_soc: Datapath SOC handle
  2586. */
  2587. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  2588. {
  2589. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2590. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  2591. }
  2592. /*
  2593. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  2594. * @txrx_soc: Datapath SOC handle
  2595. * @nss_cfg: nss config
  2596. */
  2597. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  2598. {
  2599. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2600. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  2601. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  2602. /*
  2603. * TODO: masked out based on the per offloaded radio
  2604. */
  2605. if (config == dp_nss_cfg_dbdc) {
  2606. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  2607. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  2608. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  2609. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  2610. }
  2611. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2612. FL("nss-wifi<0> nss config is enabled"));
  2613. }
  2614. /*
  2615. * dp_vdev_attach_wifi3() - attach txrx vdev
  2616. * @txrx_pdev: Datapath PDEV handle
  2617. * @vdev_mac_addr: MAC address of the virtual interface
  2618. * @vdev_id: VDEV Id
  2619. * @wlan_op_mode: VDEV operating mode
  2620. *
  2621. * Return: DP VDEV handle on success, NULL on failure
  2622. */
  2623. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  2624. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  2625. {
  2626. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2627. struct dp_soc *soc = pdev->soc;
  2628. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  2629. int tx_ring_size;
  2630. if (!vdev) {
  2631. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2632. FL("DP VDEV memory allocation failed"));
  2633. goto fail0;
  2634. }
  2635. vdev->pdev = pdev;
  2636. vdev->vdev_id = vdev_id;
  2637. vdev->opmode = op_mode;
  2638. vdev->osdev = soc->osdev;
  2639. vdev->osif_rx = NULL;
  2640. vdev->osif_rsim_rx_decap = NULL;
  2641. vdev->osif_get_key = NULL;
  2642. vdev->osif_rx_mon = NULL;
  2643. vdev->osif_tx_free_ext = NULL;
  2644. vdev->osif_vdev = NULL;
  2645. vdev->delete.pending = 0;
  2646. vdev->safemode = 0;
  2647. vdev->drop_unenc = 1;
  2648. vdev->sec_type = cdp_sec_type_none;
  2649. #ifdef notyet
  2650. vdev->filters_num = 0;
  2651. #endif
  2652. qdf_mem_copy(
  2653. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2654. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2655. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2656. vdev->dscp_tid_map_id = 0;
  2657. vdev->mcast_enhancement_en = 0;
  2658. tx_ring_size = wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  2659. /* TODO: Initialize default HTT meta data that will be used in
  2660. * TCL descriptors for packets transmitted from this VDEV
  2661. */
  2662. TAILQ_INIT(&vdev->peer_list);
  2663. /* add this vdev into the pdev's list */
  2664. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  2665. pdev->vdev_count++;
  2666. dp_tx_vdev_attach(vdev);
  2667. if (QDF_STATUS_SUCCESS != dp_tx_flow_pool_map_handler(pdev, vdev_id,
  2668. FLOW_TYPE_VDEV, vdev_id, tx_ring_size))
  2669. goto fail1;
  2670. if ((soc->intr_mode == DP_INTR_POLL) &&
  2671. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  2672. if (pdev->vdev_count == 1)
  2673. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2674. }
  2675. dp_lro_hash_setup(soc);
  2676. /* LRO */
  2677. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2678. wlan_op_mode_sta == vdev->opmode)
  2679. vdev->lro_enable = true;
  2680. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2681. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  2682. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2683. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  2684. DP_STATS_INIT(vdev);
  2685. if (wlan_op_mode_sta == vdev->opmode)
  2686. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  2687. vdev->mac_addr.raw);
  2688. return (struct cdp_vdev *)vdev;
  2689. fail1:
  2690. dp_tx_vdev_detach(vdev);
  2691. qdf_mem_free(vdev);
  2692. fail0:
  2693. return NULL;
  2694. }
  2695. /**
  2696. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  2697. * @vdev: Datapath VDEV handle
  2698. * @osif_vdev: OSIF vdev handle
  2699. * @txrx_ops: Tx and Rx operations
  2700. *
  2701. * Return: DP VDEV handle on success, NULL on failure
  2702. */
  2703. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  2704. void *osif_vdev,
  2705. struct ol_txrx_ops *txrx_ops)
  2706. {
  2707. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2708. vdev->osif_vdev = osif_vdev;
  2709. vdev->osif_rx = txrx_ops->rx.rx;
  2710. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  2711. vdev->osif_get_key = txrx_ops->get_key;
  2712. vdev->osif_rx_mon = txrx_ops->rx.mon;
  2713. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  2714. #ifdef notyet
  2715. #if ATH_SUPPORT_WAPI
  2716. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  2717. #endif
  2718. #endif
  2719. #ifdef UMAC_SUPPORT_PROXY_ARP
  2720. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  2721. #endif
  2722. vdev->me_convert = txrx_ops->me_convert;
  2723. /* TODO: Enable the following once Tx code is integrated */
  2724. if (vdev->mesh_vdev)
  2725. txrx_ops->tx.tx = dp_tx_send_mesh;
  2726. else
  2727. txrx_ops->tx.tx = dp_tx_send;
  2728. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  2729. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2730. "DP Vdev Register success");
  2731. }
  2732. /*
  2733. * dp_vdev_detach_wifi3() - Detach txrx vdev
  2734. * @txrx_vdev: Datapath VDEV handle
  2735. * @callback: Callback OL_IF on completion of detach
  2736. * @cb_context: Callback context
  2737. *
  2738. */
  2739. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  2740. ol_txrx_vdev_delete_cb callback, void *cb_context)
  2741. {
  2742. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2743. struct dp_pdev *pdev = vdev->pdev;
  2744. struct dp_soc *soc = pdev->soc;
  2745. /* preconditions */
  2746. qdf_assert(vdev);
  2747. /* remove the vdev from its parent pdev's list */
  2748. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  2749. /*
  2750. * Use peer_ref_mutex while accessing peer_list, in case
  2751. * a peer is in the process of being removed from the list.
  2752. */
  2753. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2754. /* check that the vdev has no peers allocated */
  2755. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  2756. /* debug print - will be removed later */
  2757. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  2758. FL("not deleting vdev object %pK (%pM)"
  2759. "until deletion finishes for all its peers"),
  2760. vdev, vdev->mac_addr.raw);
  2761. /* indicate that the vdev needs to be deleted */
  2762. vdev->delete.pending = 1;
  2763. vdev->delete.callback = callback;
  2764. vdev->delete.context = cb_context;
  2765. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2766. return;
  2767. }
  2768. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2769. dp_tx_flow_pool_unmap_handler(pdev, vdev->vdev_id, FLOW_TYPE_VDEV,
  2770. vdev->vdev_id);
  2771. dp_tx_vdev_detach(vdev);
  2772. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2773. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  2774. if (wlan_op_mode_sta == vdev->opmode)
  2775. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  2776. qdf_mem_free(vdev);
  2777. if (callback)
  2778. callback(cb_context);
  2779. }
  2780. /*
  2781. * dp_peer_create_wifi3() - attach txrx peer
  2782. * @txrx_vdev: Datapath VDEV handle
  2783. * @peer_mac_addr: Peer MAC address
  2784. *
  2785. * Return: DP peeer handle on success, NULL on failure
  2786. */
  2787. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  2788. uint8_t *peer_mac_addr)
  2789. {
  2790. struct dp_peer *peer;
  2791. int i;
  2792. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2793. struct dp_pdev *pdev;
  2794. struct dp_soc *soc;
  2795. /* preconditions */
  2796. qdf_assert(vdev);
  2797. qdf_assert(peer_mac_addr);
  2798. pdev = vdev->pdev;
  2799. soc = pdev->soc;
  2800. #ifdef notyet
  2801. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  2802. soc->mempool_ol_ath_peer);
  2803. #else
  2804. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  2805. #endif
  2806. if (!peer)
  2807. return NULL; /* failure */
  2808. qdf_mem_zero(peer, sizeof(struct dp_peer));
  2809. TAILQ_INIT(&peer->ast_entry_list);
  2810. /* store provided params */
  2811. peer->vdev = vdev;
  2812. dp_peer_add_ast(soc, peer, peer_mac_addr, CDP_TXRX_AST_TYPE_STATIC, 0);
  2813. qdf_spinlock_create(&peer->peer_info_lock);
  2814. qdf_mem_copy(
  2815. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2816. /* TODO: See of rx_opt_proc is really required */
  2817. peer->rx_opt_proc = soc->rx_opt_proc;
  2818. /* initialize the peer_id */
  2819. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  2820. peer->peer_ids[i] = HTT_INVALID_PEER;
  2821. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2822. qdf_atomic_init(&peer->ref_cnt);
  2823. /* keep one reference for attach */
  2824. qdf_atomic_inc(&peer->ref_cnt);
  2825. /* add this peer into the vdev's list */
  2826. if (wlan_op_mode_sta == vdev->opmode)
  2827. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  2828. else
  2829. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  2830. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2831. /* TODO: See if hash based search is required */
  2832. dp_peer_find_hash_add(soc, peer);
  2833. /* Initialize the peer state */
  2834. peer->state = OL_TXRX_PEER_STATE_DISC;
  2835. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2836. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  2837. vdev, peer, peer->mac_addr.raw,
  2838. qdf_atomic_read(&peer->ref_cnt));
  2839. /*
  2840. * For every peer MAp message search and set if bss_peer
  2841. */
  2842. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  2843. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2844. "vdev bss_peer!!!!");
  2845. peer->bss_peer = 1;
  2846. vdev->vap_bss_peer = peer;
  2847. }
  2848. #ifndef CONFIG_WIN
  2849. dp_local_peer_id_alloc(pdev, peer);
  2850. #endif
  2851. DP_STATS_INIT(peer);
  2852. return (void *)peer;
  2853. }
  2854. /*
  2855. * dp_peer_setup_wifi3() - initialize the peer
  2856. * @vdev_hdl: virtual device object
  2857. * @peer: Peer object
  2858. *
  2859. * Return: void
  2860. */
  2861. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  2862. {
  2863. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  2864. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  2865. struct dp_pdev *pdev;
  2866. struct dp_soc *soc;
  2867. bool hash_based = 0;
  2868. enum cdp_host_reo_dest_ring reo_dest;
  2869. /* preconditions */
  2870. qdf_assert(vdev);
  2871. qdf_assert(peer);
  2872. pdev = vdev->pdev;
  2873. soc = pdev->soc;
  2874. peer->last_assoc_rcvd = 0;
  2875. peer->last_disassoc_rcvd = 0;
  2876. peer->last_deauth_rcvd = 0;
  2877. /*
  2878. * hash based steering is disabled for Radios which are offloaded
  2879. * to NSS
  2880. */
  2881. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  2882. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  2883. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2884. FL("hash based steering for pdev: %d is %d\n"),
  2885. pdev->pdev_id, hash_based);
  2886. /*
  2887. * Below line of code will ensure the proper reo_dest ring is choosen
  2888. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  2889. */
  2890. reo_dest = pdev->reo_dest;
  2891. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  2892. /* TODO: Check the destination ring number to be passed to FW */
  2893. soc->cdp_soc.ol_ops->peer_set_default_routing(
  2894. pdev->osif_pdev, peer->mac_addr.raw,
  2895. peer->vdev->vdev_id, hash_based, reo_dest);
  2896. }
  2897. dp_peer_rx_init(pdev, peer);
  2898. return;
  2899. }
  2900. /*
  2901. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  2902. * @vdev_handle: virtual device object
  2903. * @htt_pkt_type: type of pkt
  2904. *
  2905. * Return: void
  2906. */
  2907. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  2908. enum htt_cmn_pkt_type val)
  2909. {
  2910. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2911. vdev->tx_encap_type = val;
  2912. }
  2913. /*
  2914. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  2915. * @vdev_handle: virtual device object
  2916. * @htt_pkt_type: type of pkt
  2917. *
  2918. * Return: void
  2919. */
  2920. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  2921. enum htt_cmn_pkt_type val)
  2922. {
  2923. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2924. vdev->rx_decap_type = val;
  2925. }
  2926. /*
  2927. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  2928. * @pdev_handle: physical device object
  2929. * @val: reo destination ring index (1 - 4)
  2930. *
  2931. * Return: void
  2932. */
  2933. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  2934. enum cdp_host_reo_dest_ring val)
  2935. {
  2936. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2937. if (pdev)
  2938. pdev->reo_dest = val;
  2939. }
  2940. /*
  2941. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  2942. * @pdev_handle: physical device object
  2943. *
  2944. * Return: reo destination ring index
  2945. */
  2946. static enum cdp_host_reo_dest_ring
  2947. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  2948. {
  2949. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2950. if (pdev)
  2951. return pdev->reo_dest;
  2952. else
  2953. return cdp_host_reo_dest_ring_unknown;
  2954. }
  2955. #ifdef QCA_SUPPORT_SON
  2956. static void dp_son_peer_authorize(struct dp_peer *peer)
  2957. {
  2958. struct dp_soc *soc;
  2959. soc = peer->vdev->pdev->soc;
  2960. peer->peer_bs_inact_flag = 0;
  2961. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2962. return;
  2963. }
  2964. #else
  2965. static void dp_son_peer_authorize(struct dp_peer *peer)
  2966. {
  2967. return;
  2968. }
  2969. #endif
  2970. /*
  2971. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  2972. * @pdev_handle: device object
  2973. * @val: value to be set
  2974. *
  2975. * Return: void
  2976. */
  2977. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  2978. uint32_t val)
  2979. {
  2980. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2981. /* Enable/Disable smart mesh filtering. This flag will be checked
  2982. * during rx processing to check if packets are from NAC clients.
  2983. */
  2984. pdev->filter_neighbour_peers = val;
  2985. return 0;
  2986. }
  2987. /*
  2988. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  2989. * address for smart mesh filtering
  2990. * @pdev_handle: device object
  2991. * @cmd: Add/Del command
  2992. * @macaddr: nac client mac address
  2993. *
  2994. * Return: void
  2995. */
  2996. static int dp_update_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  2997. uint32_t cmd, uint8_t *macaddr)
  2998. {
  2999. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3000. struct dp_neighbour_peer *peer = NULL;
  3001. if (!macaddr)
  3002. goto fail0;
  3003. /* Store address of NAC (neighbour peer) which will be checked
  3004. * against TA of received packets.
  3005. */
  3006. if (cmd == DP_NAC_PARAM_ADD) {
  3007. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3008. sizeof(*peer));
  3009. if (!peer) {
  3010. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3011. FL("DP neighbour peer node memory allocation failed"));
  3012. goto fail0;
  3013. }
  3014. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3015. macaddr, DP_MAC_ADDR_LEN);
  3016. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3017. /* add this neighbour peer into the list */
  3018. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3019. neighbour_peer_list_elem);
  3020. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3021. return 1;
  3022. } else if (cmd == DP_NAC_PARAM_DEL) {
  3023. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3024. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3025. neighbour_peer_list_elem) {
  3026. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3027. macaddr, DP_MAC_ADDR_LEN)) {
  3028. /* delete this peer from the list */
  3029. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3030. peer, neighbour_peer_list_elem);
  3031. qdf_mem_free(peer);
  3032. break;
  3033. }
  3034. }
  3035. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3036. return 1;
  3037. }
  3038. fail0:
  3039. return 0;
  3040. }
  3041. /*
  3042. * dp_get_sec_type() - Get the security type
  3043. * @peer: Datapath peer handle
  3044. * @sec_idx: Security id (mcast, ucast)
  3045. *
  3046. * return sec_type: Security type
  3047. */
  3048. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3049. {
  3050. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3051. return dpeer->security[sec_idx].sec_type;
  3052. }
  3053. /*
  3054. * dp_peer_authorize() - authorize txrx peer
  3055. * @peer_handle: Datapath peer handle
  3056. * @authorize
  3057. *
  3058. */
  3059. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3060. {
  3061. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3062. struct dp_soc *soc;
  3063. if (peer != NULL) {
  3064. soc = peer->vdev->pdev->soc;
  3065. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3066. dp_son_peer_authorize(peer);
  3067. peer->authorize = authorize ? 1 : 0;
  3068. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3069. }
  3070. }
  3071. #ifdef QCA_SUPPORT_SON
  3072. /*
  3073. * dp_txrx_update_inact_threshold() - Update inact timer threshold
  3074. * @pdev_handle: Device handle
  3075. * @new_threshold : updated threshold value
  3076. *
  3077. */
  3078. static void
  3079. dp_txrx_update_inact_threshold(struct cdp_pdev *pdev_handle,
  3080. u_int16_t new_threshold)
  3081. {
  3082. struct dp_vdev *vdev;
  3083. struct dp_peer *peer;
  3084. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3085. struct dp_soc *soc = pdev->soc;
  3086. u_int16_t old_threshold = soc->pdev_bs_inact_reload;
  3087. if (old_threshold == new_threshold)
  3088. return;
  3089. soc->pdev_bs_inact_reload = new_threshold;
  3090. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3091. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3092. if (vdev->opmode != wlan_op_mode_ap)
  3093. continue;
  3094. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3095. if (!peer->authorize)
  3096. continue;
  3097. if (old_threshold - peer->peer_bs_inact >=
  3098. new_threshold) {
  3099. dp_mark_peer_inact((void *)peer, true);
  3100. peer->peer_bs_inact = 0;
  3101. } else {
  3102. peer->peer_bs_inact = new_threshold -
  3103. (old_threshold - peer->peer_bs_inact);
  3104. }
  3105. }
  3106. }
  3107. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3108. }
  3109. /**
  3110. * dp_txrx_reset_inact_count(): Reset inact count
  3111. * @pdev_handle - device handle
  3112. *
  3113. * Return: void
  3114. */
  3115. static void
  3116. dp_txrx_reset_inact_count(struct cdp_pdev *pdev_handle)
  3117. {
  3118. struct dp_vdev *vdev = NULL;
  3119. struct dp_peer *peer = NULL;
  3120. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3121. struct dp_soc *soc = pdev->soc;
  3122. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3123. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3124. if (vdev->opmode != wlan_op_mode_ap)
  3125. continue;
  3126. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3127. if (!peer->authorize)
  3128. continue;
  3129. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3130. }
  3131. }
  3132. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3133. }
  3134. /**
  3135. * dp_set_inact_params(): set inactivity params
  3136. * @pdev_handle - device handle
  3137. * @inact_check_interval - inactivity interval
  3138. * @inact_normal - Inactivity normal
  3139. * @inact_overload - Inactivity overload
  3140. *
  3141. * Return: bool
  3142. */
  3143. bool dp_set_inact_params(struct cdp_pdev *pdev_handle,
  3144. u_int16_t inact_check_interval,
  3145. u_int16_t inact_normal, u_int16_t inact_overload)
  3146. {
  3147. struct dp_soc *soc;
  3148. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3149. if (!pdev)
  3150. return false;
  3151. soc = pdev->soc;
  3152. if (!soc)
  3153. return false;
  3154. soc->pdev_bs_inact_interval = inact_check_interval;
  3155. soc->pdev_bs_inact_normal = inact_normal;
  3156. soc->pdev_bs_inact_overload = inact_overload;
  3157. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3158. soc->pdev_bs_inact_normal);
  3159. return true;
  3160. }
  3161. /**
  3162. * dp_start_inact_timer(): Inactivity timer start
  3163. * @pdev_handle - device handle
  3164. * @enable - Inactivity timer start/stop
  3165. *
  3166. * Return: bool
  3167. */
  3168. bool dp_start_inact_timer(struct cdp_pdev *pdev_handle, bool enable)
  3169. {
  3170. struct dp_soc *soc;
  3171. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3172. if (!pdev)
  3173. return false;
  3174. soc = pdev->soc;
  3175. if (!soc)
  3176. return false;
  3177. if (enable) {
  3178. dp_txrx_reset_inact_count((struct cdp_pdev *)pdev);
  3179. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  3180. soc->pdev_bs_inact_interval * 1000);
  3181. } else {
  3182. qdf_timer_stop(&soc->pdev_bs_inact_timer);
  3183. }
  3184. return true;
  3185. }
  3186. /**
  3187. * dp_set_overload(): Set inactivity overload
  3188. * @pdev_handle - device handle
  3189. * @overload - overload status
  3190. *
  3191. * Return: void
  3192. */
  3193. void dp_set_overload(struct cdp_pdev *pdev_handle, bool overload)
  3194. {
  3195. struct dp_soc *soc;
  3196. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3197. if (!pdev)
  3198. return;
  3199. soc = pdev->soc;
  3200. if (!soc)
  3201. return;
  3202. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3203. overload ? soc->pdev_bs_inact_overload :
  3204. soc->pdev_bs_inact_normal);
  3205. }
  3206. /**
  3207. * dp_peer_is_inact(): check whether peer is inactive
  3208. * @peer_handle - datapath peer handle
  3209. *
  3210. * Return: bool
  3211. */
  3212. bool dp_peer_is_inact(void *peer_handle)
  3213. {
  3214. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3215. if (!peer)
  3216. return false;
  3217. return peer->peer_bs_inact_flag == 1;
  3218. }
  3219. /**
  3220. * dp_init_inact_timer: initialize the inact timer
  3221. * @soc - SOC handle
  3222. *
  3223. * Return: void
  3224. */
  3225. void dp_init_inact_timer(struct dp_soc *soc)
  3226. {
  3227. qdf_timer_init(soc->osdev, &soc->pdev_bs_inact_timer,
  3228. dp_txrx_peer_find_inact_timeout_handler,
  3229. (void *)soc, QDF_TIMER_TYPE_WAKE_APPS);
  3230. }
  3231. #else
  3232. bool dp_set_inact_params(struct cdp_pdev *pdev, u_int16_t inact_check_interval,
  3233. u_int16_t inact_normal, u_int16_t inact_overload)
  3234. {
  3235. return false;
  3236. }
  3237. bool dp_start_inact_timer(struct cdp_pdev *pdev, bool enable)
  3238. {
  3239. return false;
  3240. }
  3241. void dp_set_overload(struct cdp_pdev *pdev, bool overload)
  3242. {
  3243. return;
  3244. }
  3245. void dp_init_inact_timer(struct dp_soc *soc)
  3246. {
  3247. return;
  3248. }
  3249. bool dp_peer_is_inact(void *peer)
  3250. {
  3251. return false;
  3252. }
  3253. #endif
  3254. /*
  3255. * dp_peer_unref_delete() - unref and delete peer
  3256. * @peer_handle: Datapath peer handle
  3257. *
  3258. */
  3259. void dp_peer_unref_delete(void *peer_handle)
  3260. {
  3261. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3262. struct dp_peer *bss_peer = NULL;
  3263. struct dp_vdev *vdev = peer->vdev;
  3264. struct dp_pdev *pdev = vdev->pdev;
  3265. struct dp_soc *soc = pdev->soc;
  3266. struct dp_peer *tmppeer;
  3267. int found = 0;
  3268. uint16_t peer_id;
  3269. uint16_t vdev_id;
  3270. /*
  3271. * Hold the lock all the way from checking if the peer ref count
  3272. * is zero until the peer references are removed from the hash
  3273. * table and vdev list (if the peer ref count is zero).
  3274. * This protects against a new HL tx operation starting to use the
  3275. * peer object just after this function concludes it's done being used.
  3276. * Furthermore, the lock needs to be held while checking whether the
  3277. * vdev's list of peers is empty, to make sure that list is not modified
  3278. * concurrently with the empty check.
  3279. */
  3280. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3281. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3282. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  3283. peer, qdf_atomic_read(&peer->ref_cnt));
  3284. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  3285. peer_id = peer->peer_ids[0];
  3286. vdev_id = vdev->vdev_id;
  3287. /*
  3288. * Make sure that the reference to the peer in
  3289. * peer object map is removed
  3290. */
  3291. if (peer_id != HTT_INVALID_PEER)
  3292. soc->peer_id_to_obj_map[peer_id] = NULL;
  3293. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3294. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  3295. /* remove the reference to the peer from the hash table */
  3296. dp_peer_find_hash_remove(soc, peer);
  3297. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  3298. if (tmppeer == peer) {
  3299. found = 1;
  3300. break;
  3301. }
  3302. }
  3303. if (found) {
  3304. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  3305. peer_list_elem);
  3306. } else {
  3307. /*Ignoring the remove operation as peer not found*/
  3308. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3309. "peer %pK not found in vdev (%pK)->peer_list:%pK",
  3310. peer, vdev, &peer->vdev->peer_list);
  3311. }
  3312. /* cleanup the peer data */
  3313. dp_peer_cleanup(vdev, peer);
  3314. /* check whether the parent vdev has no peers left */
  3315. if (TAILQ_EMPTY(&vdev->peer_list)) {
  3316. /*
  3317. * Now that there are no references to the peer, we can
  3318. * release the peer reference lock.
  3319. */
  3320. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3321. /*
  3322. * Check if the parent vdev was waiting for its peers
  3323. * to be deleted, in order for it to be deleted too.
  3324. */
  3325. if (vdev->delete.pending) {
  3326. ol_txrx_vdev_delete_cb vdev_delete_cb =
  3327. vdev->delete.callback;
  3328. void *vdev_delete_context =
  3329. vdev->delete.context;
  3330. QDF_TRACE(QDF_MODULE_ID_DP,
  3331. QDF_TRACE_LEVEL_INFO_HIGH,
  3332. FL("deleting vdev object %pK (%pM)"
  3333. " - its last peer is done"),
  3334. vdev, vdev->mac_addr.raw);
  3335. /* all peers are gone, go ahead and delete it */
  3336. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  3337. FLOW_TYPE_VDEV,
  3338. vdev_id);
  3339. dp_tx_vdev_detach(vdev);
  3340. QDF_TRACE(QDF_MODULE_ID_DP,
  3341. QDF_TRACE_LEVEL_INFO_HIGH,
  3342. FL("deleting vdev object %pK (%pM)"),
  3343. vdev, vdev->mac_addr.raw);
  3344. qdf_mem_free(vdev);
  3345. vdev = NULL;
  3346. if (vdev_delete_cb)
  3347. vdev_delete_cb(vdev_delete_context);
  3348. }
  3349. } else {
  3350. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3351. }
  3352. if (vdev) {
  3353. if (vdev->vap_bss_peer == peer) {
  3354. vdev->vap_bss_peer = NULL;
  3355. }
  3356. }
  3357. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3358. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->osif_pdev,
  3359. vdev_id, peer->mac_addr.raw);
  3360. }
  3361. if (!vdev || !vdev->vap_bss_peer) {
  3362. goto free_peer;
  3363. }
  3364. #ifdef notyet
  3365. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  3366. #else
  3367. bss_peer = vdev->vap_bss_peer;
  3368. DP_UPDATE_STATS(bss_peer, peer);
  3369. free_peer:
  3370. qdf_mem_free(peer);
  3371. #endif
  3372. } else {
  3373. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3374. }
  3375. }
  3376. /*
  3377. * dp_peer_detach_wifi3() – Detach txrx peer
  3378. * @peer_handle: Datapath peer handle
  3379. * @bitmap: bitmap indicating special handling of request.
  3380. *
  3381. */
  3382. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  3383. {
  3384. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3385. /* redirect the peer's rx delivery function to point to a
  3386. * discard func
  3387. */
  3388. peer->rx_opt_proc = dp_rx_discard;
  3389. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3390. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  3391. #ifndef CONFIG_WIN
  3392. dp_local_peer_id_free(peer->vdev->pdev, peer);
  3393. #endif
  3394. qdf_spinlock_destroy(&peer->peer_info_lock);
  3395. /*
  3396. * Remove the reference added during peer_attach.
  3397. * The peer will still be left allocated until the
  3398. * PEER_UNMAP message arrives to remove the other
  3399. * reference, added by the PEER_MAP message.
  3400. */
  3401. dp_peer_unref_delete(peer_handle);
  3402. }
  3403. /*
  3404. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  3405. * @peer_handle: Datapath peer handle
  3406. *
  3407. */
  3408. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  3409. {
  3410. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3411. return vdev->mac_addr.raw;
  3412. }
  3413. /*
  3414. * dp_vdev_set_wds() - Enable per packet stats
  3415. * @vdev_handle: DP VDEV handle
  3416. * @val: value
  3417. *
  3418. * Return: none
  3419. */
  3420. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  3421. {
  3422. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3423. vdev->wds_enabled = val;
  3424. return 0;
  3425. }
  3426. /*
  3427. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  3428. * @peer_handle: Datapath peer handle
  3429. *
  3430. */
  3431. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  3432. uint8_t vdev_id)
  3433. {
  3434. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  3435. struct dp_vdev *vdev = NULL;
  3436. if (qdf_unlikely(!pdev))
  3437. return NULL;
  3438. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3439. if (vdev->vdev_id == vdev_id)
  3440. break;
  3441. }
  3442. return (struct cdp_vdev *)vdev;
  3443. }
  3444. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  3445. {
  3446. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3447. return vdev->opmode;
  3448. }
  3449. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  3450. {
  3451. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3452. struct dp_pdev *pdev = vdev->pdev;
  3453. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  3454. }
  3455. /**
  3456. * dp_reset_monitor_mode() - Disable monitor mode
  3457. * @pdev_handle: Datapath PDEV handle
  3458. *
  3459. * Return: 0 on success, not 0 on failure
  3460. */
  3461. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  3462. {
  3463. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3464. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3465. struct dp_soc *soc;
  3466. uint8_t pdev_id;
  3467. pdev_id = pdev->pdev_id;
  3468. soc = pdev->soc;
  3469. pdev->monitor_vdev = NULL;
  3470. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3471. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3472. pdev->rxdma_mon_buf_ring.hal_srng,
  3473. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3474. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3475. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3476. RX_BUFFER_SIZE, &htt_tlv_filter);
  3477. return 0;
  3478. }
  3479. /**
  3480. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  3481. * @vdev_handle: Datapath VDEV handle
  3482. * @smart_monitor: Flag to denote if its smart monitor mode
  3483. *
  3484. * Return: 0 on success, not 0 on failure
  3485. */
  3486. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  3487. uint8_t smart_monitor)
  3488. {
  3489. /* Many monitor VAPs can exists in a system but only one can be up at
  3490. * anytime
  3491. */
  3492. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3493. struct dp_pdev *pdev;
  3494. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3495. struct dp_soc *soc;
  3496. uint8_t pdev_id;
  3497. qdf_assert(vdev);
  3498. pdev = vdev->pdev;
  3499. pdev_id = pdev->pdev_id;
  3500. soc = pdev->soc;
  3501. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  3502. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  3503. pdev, pdev_id, soc, vdev);
  3504. /*Check if current pdev's monitor_vdev exists */
  3505. if (pdev->monitor_vdev) {
  3506. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3507. "vdev=%pK\n", vdev);
  3508. qdf_assert(vdev);
  3509. }
  3510. pdev->monitor_vdev = vdev;
  3511. /* If smart monitor mode, do not configure monitor ring */
  3512. if (smart_monitor)
  3513. return QDF_STATUS_SUCCESS;
  3514. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3515. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]\n",
  3516. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  3517. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  3518. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  3519. pdev->mo_data_filter);
  3520. htt_tlv_filter.mpdu_start = 1;
  3521. htt_tlv_filter.msdu_start = 1;
  3522. htt_tlv_filter.packet = 1;
  3523. htt_tlv_filter.msdu_end = 1;
  3524. htt_tlv_filter.mpdu_end = 1;
  3525. htt_tlv_filter.packet_header = 1;
  3526. htt_tlv_filter.attention = 1;
  3527. htt_tlv_filter.ppdu_start = 0;
  3528. htt_tlv_filter.ppdu_end = 0;
  3529. htt_tlv_filter.ppdu_end_user_stats = 0;
  3530. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3531. htt_tlv_filter.ppdu_end_status_done = 0;
  3532. htt_tlv_filter.header_per_msdu = 1;
  3533. htt_tlv_filter.enable_fp =
  3534. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3535. htt_tlv_filter.enable_md = 0;
  3536. htt_tlv_filter.enable_mo =
  3537. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3538. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3539. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3540. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3541. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3542. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3543. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3544. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3545. pdev->rxdma_mon_buf_ring.hal_srng,
  3546. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3547. htt_tlv_filter.mpdu_start = 1;
  3548. htt_tlv_filter.msdu_start = 1;
  3549. htt_tlv_filter.packet = 0;
  3550. htt_tlv_filter.msdu_end = 1;
  3551. htt_tlv_filter.mpdu_end = 1;
  3552. htt_tlv_filter.packet_header = 1;
  3553. htt_tlv_filter.attention = 1;
  3554. htt_tlv_filter.ppdu_start = 1;
  3555. htt_tlv_filter.ppdu_end = 1;
  3556. htt_tlv_filter.ppdu_end_user_stats = 1;
  3557. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  3558. htt_tlv_filter.ppdu_end_status_done = 1;
  3559. htt_tlv_filter.header_per_msdu = 0;
  3560. htt_tlv_filter.enable_fp =
  3561. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3562. htt_tlv_filter.enable_md = 0;
  3563. htt_tlv_filter.enable_mo =
  3564. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3565. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3566. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3567. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3568. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3569. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3570. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3571. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3572. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3573. RX_BUFFER_SIZE, &htt_tlv_filter);
  3574. return QDF_STATUS_SUCCESS;
  3575. }
  3576. /**
  3577. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  3578. * @pdev_handle: Datapath PDEV handle
  3579. * @filter_val: Flag to select Filter for monitor mode
  3580. * Return: 0 on success, not 0 on failure
  3581. */
  3582. static int dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  3583. struct cdp_monitor_filter *filter_val)
  3584. {
  3585. /* Many monitor VAPs can exists in a system but only one can be up at
  3586. * anytime
  3587. */
  3588. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3589. struct dp_vdev *vdev = pdev->monitor_vdev;
  3590. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3591. struct dp_soc *soc;
  3592. uint8_t pdev_id;
  3593. pdev_id = pdev->pdev_id;
  3594. soc = pdev->soc;
  3595. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  3596. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  3597. pdev, pdev_id, soc, vdev);
  3598. /*Check if current pdev's monitor_vdev exists */
  3599. if (!pdev->monitor_vdev) {
  3600. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3601. "vdev=%pK\n", vdev);
  3602. qdf_assert(vdev);
  3603. }
  3604. /* update filter mode, type in pdev structure */
  3605. pdev->mon_filter_mode = filter_val->mode;
  3606. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  3607. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  3608. pdev->fp_data_filter = filter_val->fp_data;
  3609. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  3610. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  3611. pdev->mo_data_filter = filter_val->mo_data;
  3612. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3613. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]\n",
  3614. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  3615. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  3616. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  3617. pdev->mo_data_filter);
  3618. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3619. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3620. pdev->rxdma_mon_buf_ring.hal_srng,
  3621. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3622. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3623. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3624. RX_BUFFER_SIZE, &htt_tlv_filter);
  3625. htt_tlv_filter.mpdu_start = 1;
  3626. htt_tlv_filter.msdu_start = 1;
  3627. htt_tlv_filter.packet = 1;
  3628. htt_tlv_filter.msdu_end = 1;
  3629. htt_tlv_filter.mpdu_end = 1;
  3630. htt_tlv_filter.packet_header = 1;
  3631. htt_tlv_filter.attention = 1;
  3632. htt_tlv_filter.ppdu_start = 0;
  3633. htt_tlv_filter.ppdu_end = 0;
  3634. htt_tlv_filter.ppdu_end_user_stats = 0;
  3635. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3636. htt_tlv_filter.ppdu_end_status_done = 0;
  3637. htt_tlv_filter.header_per_msdu = 1;
  3638. htt_tlv_filter.enable_fp =
  3639. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3640. htt_tlv_filter.enable_md = 0;
  3641. htt_tlv_filter.enable_mo =
  3642. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3643. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3644. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3645. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3646. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3647. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3648. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3649. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3650. pdev->rxdma_mon_buf_ring.hal_srng, RXDMA_MONITOR_BUF,
  3651. RX_BUFFER_SIZE, &htt_tlv_filter);
  3652. htt_tlv_filter.mpdu_start = 1;
  3653. htt_tlv_filter.msdu_start = 1;
  3654. htt_tlv_filter.packet = 0;
  3655. htt_tlv_filter.msdu_end = 1;
  3656. htt_tlv_filter.mpdu_end = 1;
  3657. htt_tlv_filter.packet_header = 1;
  3658. htt_tlv_filter.attention = 1;
  3659. htt_tlv_filter.ppdu_start = 1;
  3660. htt_tlv_filter.ppdu_end = 1;
  3661. htt_tlv_filter.ppdu_end_user_stats = 1;
  3662. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  3663. htt_tlv_filter.ppdu_end_status_done = 1;
  3664. htt_tlv_filter.header_per_msdu = 0;
  3665. htt_tlv_filter.enable_fp =
  3666. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3667. htt_tlv_filter.enable_md = 0;
  3668. htt_tlv_filter.enable_mo =
  3669. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3670. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3671. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3672. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3673. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3674. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3675. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3676. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3677. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3678. RX_BUFFER_SIZE, &htt_tlv_filter);
  3679. return QDF_STATUS_SUCCESS;
  3680. }
  3681. /**
  3682. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  3683. * @vdev_handle: Datapath VDEV handle
  3684. * Return: true on ucast filter flag set
  3685. */
  3686. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  3687. {
  3688. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3689. struct dp_pdev *pdev;
  3690. pdev = vdev->pdev;
  3691. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  3692. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  3693. return true;
  3694. return false;
  3695. }
  3696. /**
  3697. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  3698. * @vdev_handle: Datapath VDEV handle
  3699. * Return: true on mcast filter flag set
  3700. */
  3701. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  3702. {
  3703. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3704. struct dp_pdev *pdev;
  3705. pdev = vdev->pdev;
  3706. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  3707. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  3708. return true;
  3709. return false;
  3710. }
  3711. /**
  3712. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  3713. * @vdev_handle: Datapath VDEV handle
  3714. * Return: true on non data filter flag set
  3715. */
  3716. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  3717. {
  3718. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3719. struct dp_pdev *pdev;
  3720. pdev = vdev->pdev;
  3721. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  3722. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  3723. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  3724. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  3725. return true;
  3726. }
  3727. }
  3728. return false;
  3729. }
  3730. #ifdef MESH_MODE_SUPPORT
  3731. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  3732. {
  3733. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3734. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3735. FL("val %d"), val);
  3736. vdev->mesh_vdev = val;
  3737. }
  3738. /*
  3739. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  3740. * @vdev_hdl: virtual device object
  3741. * @val: value to be set
  3742. *
  3743. * Return: void
  3744. */
  3745. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  3746. {
  3747. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3748. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3749. FL("val %d"), val);
  3750. vdev->mesh_rx_filter = val;
  3751. }
  3752. #endif
  3753. /*
  3754. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  3755. * Current scope is bar recieved count
  3756. *
  3757. * @pdev_handle: DP_PDEV handle
  3758. *
  3759. * Return: void
  3760. */
  3761. #define STATS_PROC_TIMEOUT (HZ/10)
  3762. static void
  3763. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  3764. {
  3765. struct dp_vdev *vdev;
  3766. struct dp_peer *peer;
  3767. uint32_t waitcnt;
  3768. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3769. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3770. if (!peer) {
  3771. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3772. FL("DP Invalid Peer refernce"));
  3773. return;
  3774. }
  3775. waitcnt = 0;
  3776. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  3777. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  3778. && waitcnt < 10) {
  3779. schedule_timeout_interruptible(
  3780. STATS_PROC_TIMEOUT);
  3781. waitcnt++;
  3782. }
  3783. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  3784. }
  3785. }
  3786. }
  3787. /**
  3788. * dp_rx_bar_stats_cb(): BAR received stats callback
  3789. * @soc: SOC handle
  3790. * @cb_ctxt: Call back context
  3791. * @reo_status: Reo status
  3792. *
  3793. * return: void
  3794. */
  3795. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  3796. union hal_reo_status *reo_status)
  3797. {
  3798. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  3799. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  3800. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  3801. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  3802. queue_status->header.status);
  3803. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  3804. return;
  3805. }
  3806. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  3807. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  3808. }
  3809. /**
  3810. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  3811. * @vdev: DP VDEV handle
  3812. *
  3813. * return: void
  3814. */
  3815. void dp_aggregate_vdev_stats(struct dp_vdev *vdev)
  3816. {
  3817. struct dp_peer *peer = NULL;
  3818. struct dp_soc *soc = vdev->pdev->soc;
  3819. qdf_mem_set(&(vdev->stats.tx), sizeof(vdev->stats.tx), 0x0);
  3820. qdf_mem_set(&(vdev->stats.rx), sizeof(vdev->stats.rx), 0x0);
  3821. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  3822. DP_UPDATE_STATS(vdev, peer);
  3823. if (soc->cdp_soc.ol_ops->update_dp_stats)
  3824. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->osif_pdev,
  3825. &vdev->stats, (uint16_t) vdev->vdev_id,
  3826. UPDATE_VDEV_STATS);
  3827. }
  3828. /**
  3829. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  3830. * @pdev: DP PDEV handle
  3831. *
  3832. * return: void
  3833. */
  3834. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  3835. {
  3836. struct dp_vdev *vdev = NULL;
  3837. struct dp_soc *soc = pdev->soc;
  3838. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  3839. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  3840. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  3841. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3842. dp_aggregate_vdev_stats(vdev);
  3843. DP_UPDATE_STATS(pdev, vdev);
  3844. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  3845. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  3846. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  3847. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  3848. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  3849. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  3850. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  3851. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  3852. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host);
  3853. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  3854. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host);
  3855. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  3856. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  3857. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  3858. DP_STATS_AGGR(pdev, vdev,
  3859. tx_i.mcast_en.dropped_map_error);
  3860. DP_STATS_AGGR(pdev, vdev,
  3861. tx_i.mcast_en.dropped_self_mac);
  3862. DP_STATS_AGGR(pdev, vdev,
  3863. tx_i.mcast_en.dropped_send_fail);
  3864. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  3865. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  3866. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  3867. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  3868. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na);
  3869. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  3870. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  3871. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  3872. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  3873. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  3874. pdev->stats.tx_i.dropped.dropped_pkt.num =
  3875. pdev->stats.tx_i.dropped.dma_error +
  3876. pdev->stats.tx_i.dropped.ring_full +
  3877. pdev->stats.tx_i.dropped.enqueue_fail +
  3878. pdev->stats.tx_i.dropped.desc_na +
  3879. pdev->stats.tx_i.dropped.res_full;
  3880. pdev->stats.tx.last_ack_rssi =
  3881. vdev->stats.tx.last_ack_rssi;
  3882. pdev->stats.tx_i.tso.num_seg =
  3883. vdev->stats.tx_i.tso.num_seg;
  3884. }
  3885. if (soc->cdp_soc.ol_ops->update_dp_stats)
  3886. soc->cdp_soc.ol_ops->update_dp_stats(pdev->osif_pdev,
  3887. &pdev->stats, pdev->pdev_id, UPDATE_PDEV_STATS);
  3888. }
  3889. /**
  3890. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  3891. * @pdev: DP_PDEV Handle
  3892. *
  3893. * Return:void
  3894. */
  3895. static inline void
  3896. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  3897. {
  3898. uint8_t index = 0;
  3899. DP_PRINT_STATS("PDEV Tx Stats:\n");
  3900. DP_PRINT_STATS("Received From Stack:");
  3901. DP_PRINT_STATS(" Packets = %d",
  3902. pdev->stats.tx_i.rcvd.num);
  3903. DP_PRINT_STATS(" Bytes = %llu",
  3904. pdev->stats.tx_i.rcvd.bytes);
  3905. DP_PRINT_STATS("Processed:");
  3906. DP_PRINT_STATS(" Packets = %d",
  3907. pdev->stats.tx_i.processed.num);
  3908. DP_PRINT_STATS(" Bytes = %llu",
  3909. pdev->stats.tx_i.processed.bytes);
  3910. DP_PRINT_STATS("Completions:");
  3911. DP_PRINT_STATS(" Packets = %d",
  3912. pdev->stats.tx.comp_pkt.num);
  3913. DP_PRINT_STATS(" Bytes = %llu",
  3914. pdev->stats.tx.comp_pkt.bytes);
  3915. DP_PRINT_STATS("Dropped:");
  3916. DP_PRINT_STATS(" Total = %d",
  3917. pdev->stats.tx_i.dropped.dropped_pkt.num);
  3918. DP_PRINT_STATS(" Dma_map_error = %d",
  3919. pdev->stats.tx_i.dropped.dma_error);
  3920. DP_PRINT_STATS(" Ring Full = %d",
  3921. pdev->stats.tx_i.dropped.ring_full);
  3922. DP_PRINT_STATS(" Descriptor Not available = %d",
  3923. pdev->stats.tx_i.dropped.desc_na);
  3924. DP_PRINT_STATS(" HW enqueue failed= %d",
  3925. pdev->stats.tx_i.dropped.enqueue_fail);
  3926. DP_PRINT_STATS(" Resources Full = %d",
  3927. pdev->stats.tx_i.dropped.res_full);
  3928. DP_PRINT_STATS(" FW removed = %d",
  3929. pdev->stats.tx.dropped.fw_rem);
  3930. DP_PRINT_STATS(" FW removed transmitted = %d",
  3931. pdev->stats.tx.dropped.fw_rem_tx);
  3932. DP_PRINT_STATS(" FW removed untransmitted = %d",
  3933. pdev->stats.tx.dropped.fw_rem_notx);
  3934. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  3935. pdev->stats.tx.dropped.age_out);
  3936. DP_PRINT_STATS("Scatter Gather:");
  3937. DP_PRINT_STATS(" Packets = %d",
  3938. pdev->stats.tx_i.sg.sg_pkt.num);
  3939. DP_PRINT_STATS(" Bytes = %llu",
  3940. pdev->stats.tx_i.sg.sg_pkt.bytes);
  3941. DP_PRINT_STATS(" Dropped By Host = %d",
  3942. pdev->stats.tx_i.sg.dropped_host);
  3943. DP_PRINT_STATS(" Dropped By Target = %d",
  3944. pdev->stats.tx_i.sg.dropped_target);
  3945. DP_PRINT_STATS("TSO:");
  3946. DP_PRINT_STATS(" Number of Segments = %d",
  3947. pdev->stats.tx_i.tso.num_seg);
  3948. DP_PRINT_STATS(" Packets = %d",
  3949. pdev->stats.tx_i.tso.tso_pkt.num);
  3950. DP_PRINT_STATS(" Bytes = %llu",
  3951. pdev->stats.tx_i.tso.tso_pkt.bytes);
  3952. DP_PRINT_STATS(" Dropped By Host = %d",
  3953. pdev->stats.tx_i.tso.dropped_host);
  3954. DP_PRINT_STATS("Mcast Enhancement:");
  3955. DP_PRINT_STATS(" Packets = %d",
  3956. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  3957. DP_PRINT_STATS(" Bytes = %llu",
  3958. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  3959. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  3960. pdev->stats.tx_i.mcast_en.dropped_map_error);
  3961. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  3962. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  3963. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  3964. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  3965. DP_PRINT_STATS(" Unicast sent = %d",
  3966. pdev->stats.tx_i.mcast_en.ucast);
  3967. DP_PRINT_STATS("Raw:");
  3968. DP_PRINT_STATS(" Packets = %d",
  3969. pdev->stats.tx_i.raw.raw_pkt.num);
  3970. DP_PRINT_STATS(" Bytes = %llu",
  3971. pdev->stats.tx_i.raw.raw_pkt.bytes);
  3972. DP_PRINT_STATS(" DMA map error = %d",
  3973. pdev->stats.tx_i.raw.dma_map_error);
  3974. DP_PRINT_STATS("Reinjected:");
  3975. DP_PRINT_STATS(" Packets = %d",
  3976. pdev->stats.tx_i.reinject_pkts.num);
  3977. DP_PRINT_STATS("Bytes = %llu\n",
  3978. pdev->stats.tx_i.reinject_pkts.bytes);
  3979. DP_PRINT_STATS("Inspected:");
  3980. DP_PRINT_STATS(" Packets = %d",
  3981. pdev->stats.tx_i.inspect_pkts.num);
  3982. DP_PRINT_STATS(" Bytes = %llu",
  3983. pdev->stats.tx_i.inspect_pkts.bytes);
  3984. DP_PRINT_STATS("Nawds Multicast:");
  3985. DP_PRINT_STATS(" Packets = %d",
  3986. pdev->stats.tx_i.nawds_mcast.num);
  3987. DP_PRINT_STATS(" Bytes = %llu",
  3988. pdev->stats.tx_i.nawds_mcast.bytes);
  3989. DP_PRINT_STATS("CCE Classified:");
  3990. DP_PRINT_STATS(" CCE Classified Packets: %u",
  3991. pdev->stats.tx_i.cce_classified);
  3992. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  3993. pdev->stats.tx_i.cce_classified_raw);
  3994. DP_PRINT_STATS("Mesh stats:");
  3995. DP_PRINT_STATS(" frames to firmware: %u",
  3996. pdev->stats.tx_i.mesh.exception_fw);
  3997. DP_PRINT_STATS(" completions from fw: %u",
  3998. pdev->stats.tx_i.mesh.completion_fw);
  3999. DP_PRINT_STATS("PPDU stats counter");
  4000. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  4001. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  4002. pdev->stats.ppdu_stats_counter[index]);
  4003. }
  4004. }
  4005. /**
  4006. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  4007. * @pdev: DP_PDEV Handle
  4008. *
  4009. * Return: void
  4010. */
  4011. static inline void
  4012. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  4013. {
  4014. DP_PRINT_STATS("PDEV Rx Stats:\n");
  4015. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  4016. DP_PRINT_STATS(" Packets = %d %d %d %d",
  4017. pdev->stats.rx.rcvd_reo[0].num,
  4018. pdev->stats.rx.rcvd_reo[1].num,
  4019. pdev->stats.rx.rcvd_reo[2].num,
  4020. pdev->stats.rx.rcvd_reo[3].num);
  4021. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  4022. pdev->stats.rx.rcvd_reo[0].bytes,
  4023. pdev->stats.rx.rcvd_reo[1].bytes,
  4024. pdev->stats.rx.rcvd_reo[2].bytes,
  4025. pdev->stats.rx.rcvd_reo[3].bytes);
  4026. DP_PRINT_STATS("Replenished:");
  4027. DP_PRINT_STATS(" Packets = %d",
  4028. pdev->stats.replenish.pkts.num);
  4029. DP_PRINT_STATS(" Bytes = %llu",
  4030. pdev->stats.replenish.pkts.bytes);
  4031. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  4032. pdev->stats.buf_freelist);
  4033. DP_PRINT_STATS(" Low threshold intr = %d",
  4034. pdev->stats.replenish.low_thresh_intrs);
  4035. DP_PRINT_STATS("Dropped:");
  4036. DP_PRINT_STATS(" msdu_not_done = %d",
  4037. pdev->stats.dropped.msdu_not_done);
  4038. DP_PRINT_STATS("Sent To Stack:");
  4039. DP_PRINT_STATS(" Packets = %d",
  4040. pdev->stats.rx.to_stack.num);
  4041. DP_PRINT_STATS(" Bytes = %llu",
  4042. pdev->stats.rx.to_stack.bytes);
  4043. DP_PRINT_STATS("Multicast/Broadcast:");
  4044. DP_PRINT_STATS(" Packets = %d",
  4045. pdev->stats.rx.multicast.num);
  4046. DP_PRINT_STATS(" Bytes = %llu",
  4047. pdev->stats.rx.multicast.bytes);
  4048. DP_PRINT_STATS("Errors:");
  4049. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  4050. pdev->stats.replenish.rxdma_err);
  4051. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  4052. pdev->stats.err.desc_alloc_fail);
  4053. /* Get bar_recv_cnt */
  4054. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  4055. DP_PRINT_STATS("BAR Received Count: = %d",
  4056. pdev->stats.rx.bar_recv_cnt);
  4057. }
  4058. /**
  4059. * dp_print_soc_tx_stats(): Print SOC level stats
  4060. * @soc DP_SOC Handle
  4061. *
  4062. * Return: void
  4063. */
  4064. static inline void
  4065. dp_print_soc_tx_stats(struct dp_soc *soc)
  4066. {
  4067. DP_PRINT_STATS("SOC Tx Stats:\n");
  4068. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  4069. soc->stats.tx.desc_in_use);
  4070. DP_PRINT_STATS("Invalid peer:");
  4071. DP_PRINT_STATS(" Packets = %d",
  4072. soc->stats.tx.tx_invalid_peer.num);
  4073. DP_PRINT_STATS(" Bytes = %llu",
  4074. soc->stats.tx.tx_invalid_peer.bytes);
  4075. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  4076. soc->stats.tx.tcl_ring_full[0],
  4077. soc->stats.tx.tcl_ring_full[1],
  4078. soc->stats.tx.tcl_ring_full[2]);
  4079. }
  4080. /**
  4081. * dp_print_soc_rx_stats: Print SOC level Rx stats
  4082. * @soc: DP_SOC Handle
  4083. *
  4084. * Return:void
  4085. */
  4086. static inline void
  4087. dp_print_soc_rx_stats(struct dp_soc *soc)
  4088. {
  4089. uint32_t i;
  4090. char reo_error[DP_REO_ERR_LENGTH];
  4091. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  4092. uint8_t index = 0;
  4093. DP_PRINT_STATS("SOC Rx Stats:\n");
  4094. DP_PRINT_STATS("Errors:\n");
  4095. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  4096. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  4097. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  4098. DP_PRINT_STATS("Invalid RBM = %d",
  4099. soc->stats.rx.err.invalid_rbm);
  4100. DP_PRINT_STATS("Invalid Vdev = %d",
  4101. soc->stats.rx.err.invalid_vdev);
  4102. DP_PRINT_STATS("Invalid Pdev = %d",
  4103. soc->stats.rx.err.invalid_pdev);
  4104. DP_PRINT_STATS("Invalid Peer = %d",
  4105. soc->stats.rx.err.rx_invalid_peer.num);
  4106. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  4107. soc->stats.rx.err.hal_ring_access_fail);
  4108. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  4109. index += qdf_snprint(&rxdma_error[index],
  4110. DP_RXDMA_ERR_LENGTH - index,
  4111. " %d", soc->stats.rx.err.rxdma_error[i]);
  4112. }
  4113. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  4114. rxdma_error);
  4115. index = 0;
  4116. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  4117. index += qdf_snprint(&reo_error[index],
  4118. DP_REO_ERR_LENGTH - index,
  4119. " %d", soc->stats.rx.err.reo_error[i]);
  4120. }
  4121. DP_PRINT_STATS("REO Error(0-14):%s",
  4122. reo_error);
  4123. }
  4124. /**
  4125. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  4126. * @soc: DP_SOC handle
  4127. * @srng: DP_SRNG handle
  4128. * @ring_name: SRNG name
  4129. *
  4130. * Return: void
  4131. */
  4132. static inline void
  4133. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  4134. char *ring_name)
  4135. {
  4136. uint32_t tailp;
  4137. uint32_t headp;
  4138. if (srng->hal_srng != NULL) {
  4139. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  4140. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  4141. ring_name, headp, tailp);
  4142. }
  4143. }
  4144. /**
  4145. * dp_print_ring_stats(): Print tail and head pointer
  4146. * @pdev: DP_PDEV handle
  4147. *
  4148. * Return:void
  4149. */
  4150. static inline void
  4151. dp_print_ring_stats(struct dp_pdev *pdev)
  4152. {
  4153. uint32_t i;
  4154. char ring_name[STR_MAXLEN + 1];
  4155. dp_print_ring_stat_from_hal(pdev->soc,
  4156. &pdev->soc->reo_exception_ring,
  4157. "Reo Exception Ring");
  4158. dp_print_ring_stat_from_hal(pdev->soc,
  4159. &pdev->soc->reo_reinject_ring,
  4160. "Reo Inject Ring");
  4161. dp_print_ring_stat_from_hal(pdev->soc,
  4162. &pdev->soc->reo_cmd_ring,
  4163. "Reo Command Ring");
  4164. dp_print_ring_stat_from_hal(pdev->soc,
  4165. &pdev->soc->reo_status_ring,
  4166. "Reo Status Ring");
  4167. dp_print_ring_stat_from_hal(pdev->soc,
  4168. &pdev->soc->rx_rel_ring,
  4169. "Rx Release ring");
  4170. dp_print_ring_stat_from_hal(pdev->soc,
  4171. &pdev->soc->tcl_cmd_ring,
  4172. "Tcl command Ring");
  4173. dp_print_ring_stat_from_hal(pdev->soc,
  4174. &pdev->soc->tcl_status_ring,
  4175. "Tcl Status Ring");
  4176. dp_print_ring_stat_from_hal(pdev->soc,
  4177. &pdev->soc->wbm_desc_rel_ring,
  4178. "Wbm Desc Rel Ring");
  4179. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  4180. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  4181. dp_print_ring_stat_from_hal(pdev->soc,
  4182. &pdev->soc->reo_dest_ring[i],
  4183. ring_name);
  4184. }
  4185. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  4186. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  4187. dp_print_ring_stat_from_hal(pdev->soc,
  4188. &pdev->soc->tcl_data_ring[i],
  4189. ring_name);
  4190. }
  4191. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  4192. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  4193. dp_print_ring_stat_from_hal(pdev->soc,
  4194. &pdev->soc->tx_comp_ring[i],
  4195. ring_name);
  4196. }
  4197. dp_print_ring_stat_from_hal(pdev->soc,
  4198. &pdev->rx_refill_buf_ring,
  4199. "Rx Refill Buf Ring");
  4200. dp_print_ring_stat_from_hal(pdev->soc,
  4201. &pdev->rx_refill_buf_ring2,
  4202. "Second Rx Refill Buf Ring");
  4203. dp_print_ring_stat_from_hal(pdev->soc,
  4204. &pdev->rxdma_mon_buf_ring,
  4205. "Rxdma Mon Buf Ring");
  4206. dp_print_ring_stat_from_hal(pdev->soc,
  4207. &pdev->rxdma_mon_dst_ring,
  4208. "Rxdma Mon Dst Ring");
  4209. dp_print_ring_stat_from_hal(pdev->soc,
  4210. &pdev->rxdma_mon_status_ring,
  4211. "Rxdma Mon Status Ring");
  4212. dp_print_ring_stat_from_hal(pdev->soc,
  4213. &pdev->rxdma_mon_desc_ring,
  4214. "Rxdma mon desc Ring");
  4215. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  4216. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  4217. dp_print_ring_stat_from_hal(pdev->soc,
  4218. &pdev->rxdma_err_dst_ring[i],
  4219. ring_name);
  4220. }
  4221. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  4222. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  4223. dp_print_ring_stat_from_hal(pdev->soc,
  4224. &pdev->rx_mac_buf_ring[i],
  4225. ring_name);
  4226. }
  4227. }
  4228. /**
  4229. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  4230. * @vdev: DP_VDEV handle
  4231. *
  4232. * Return:void
  4233. */
  4234. static inline void
  4235. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  4236. {
  4237. struct dp_peer *peer = NULL;
  4238. struct dp_soc *soc = (struct dp_soc *)vdev->pdev->soc;
  4239. DP_STATS_CLR(vdev->pdev);
  4240. DP_STATS_CLR(vdev->pdev->soc);
  4241. DP_STATS_CLR(vdev);
  4242. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4243. if (!peer)
  4244. return;
  4245. DP_STATS_CLR(peer);
  4246. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  4247. soc->cdp_soc.ol_ops->update_dp_stats(
  4248. vdev->pdev->osif_pdev,
  4249. &peer->stats,
  4250. peer->peer_ids[0],
  4251. UPDATE_PEER_STATS);
  4252. }
  4253. }
  4254. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4255. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->osif_pdev,
  4256. &vdev->stats, (uint16_t)vdev->vdev_id,
  4257. UPDATE_VDEV_STATS);
  4258. }
  4259. /**
  4260. * dp_print_rx_rates(): Print Rx rate stats
  4261. * @vdev: DP_VDEV handle
  4262. *
  4263. * Return:void
  4264. */
  4265. static inline void
  4266. dp_print_rx_rates(struct dp_vdev *vdev)
  4267. {
  4268. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4269. uint8_t i, mcs, pkt_type;
  4270. uint8_t index = 0;
  4271. char nss[DP_NSS_LENGTH];
  4272. DP_PRINT_STATS("Rx Rate Info:\n");
  4273. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4274. index = 0;
  4275. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4276. if (!dp_rate_string[pkt_type][mcs].valid)
  4277. continue;
  4278. DP_PRINT_STATS(" %s = %d",
  4279. dp_rate_string[pkt_type][mcs].mcs_type,
  4280. pdev->stats.rx.pkt_type[pkt_type].
  4281. mcs_count[mcs]);
  4282. }
  4283. DP_PRINT_STATS("\n");
  4284. }
  4285. index = 0;
  4286. for (i = 0; i < SS_COUNT; i++) {
  4287. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4288. " %d", pdev->stats.rx.nss[i]);
  4289. }
  4290. DP_PRINT_STATS("NSS(1-8) = %s",
  4291. nss);
  4292. DP_PRINT_STATS("SGI ="
  4293. " 0.8us %d,"
  4294. " 0.4us %d,"
  4295. " 1.6us %d,"
  4296. " 3.2us %d,",
  4297. pdev->stats.rx.sgi_count[0],
  4298. pdev->stats.rx.sgi_count[1],
  4299. pdev->stats.rx.sgi_count[2],
  4300. pdev->stats.rx.sgi_count[3]);
  4301. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  4302. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  4303. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  4304. DP_PRINT_STATS("Reception Type ="
  4305. " SU: %d,"
  4306. " MU_MIMO:%d,"
  4307. " MU_OFDMA:%d,"
  4308. " MU_OFDMA_MIMO:%d\n",
  4309. pdev->stats.rx.reception_type[0],
  4310. pdev->stats.rx.reception_type[1],
  4311. pdev->stats.rx.reception_type[2],
  4312. pdev->stats.rx.reception_type[3]);
  4313. DP_PRINT_STATS("Aggregation:\n");
  4314. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  4315. pdev->stats.rx.ampdu_cnt);
  4316. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  4317. pdev->stats.rx.non_ampdu_cnt);
  4318. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  4319. pdev->stats.rx.amsdu_cnt);
  4320. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  4321. pdev->stats.rx.non_amsdu_cnt);
  4322. }
  4323. /**
  4324. * dp_print_tx_rates(): Print tx rates
  4325. * @vdev: DP_VDEV handle
  4326. *
  4327. * Return:void
  4328. */
  4329. static inline void
  4330. dp_print_tx_rates(struct dp_vdev *vdev)
  4331. {
  4332. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4333. uint8_t mcs, pkt_type;
  4334. uint32_t index;
  4335. DP_PRINT_STATS("Tx Rate Info:\n");
  4336. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4337. index = 0;
  4338. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4339. if (!dp_rate_string[pkt_type][mcs].valid)
  4340. continue;
  4341. DP_PRINT_STATS(" %s = %d",
  4342. dp_rate_string[pkt_type][mcs].mcs_type,
  4343. pdev->stats.tx.pkt_type[pkt_type].
  4344. mcs_count[mcs]);
  4345. }
  4346. DP_PRINT_STATS("\n");
  4347. }
  4348. DP_PRINT_STATS("SGI ="
  4349. " 0.8us %d"
  4350. " 0.4us %d"
  4351. " 1.6us %d"
  4352. " 3.2us %d",
  4353. pdev->stats.tx.sgi_count[0],
  4354. pdev->stats.tx.sgi_count[1],
  4355. pdev->stats.tx.sgi_count[2],
  4356. pdev->stats.tx.sgi_count[3]);
  4357. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  4358. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  4359. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  4360. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  4361. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  4362. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  4363. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  4364. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  4365. DP_PRINT_STATS("Aggregation:\n");
  4366. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  4367. pdev->stats.tx.amsdu_cnt);
  4368. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  4369. pdev->stats.tx.non_amsdu_cnt);
  4370. }
  4371. /**
  4372. * dp_print_peer_stats():print peer stats
  4373. * @peer: DP_PEER handle
  4374. *
  4375. * return void
  4376. */
  4377. static inline void dp_print_peer_stats(struct dp_peer *peer)
  4378. {
  4379. uint8_t i, mcs, pkt_type;
  4380. uint32_t index;
  4381. char nss[DP_NSS_LENGTH];
  4382. DP_PRINT_STATS("Node Tx Stats:\n");
  4383. DP_PRINT_STATS("Total Packet Completions = %d",
  4384. peer->stats.tx.comp_pkt.num);
  4385. DP_PRINT_STATS("Total Bytes Completions = %llu",
  4386. peer->stats.tx.comp_pkt.bytes);
  4387. DP_PRINT_STATS("Success Packets = %d",
  4388. peer->stats.tx.tx_success.num);
  4389. DP_PRINT_STATS("Success Bytes = %llu",
  4390. peer->stats.tx.tx_success.bytes);
  4391. DP_PRINT_STATS("Unicast Success Packets = %d",
  4392. peer->stats.tx.ucast.num);
  4393. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  4394. peer->stats.tx.ucast.bytes);
  4395. DP_PRINT_STATS("Multicast Success Packets = %d",
  4396. peer->stats.tx.mcast.num);
  4397. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  4398. peer->stats.tx.mcast.bytes);
  4399. DP_PRINT_STATS("Broadcast Success Packets = %d",
  4400. peer->stats.tx.bcast.num);
  4401. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  4402. peer->stats.tx.bcast.bytes);
  4403. DP_PRINT_STATS("Packets Failed = %d",
  4404. peer->stats.tx.tx_failed);
  4405. DP_PRINT_STATS("Packets In OFDMA = %d",
  4406. peer->stats.tx.ofdma);
  4407. DP_PRINT_STATS("Packets In STBC = %d",
  4408. peer->stats.tx.stbc);
  4409. DP_PRINT_STATS("Packets In LDPC = %d",
  4410. peer->stats.tx.ldpc);
  4411. DP_PRINT_STATS("Packet Retries = %d",
  4412. peer->stats.tx.retries);
  4413. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  4414. peer->stats.tx.amsdu_cnt);
  4415. DP_PRINT_STATS("Last Packet RSSI = %d",
  4416. peer->stats.tx.last_ack_rssi);
  4417. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  4418. peer->stats.tx.dropped.fw_rem);
  4419. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  4420. peer->stats.tx.dropped.fw_rem_tx);
  4421. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  4422. peer->stats.tx.dropped.fw_rem_notx);
  4423. DP_PRINT_STATS("Dropped : Age Out = %d",
  4424. peer->stats.tx.dropped.age_out);
  4425. DP_PRINT_STATS("NAWDS : ");
  4426. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  4427. peer->stats.tx.nawds_mcast_drop);
  4428. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  4429. peer->stats.tx.nawds_mcast.num);
  4430. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  4431. peer->stats.tx.nawds_mcast.bytes);
  4432. DP_PRINT_STATS("Rate Info:");
  4433. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4434. index = 0;
  4435. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4436. if (!dp_rate_string[pkt_type][mcs].valid)
  4437. continue;
  4438. DP_PRINT_STATS(" %s = %d",
  4439. dp_rate_string[pkt_type][mcs].mcs_type,
  4440. peer->stats.tx.pkt_type[pkt_type].
  4441. mcs_count[mcs]);
  4442. }
  4443. DP_PRINT_STATS("\n");
  4444. }
  4445. DP_PRINT_STATS("SGI = "
  4446. " 0.8us %d"
  4447. " 0.4us %d"
  4448. " 1.6us %d"
  4449. " 3.2us %d",
  4450. peer->stats.tx.sgi_count[0],
  4451. peer->stats.tx.sgi_count[1],
  4452. peer->stats.tx.sgi_count[2],
  4453. peer->stats.tx.sgi_count[3]);
  4454. DP_PRINT_STATS("Excess Retries per AC ");
  4455. DP_PRINT_STATS(" Best effort = %d",
  4456. peer->stats.tx.excess_retries_per_ac[0]);
  4457. DP_PRINT_STATS(" Background= %d",
  4458. peer->stats.tx.excess_retries_per_ac[1]);
  4459. DP_PRINT_STATS(" Video = %d",
  4460. peer->stats.tx.excess_retries_per_ac[2]);
  4461. DP_PRINT_STATS(" Voice = %d",
  4462. peer->stats.tx.excess_retries_per_ac[3]);
  4463. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  4464. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  4465. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  4466. index = 0;
  4467. for (i = 0; i < SS_COUNT; i++) {
  4468. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4469. " %d", peer->stats.tx.nss[i]);
  4470. }
  4471. DP_PRINT_STATS("NSS(1-8) = %s",
  4472. nss);
  4473. DP_PRINT_STATS("Aggregation:");
  4474. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  4475. peer->stats.tx.amsdu_cnt);
  4476. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  4477. peer->stats.tx.non_amsdu_cnt);
  4478. DP_PRINT_STATS("Node Rx Stats:");
  4479. DP_PRINT_STATS("Packets Sent To Stack = %d",
  4480. peer->stats.rx.to_stack.num);
  4481. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  4482. peer->stats.rx.to_stack.bytes);
  4483. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  4484. DP_PRINT_STATS("Ring Id = %d", i);
  4485. DP_PRINT_STATS(" Packets Received = %d",
  4486. peer->stats.rx.rcvd_reo[i].num);
  4487. DP_PRINT_STATS(" Bytes Received = %llu",
  4488. peer->stats.rx.rcvd_reo[i].bytes);
  4489. }
  4490. DP_PRINT_STATS("Multicast Packets Received = %d",
  4491. peer->stats.rx.multicast.num);
  4492. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  4493. peer->stats.rx.multicast.bytes);
  4494. DP_PRINT_STATS("Broadcast Packets Received = %d",
  4495. peer->stats.rx.bcast.num);
  4496. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  4497. peer->stats.rx.bcast.bytes);
  4498. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  4499. peer->stats.rx.intra_bss.pkts.num);
  4500. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  4501. peer->stats.rx.intra_bss.pkts.bytes);
  4502. DP_PRINT_STATS("Raw Packets Received = %d",
  4503. peer->stats.rx.raw.num);
  4504. DP_PRINT_STATS("Raw Bytes Received = %llu",
  4505. peer->stats.rx.raw.bytes);
  4506. DP_PRINT_STATS("Errors: MIC Errors = %d",
  4507. peer->stats.rx.err.mic_err);
  4508. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  4509. peer->stats.rx.err.decrypt_err);
  4510. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  4511. peer->stats.rx.non_ampdu_cnt);
  4512. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  4513. peer->stats.rx.ampdu_cnt);
  4514. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  4515. peer->stats.rx.non_amsdu_cnt);
  4516. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  4517. peer->stats.rx.amsdu_cnt);
  4518. DP_PRINT_STATS("NAWDS : ");
  4519. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  4520. peer->stats.rx.nawds_mcast_drop.num);
  4521. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet Bytes = %llu",
  4522. peer->stats.rx.nawds_mcast_drop.bytes);
  4523. DP_PRINT_STATS("SGI ="
  4524. " 0.8us %d"
  4525. " 0.4us %d"
  4526. " 1.6us %d"
  4527. " 3.2us %d",
  4528. peer->stats.rx.sgi_count[0],
  4529. peer->stats.rx.sgi_count[1],
  4530. peer->stats.rx.sgi_count[2],
  4531. peer->stats.rx.sgi_count[3]);
  4532. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  4533. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  4534. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  4535. DP_PRINT_STATS("Reception Type ="
  4536. " SU %d,"
  4537. " MU_MIMO %d,"
  4538. " MU_OFDMA %d,"
  4539. " MU_OFDMA_MIMO %d",
  4540. peer->stats.rx.reception_type[0],
  4541. peer->stats.rx.reception_type[1],
  4542. peer->stats.rx.reception_type[2],
  4543. peer->stats.rx.reception_type[3]);
  4544. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4545. index = 0;
  4546. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4547. if (!dp_rate_string[pkt_type][mcs].valid)
  4548. continue;
  4549. DP_PRINT_STATS(" %s = %d",
  4550. dp_rate_string[pkt_type][mcs].mcs_type,
  4551. peer->stats.rx.pkt_type[pkt_type].
  4552. mcs_count[mcs]);
  4553. }
  4554. DP_PRINT_STATS("\n");
  4555. }
  4556. index = 0;
  4557. for (i = 0; i < SS_COUNT; i++) {
  4558. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4559. " %d", peer->stats.rx.nss[i]);
  4560. }
  4561. DP_PRINT_STATS("NSS(1-8) = %s",
  4562. nss);
  4563. DP_PRINT_STATS("Aggregation:");
  4564. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  4565. peer->stats.rx.ampdu_cnt);
  4566. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  4567. peer->stats.rx.non_ampdu_cnt);
  4568. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  4569. peer->stats.rx.amsdu_cnt);
  4570. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  4571. peer->stats.rx.non_amsdu_cnt);
  4572. }
  4573. /**
  4574. * dp_print_host_stats()- Function to print the stats aggregated at host
  4575. * @vdev_handle: DP_VDEV handle
  4576. * @type: host stats type
  4577. *
  4578. * Available Stat types
  4579. * TXRX_CLEAR_STATS : Clear the stats
  4580. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  4581. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  4582. * TXRX_TX_HOST_STATS: Print Tx Stats
  4583. * TXRX_RX_HOST_STATS: Print Rx Stats
  4584. * TXRX_AST_STATS: Print AST Stats
  4585. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  4586. *
  4587. * Return: 0 on success, print error message in case of failure
  4588. */
  4589. static int
  4590. dp_print_host_stats(struct cdp_vdev *vdev_handle, enum cdp_host_txrx_stats type)
  4591. {
  4592. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4593. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4594. dp_aggregate_pdev_stats(pdev);
  4595. switch (type) {
  4596. case TXRX_CLEAR_STATS:
  4597. dp_txrx_host_stats_clr(vdev);
  4598. break;
  4599. case TXRX_RX_RATE_STATS:
  4600. dp_print_rx_rates(vdev);
  4601. break;
  4602. case TXRX_TX_RATE_STATS:
  4603. dp_print_tx_rates(vdev);
  4604. break;
  4605. case TXRX_TX_HOST_STATS:
  4606. dp_print_pdev_tx_stats(pdev);
  4607. dp_print_soc_tx_stats(pdev->soc);
  4608. break;
  4609. case TXRX_RX_HOST_STATS:
  4610. dp_print_pdev_rx_stats(pdev);
  4611. dp_print_soc_rx_stats(pdev->soc);
  4612. break;
  4613. case TXRX_AST_STATS:
  4614. dp_print_ast_stats(pdev->soc);
  4615. break;
  4616. case TXRX_SRNG_PTR_STATS:
  4617. dp_print_ring_stats(pdev);
  4618. break;
  4619. default:
  4620. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  4621. break;
  4622. }
  4623. return 0;
  4624. }
  4625. /*
  4626. * dp_get_host_peer_stats()- function to print peer stats
  4627. * @pdev_handle: DP_PDEV handle
  4628. * @mac_addr: mac address of the peer
  4629. *
  4630. * Return: void
  4631. */
  4632. static void
  4633. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  4634. {
  4635. struct dp_peer *peer;
  4636. uint8_t local_id;
  4637. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  4638. &local_id);
  4639. if (!peer) {
  4640. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4641. "%s: Invalid peer\n", __func__);
  4642. return;
  4643. }
  4644. dp_print_peer_stats(peer);
  4645. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  4646. return;
  4647. }
  4648. /*
  4649. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  4650. * @pdev: DP_PDEV handle
  4651. *
  4652. * Return: void
  4653. */
  4654. static void
  4655. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  4656. {
  4657. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4658. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4659. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, pdev->pdev_id,
  4660. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  4661. RX_BUFFER_SIZE, &htt_tlv_filter);
  4662. }
  4663. /*
  4664. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  4665. * @pdev: DP_PDEV handle
  4666. *
  4667. * Return: void
  4668. */
  4669. static void
  4670. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  4671. {
  4672. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  4673. htt_tlv_filter.mpdu_start = 0;
  4674. htt_tlv_filter.msdu_start = 0;
  4675. htt_tlv_filter.packet = 0;
  4676. htt_tlv_filter.msdu_end = 0;
  4677. htt_tlv_filter.mpdu_end = 0;
  4678. htt_tlv_filter.packet_header = 1;
  4679. htt_tlv_filter.attention = 1;
  4680. htt_tlv_filter.ppdu_start = 1;
  4681. htt_tlv_filter.ppdu_end = 1;
  4682. htt_tlv_filter.ppdu_end_user_stats = 1;
  4683. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4684. htt_tlv_filter.ppdu_end_status_done = 1;
  4685. htt_tlv_filter.enable_fp = 1;
  4686. htt_tlv_filter.enable_md = 0;
  4687. htt_tlv_filter.enable_mo = 0;
  4688. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4689. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4690. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4691. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4692. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4693. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4694. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, pdev->pdev_id,
  4695. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  4696. RX_BUFFER_SIZE, &htt_tlv_filter);
  4697. }
  4698. /*
  4699. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  4700. * @pdev_handle: DP_PDEV handle
  4701. * @val: user provided value
  4702. *
  4703. * Return: void
  4704. */
  4705. static void
  4706. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  4707. {
  4708. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4709. switch (val) {
  4710. case 0:
  4711. pdev->tx_sniffer_enable = 0;
  4712. pdev->mcopy_mode = 0;
  4713. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en) {
  4714. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  4715. dp_ppdu_ring_reset(pdev);
  4716. } else if (pdev->enhanced_stats_en) {
  4717. dp_h2t_cfg_stats_msg_send(pdev,
  4718. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  4719. }
  4720. break;
  4721. case 1:
  4722. pdev->tx_sniffer_enable = 1;
  4723. pdev->mcopy_mode = 0;
  4724. if (!pdev->pktlog_ppdu_stats)
  4725. dp_h2t_cfg_stats_msg_send(pdev,
  4726. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  4727. break;
  4728. case 2:
  4729. pdev->mcopy_mode = 1;
  4730. pdev->tx_sniffer_enable = 0;
  4731. if (!pdev->enhanced_stats_en)
  4732. dp_ppdu_ring_cfg(pdev);
  4733. if (!pdev->pktlog_ppdu_stats)
  4734. dp_h2t_cfg_stats_msg_send(pdev,
  4735. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  4736. break;
  4737. default:
  4738. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4739. "Invalid value\n");
  4740. break;
  4741. }
  4742. }
  4743. /*
  4744. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  4745. * @pdev_handle: DP_PDEV handle
  4746. *
  4747. * Return: void
  4748. */
  4749. static void
  4750. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  4751. {
  4752. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4753. pdev->enhanced_stats_en = 1;
  4754. if (!pdev->mcopy_mode)
  4755. dp_ppdu_ring_cfg(pdev);
  4756. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable && !pdev->mcopy_mode)
  4757. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  4758. }
  4759. /*
  4760. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  4761. * @pdev_handle: DP_PDEV handle
  4762. *
  4763. * Return: void
  4764. */
  4765. static void
  4766. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  4767. {
  4768. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4769. pdev->enhanced_stats_en = 0;
  4770. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable && !pdev->mcopy_mode)
  4771. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  4772. if (!pdev->mcopy_mode)
  4773. dp_ppdu_ring_reset(pdev);
  4774. }
  4775. /*
  4776. * dp_get_fw_peer_stats()- function to print peer stats
  4777. * @pdev_handle: DP_PDEV handle
  4778. * @mac_addr: mac address of the peer
  4779. * @cap: Type of htt stats requested
  4780. *
  4781. * Currently Supporting only MAC ID based requests Only
  4782. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  4783. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  4784. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  4785. *
  4786. * Return: void
  4787. */
  4788. static void
  4789. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  4790. uint32_t cap)
  4791. {
  4792. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4793. int i;
  4794. uint32_t config_param0 = 0;
  4795. uint32_t config_param1 = 0;
  4796. uint32_t config_param2 = 0;
  4797. uint32_t config_param3 = 0;
  4798. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  4799. config_param0 |= (1 << (cap + 1));
  4800. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  4801. config_param1 |= (1 << i);
  4802. }
  4803. config_param2 |= (mac_addr[0] & 0x000000ff);
  4804. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  4805. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  4806. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  4807. config_param3 |= (mac_addr[4] & 0x000000ff);
  4808. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  4809. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  4810. config_param0, config_param1, config_param2,
  4811. config_param3, 0);
  4812. }
  4813. /* This struct definition will be removed from here
  4814. * once it get added in FW headers*/
  4815. struct httstats_cmd_req {
  4816. uint32_t config_param0;
  4817. uint32_t config_param1;
  4818. uint32_t config_param2;
  4819. uint32_t config_param3;
  4820. int cookie;
  4821. u_int8_t stats_id;
  4822. };
  4823. /*
  4824. * dp_get_htt_stats: function to process the httstas request
  4825. * @pdev_handle: DP pdev handle
  4826. * @data: pointer to request data
  4827. * @data_len: length for request data
  4828. *
  4829. * return: void
  4830. */
  4831. static void
  4832. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  4833. {
  4834. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4835. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  4836. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  4837. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  4838. req->config_param0, req->config_param1,
  4839. req->config_param2, req->config_param3,
  4840. req->cookie);
  4841. }
  4842. /*
  4843. * dp_set_pdev_param: function to set parameters in pdev
  4844. * @pdev_handle: DP pdev handle
  4845. * @param: parameter type to be set
  4846. * @val: value of parameter to be set
  4847. *
  4848. * return: void
  4849. */
  4850. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  4851. enum cdp_pdev_param_type param, uint8_t val)
  4852. {
  4853. switch (param) {
  4854. case CDP_CONFIG_DEBUG_SNIFFER:
  4855. dp_config_debug_sniffer(pdev_handle, val);
  4856. break;
  4857. default:
  4858. break;
  4859. }
  4860. }
  4861. /*
  4862. * dp_set_vdev_param: function to set parameters in vdev
  4863. * @param: parameter type to be set
  4864. * @val: value of parameter to be set
  4865. *
  4866. * return: void
  4867. */
  4868. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  4869. enum cdp_vdev_param_type param, uint32_t val)
  4870. {
  4871. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4872. switch (param) {
  4873. case CDP_ENABLE_WDS:
  4874. vdev->wds_enabled = val;
  4875. break;
  4876. case CDP_ENABLE_NAWDS:
  4877. vdev->nawds_enabled = val;
  4878. break;
  4879. case CDP_ENABLE_MCAST_EN:
  4880. vdev->mcast_enhancement_en = val;
  4881. break;
  4882. case CDP_ENABLE_PROXYSTA:
  4883. vdev->proxysta_vdev = val;
  4884. break;
  4885. case CDP_UPDATE_TDLS_FLAGS:
  4886. vdev->tdls_link_connected = val;
  4887. break;
  4888. case CDP_CFG_WDS_AGING_TIMER:
  4889. if (val == 0)
  4890. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  4891. else if (val != vdev->wds_aging_timer_val)
  4892. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  4893. vdev->wds_aging_timer_val = val;
  4894. break;
  4895. case CDP_ENABLE_AP_BRIDGE:
  4896. if (wlan_op_mode_sta != vdev->opmode)
  4897. vdev->ap_bridge_enabled = val;
  4898. else
  4899. vdev->ap_bridge_enabled = false;
  4900. break;
  4901. case CDP_ENABLE_CIPHER:
  4902. vdev->sec_type = val;
  4903. break;
  4904. case CDP_ENABLE_QWRAP_ISOLATION:
  4905. vdev->isolation_vdev = val;
  4906. break;
  4907. default:
  4908. break;
  4909. }
  4910. dp_tx_vdev_update_search_flags(vdev);
  4911. }
  4912. /**
  4913. * dp_peer_set_nawds: set nawds bit in peer
  4914. * @peer_handle: pointer to peer
  4915. * @value: enable/disable nawds
  4916. *
  4917. * return: void
  4918. */
  4919. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  4920. {
  4921. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4922. peer->nawds_enabled = value;
  4923. }
  4924. /*
  4925. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  4926. * @vdev_handle: DP_VDEV handle
  4927. * @map_id:ID of map that needs to be updated
  4928. *
  4929. * Return: void
  4930. */
  4931. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  4932. uint8_t map_id)
  4933. {
  4934. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4935. vdev->dscp_tid_map_id = map_id;
  4936. return;
  4937. }
  4938. /*
  4939. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  4940. * @pdev_handle: DP_PDEV handle
  4941. * @buf: to hold pdev_stats
  4942. *
  4943. * Return: int
  4944. */
  4945. static int
  4946. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  4947. {
  4948. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4949. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  4950. dp_aggregate_pdev_stats(pdev);
  4951. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  4952. return TXRX_STATS_LEVEL;
  4953. }
  4954. /**
  4955. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  4956. * @pdev: DP_PDEV handle
  4957. * @map_id: ID of map that needs to be updated
  4958. * @tos: index value in map
  4959. * @tid: tid value passed by the user
  4960. *
  4961. * Return: void
  4962. */
  4963. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  4964. uint8_t map_id, uint8_t tos, uint8_t tid)
  4965. {
  4966. uint8_t dscp;
  4967. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  4968. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  4969. pdev->dscp_tid_map[map_id][dscp] = tid;
  4970. if (map_id < HAL_MAX_HW_DSCP_TID_MAPS)
  4971. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  4972. map_id, dscp);
  4973. return;
  4974. }
  4975. /**
  4976. * dp_fw_stats_process(): Process TxRX FW stats request
  4977. * @vdev_handle: DP VDEV handle
  4978. * @req: stats request
  4979. *
  4980. * return: int
  4981. */
  4982. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  4983. struct cdp_txrx_stats_req *req)
  4984. {
  4985. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4986. struct dp_pdev *pdev = NULL;
  4987. uint32_t stats = req->stats;
  4988. if (!vdev) {
  4989. DP_TRACE(NONE, "VDEV not found");
  4990. return 1;
  4991. }
  4992. pdev = vdev->pdev;
  4993. /*
  4994. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  4995. * from param0 to param3 according to below rule:
  4996. *
  4997. * PARAM:
  4998. * - config_param0 : start_offset (stats type)
  4999. * - config_param1 : stats bmask from start offset
  5000. * - config_param2 : stats bmask from start offset + 32
  5001. * - config_param3 : stats bmask from start offset + 64
  5002. */
  5003. if (req->stats == CDP_TXRX_STATS_0) {
  5004. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  5005. req->param1 = 0xFFFFFFFF;
  5006. req->param2 = 0xFFFFFFFF;
  5007. req->param3 = 0xFFFFFFFF;
  5008. }
  5009. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  5010. req->param1, req->param2, req->param3, 0);
  5011. }
  5012. /**
  5013. * dp_txrx_stats_request - function to map to firmware and host stats
  5014. * @vdev: virtual handle
  5015. * @req: stats request
  5016. *
  5017. * Return: integer
  5018. */
  5019. static int dp_txrx_stats_request(struct cdp_vdev *vdev,
  5020. struct cdp_txrx_stats_req *req)
  5021. {
  5022. int host_stats;
  5023. int fw_stats;
  5024. enum cdp_stats stats;
  5025. if (!vdev || !req) {
  5026. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5027. "Invalid vdev/req instance");
  5028. return 0;
  5029. }
  5030. stats = req->stats;
  5031. if (stats >= CDP_TXRX_MAX_STATS)
  5032. return 0;
  5033. /*
  5034. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  5035. * has to be updated if new FW HTT stats added
  5036. */
  5037. if (stats > CDP_TXRX_STATS_HTT_MAX)
  5038. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  5039. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  5040. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  5041. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5042. "stats: %u fw_stats_type: %d host_stats_type: %d",
  5043. stats, fw_stats, host_stats);
  5044. if (fw_stats != TXRX_FW_STATS_INVALID) {
  5045. /* update request with FW stats type */
  5046. req->stats = fw_stats;
  5047. return dp_fw_stats_process(vdev, req);
  5048. }
  5049. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  5050. (host_stats <= TXRX_HOST_STATS_MAX))
  5051. return dp_print_host_stats(vdev, host_stats);
  5052. else
  5053. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5054. "Wrong Input for TxRx Stats");
  5055. return 0;
  5056. }
  5057. /**
  5058. * dp_txrx_stats() - function to map to firmware and host stats
  5059. * @vdev: virtual handle
  5060. * @stats: type of statistics requested
  5061. *
  5062. * Return: integer
  5063. */
  5064. static int dp_txrx_stats(struct cdp_vdev *vdev, enum cdp_stats stats)
  5065. {
  5066. struct cdp_txrx_stats_req req = {0,};
  5067. req.stats = stats;
  5068. return dp_txrx_stats_request(vdev, &req);
  5069. }
  5070. /*
  5071. * dp_print_napi_stats(): NAPI stats
  5072. * @soc - soc handle
  5073. */
  5074. static void dp_print_napi_stats(struct dp_soc *soc)
  5075. {
  5076. hif_print_napi_stats(soc->hif_handle);
  5077. }
  5078. /*
  5079. * dp_print_per_ring_stats(): Packet count per ring
  5080. * @soc - soc handle
  5081. */
  5082. static void dp_print_per_ring_stats(struct dp_soc *soc)
  5083. {
  5084. uint8_t ring;
  5085. uint16_t core;
  5086. uint64_t total_packets;
  5087. DP_TRACE(FATAL, "Reo packets per ring:");
  5088. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  5089. total_packets = 0;
  5090. DP_TRACE(FATAL, "Packets on ring %u:", ring);
  5091. for (core = 0; core < NR_CPUS; core++) {
  5092. DP_TRACE(FATAL, "Packets arriving on core %u: %llu",
  5093. core, soc->stats.rx.ring_packets[core][ring]);
  5094. total_packets += soc->stats.rx.ring_packets[core][ring];
  5095. }
  5096. DP_TRACE(FATAL, "Total packets on ring %u: %llu",
  5097. ring, total_packets);
  5098. }
  5099. }
  5100. /*
  5101. * dp_txrx_path_stats() - Function to display dump stats
  5102. * @soc - soc handle
  5103. *
  5104. * return: none
  5105. */
  5106. static void dp_txrx_path_stats(struct dp_soc *soc)
  5107. {
  5108. uint8_t error_code;
  5109. uint8_t loop_pdev;
  5110. struct dp_pdev *pdev;
  5111. uint8_t i;
  5112. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  5113. pdev = soc->pdev_list[loop_pdev];
  5114. dp_aggregate_pdev_stats(pdev);
  5115. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5116. "Tx path Statistics:");
  5117. DP_TRACE(FATAL, "from stack: %u msdus (%llu bytes)",
  5118. pdev->stats.tx_i.rcvd.num,
  5119. pdev->stats.tx_i.rcvd.bytes);
  5120. DP_TRACE(FATAL, "processed from host: %u msdus (%llu bytes)",
  5121. pdev->stats.tx_i.processed.num,
  5122. pdev->stats.tx_i.processed.bytes);
  5123. DP_TRACE(FATAL, "successfully transmitted: %u msdus (%llu bytes)",
  5124. pdev->stats.tx.tx_success.num,
  5125. pdev->stats.tx.tx_success.bytes);
  5126. DP_TRACE(FATAL, "Dropped in host:");
  5127. DP_TRACE(FATAL, "Total packets dropped: %u,",
  5128. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5129. DP_TRACE(FATAL, "Descriptor not available: %u",
  5130. pdev->stats.tx_i.dropped.desc_na);
  5131. DP_TRACE(FATAL, "Ring full: %u",
  5132. pdev->stats.tx_i.dropped.ring_full);
  5133. DP_TRACE(FATAL, "Enqueue fail: %u",
  5134. pdev->stats.tx_i.dropped.enqueue_fail);
  5135. DP_TRACE(FATAL, "DMA Error: %u",
  5136. pdev->stats.tx_i.dropped.dma_error);
  5137. DP_TRACE(FATAL, "Dropped in hardware:");
  5138. DP_TRACE(FATAL, "total packets dropped: %u",
  5139. pdev->stats.tx.tx_failed);
  5140. DP_TRACE(FATAL, "mpdu age out: %u",
  5141. pdev->stats.tx.dropped.age_out);
  5142. DP_TRACE(FATAL, "firmware removed: %u",
  5143. pdev->stats.tx.dropped.fw_rem);
  5144. DP_TRACE(FATAL, "firmware removed tx: %u",
  5145. pdev->stats.tx.dropped.fw_rem_tx);
  5146. DP_TRACE(FATAL, "firmware removed notx %u",
  5147. pdev->stats.tx.dropped.fw_rem_notx);
  5148. DP_TRACE(FATAL, "peer_invalid: %u",
  5149. pdev->soc->stats.tx.tx_invalid_peer.num);
  5150. DP_TRACE(FATAL, "Tx packets sent per interrupt:");
  5151. DP_TRACE(FATAL, "Single Packet: %u",
  5152. pdev->stats.tx_comp_histogram.pkts_1);
  5153. DP_TRACE(FATAL, "2-20 Packets: %u",
  5154. pdev->stats.tx_comp_histogram.pkts_2_20);
  5155. DP_TRACE(FATAL, "21-40 Packets: %u",
  5156. pdev->stats.tx_comp_histogram.pkts_21_40);
  5157. DP_TRACE(FATAL, "41-60 Packets: %u",
  5158. pdev->stats.tx_comp_histogram.pkts_41_60);
  5159. DP_TRACE(FATAL, "61-80 Packets: %u",
  5160. pdev->stats.tx_comp_histogram.pkts_61_80);
  5161. DP_TRACE(FATAL, "81-100 Packets: %u",
  5162. pdev->stats.tx_comp_histogram.pkts_81_100);
  5163. DP_TRACE(FATAL, "101-200 Packets: %u",
  5164. pdev->stats.tx_comp_histogram.pkts_101_200);
  5165. DP_TRACE(FATAL, " 201+ Packets: %u",
  5166. pdev->stats.tx_comp_histogram.pkts_201_plus);
  5167. DP_TRACE(FATAL, "Rx path statistics");
  5168. DP_TRACE(FATAL, "delivered %u msdus ( %llu bytes),",
  5169. pdev->stats.rx.to_stack.num,
  5170. pdev->stats.rx.to_stack.bytes);
  5171. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  5172. DP_TRACE(FATAL, "received on reo[%d] %u msdus ( %llu bytes),",
  5173. i, pdev->stats.rx.rcvd_reo[i].num,
  5174. pdev->stats.rx.rcvd_reo[i].bytes);
  5175. DP_TRACE(FATAL, "intra-bss packets %u msdus ( %llu bytes),",
  5176. pdev->stats.rx.intra_bss.pkts.num,
  5177. pdev->stats.rx.intra_bss.pkts.bytes);
  5178. DP_TRACE(FATAL, "intra-bss fails %u msdus ( %llu bytes),",
  5179. pdev->stats.rx.intra_bss.fail.num,
  5180. pdev->stats.rx.intra_bss.fail.bytes);
  5181. DP_TRACE(FATAL, "raw packets %u msdus ( %llu bytes),",
  5182. pdev->stats.rx.raw.num,
  5183. pdev->stats.rx.raw.bytes);
  5184. DP_TRACE(FATAL, "dropped: error %u msdus",
  5185. pdev->stats.rx.err.mic_err);
  5186. DP_TRACE(FATAL, "peer invalid %u",
  5187. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  5188. DP_TRACE(FATAL, "Reo Statistics");
  5189. DP_TRACE(FATAL, "rbm error: %u msdus",
  5190. pdev->soc->stats.rx.err.invalid_rbm);
  5191. DP_TRACE(FATAL, "hal ring access fail: %u msdus",
  5192. pdev->soc->stats.rx.err.hal_ring_access_fail);
  5193. DP_TRACE(FATAL, "Reo errors");
  5194. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  5195. error_code++) {
  5196. DP_TRACE(FATAL, "Reo error number (%u): %u msdus",
  5197. error_code,
  5198. pdev->soc->stats.rx.err.reo_error[error_code]);
  5199. }
  5200. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  5201. error_code++) {
  5202. DP_TRACE(FATAL, "Rxdma error number (%u): %u msdus",
  5203. error_code,
  5204. pdev->soc->stats.rx.err
  5205. .rxdma_error[error_code]);
  5206. }
  5207. DP_TRACE(FATAL, "Rx packets reaped per interrupt:");
  5208. DP_TRACE(FATAL, "Single Packet: %u",
  5209. pdev->stats.rx_ind_histogram.pkts_1);
  5210. DP_TRACE(FATAL, "2-20 Packets: %u",
  5211. pdev->stats.rx_ind_histogram.pkts_2_20);
  5212. DP_TRACE(FATAL, "21-40 Packets: %u",
  5213. pdev->stats.rx_ind_histogram.pkts_21_40);
  5214. DP_TRACE(FATAL, "41-60 Packets: %u",
  5215. pdev->stats.rx_ind_histogram.pkts_41_60);
  5216. DP_TRACE(FATAL, "61-80 Packets: %u",
  5217. pdev->stats.rx_ind_histogram.pkts_61_80);
  5218. DP_TRACE(FATAL, "81-100 Packets: %u",
  5219. pdev->stats.rx_ind_histogram.pkts_81_100);
  5220. DP_TRACE(FATAL, "101-200 Packets: %u",
  5221. pdev->stats.rx_ind_histogram.pkts_101_200);
  5222. DP_TRACE(FATAL, " 201+ Packets: %u",
  5223. pdev->stats.rx_ind_histogram.pkts_201_plus);
  5224. DP_TRACE_STATS(ERROR, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  5225. __func__,
  5226. pdev->soc->wlan_cfg_ctx->tso_enabled,
  5227. pdev->soc->wlan_cfg_ctx->lro_enabled,
  5228. pdev->soc->wlan_cfg_ctx->rx_hash,
  5229. pdev->soc->wlan_cfg_ctx->napi_enabled);
  5230. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5231. DP_TRACE_STATS(ERROR, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  5232. __func__,
  5233. pdev->soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold,
  5234. pdev->soc->wlan_cfg_ctx->tx_flow_start_queue_offset);
  5235. #endif
  5236. }
  5237. }
  5238. /*
  5239. * dp_txrx_dump_stats() - Dump statistics
  5240. * @value - Statistics option
  5241. */
  5242. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  5243. enum qdf_stats_verbosity_level level)
  5244. {
  5245. struct dp_soc *soc =
  5246. (struct dp_soc *)psoc;
  5247. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5248. if (!soc) {
  5249. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5250. "%s: soc is NULL", __func__);
  5251. return QDF_STATUS_E_INVAL;
  5252. }
  5253. switch (value) {
  5254. case CDP_TXRX_PATH_STATS:
  5255. dp_txrx_path_stats(soc);
  5256. break;
  5257. case CDP_RX_RING_STATS:
  5258. dp_print_per_ring_stats(soc);
  5259. break;
  5260. case CDP_TXRX_TSO_STATS:
  5261. /* TODO: NOT IMPLEMENTED */
  5262. break;
  5263. case CDP_DUMP_TX_FLOW_POOL_INFO:
  5264. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  5265. break;
  5266. case CDP_DP_NAPI_STATS:
  5267. dp_print_napi_stats(soc);
  5268. break;
  5269. case CDP_TXRX_DESC_STATS:
  5270. /* TODO: NOT IMPLEMENTED */
  5271. break;
  5272. default:
  5273. status = QDF_STATUS_E_INVAL;
  5274. break;
  5275. }
  5276. return status;
  5277. }
  5278. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5279. /**
  5280. * dp_update_flow_control_parameters() - API to store datapath
  5281. * config parameters
  5282. * @soc: soc handle
  5283. * @cfg: ini parameter handle
  5284. *
  5285. * Return: void
  5286. */
  5287. static inline
  5288. void dp_update_flow_control_parameters(struct dp_soc *soc,
  5289. struct cdp_config_params *params)
  5290. {
  5291. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  5292. params->tx_flow_stop_queue_threshold;
  5293. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  5294. params->tx_flow_start_queue_offset;
  5295. }
  5296. #else
  5297. static inline
  5298. void dp_update_flow_control_parameters(struct dp_soc *soc,
  5299. struct cdp_config_params *params)
  5300. {
  5301. }
  5302. #endif
  5303. /**
  5304. * dp_update_config_parameters() - API to store datapath
  5305. * config parameters
  5306. * @soc: soc handle
  5307. * @cfg: ini parameter handle
  5308. *
  5309. * Return: status
  5310. */
  5311. static
  5312. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  5313. struct cdp_config_params *params)
  5314. {
  5315. struct dp_soc *soc = (struct dp_soc *)psoc;
  5316. if (!(soc)) {
  5317. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5318. "%s: Invalid handle", __func__);
  5319. return QDF_STATUS_E_INVAL;
  5320. }
  5321. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  5322. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  5323. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  5324. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  5325. params->tcp_udp_checksumoffload;
  5326. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  5327. dp_update_flow_control_parameters(soc, params);
  5328. return QDF_STATUS_SUCCESS;
  5329. }
  5330. /**
  5331. * dp_txrx_set_wds_rx_policy() - API to store datapath
  5332. * config parameters
  5333. * @vdev_handle - datapath vdev handle
  5334. * @cfg: ini parameter handle
  5335. *
  5336. * Return: status
  5337. */
  5338. #ifdef WDS_VENDOR_EXTENSION
  5339. void
  5340. dp_txrx_set_wds_rx_policy(
  5341. struct cdp_vdev *vdev_handle,
  5342. u_int32_t val)
  5343. {
  5344. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5345. struct dp_peer *peer;
  5346. if (vdev->opmode == wlan_op_mode_ap) {
  5347. /* for ap, set it on bss_peer */
  5348. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5349. if (peer->bss_peer) {
  5350. peer->wds_ecm.wds_rx_filter = 1;
  5351. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  5352. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  5353. break;
  5354. }
  5355. }
  5356. } else if (vdev->opmode == wlan_op_mode_sta) {
  5357. peer = TAILQ_FIRST(&vdev->peer_list);
  5358. peer->wds_ecm.wds_rx_filter = 1;
  5359. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  5360. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  5361. }
  5362. }
  5363. /**
  5364. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  5365. *
  5366. * @peer_handle - datapath peer handle
  5367. * @wds_tx_ucast: policy for unicast transmission
  5368. * @wds_tx_mcast: policy for multicast transmission
  5369. *
  5370. * Return: void
  5371. */
  5372. void
  5373. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  5374. int wds_tx_ucast, int wds_tx_mcast)
  5375. {
  5376. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5377. if (wds_tx_ucast || wds_tx_mcast) {
  5378. peer->wds_enabled = 1;
  5379. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  5380. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  5381. } else {
  5382. peer->wds_enabled = 0;
  5383. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  5384. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  5385. }
  5386. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5387. FL("Policy Update set to :\
  5388. peer->wds_enabled %d\
  5389. peer->wds_ecm.wds_tx_ucast_4addr %d\
  5390. peer->wds_ecm.wds_tx_mcast_4addr %d\n"),
  5391. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  5392. peer->wds_ecm.wds_tx_mcast_4addr);
  5393. return;
  5394. }
  5395. #endif
  5396. static struct cdp_wds_ops dp_ops_wds = {
  5397. .vdev_set_wds = dp_vdev_set_wds,
  5398. #ifdef WDS_VENDOR_EXTENSION
  5399. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  5400. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  5401. #endif
  5402. };
  5403. /*
  5404. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  5405. * @soc - datapath soc handle
  5406. * @peer - datapath peer handle
  5407. *
  5408. * Delete the AST entries belonging to a peer
  5409. */
  5410. #ifdef FEATURE_WDS
  5411. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  5412. struct dp_peer *peer)
  5413. {
  5414. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  5415. qdf_spin_lock_bh(&soc->ast_lock);
  5416. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  5417. dp_peer_del_ast(soc, ast_entry);
  5418. qdf_spin_unlock_bh(&soc->ast_lock);
  5419. }
  5420. #else
  5421. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  5422. struct dp_peer *peer)
  5423. {
  5424. }
  5425. #endif
  5426. /*
  5427. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  5428. * @vdev_handle - datapath vdev handle
  5429. * @callback - callback function
  5430. * @ctxt: callback context
  5431. *
  5432. */
  5433. static void
  5434. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  5435. ol_txrx_data_tx_cb callback, void *ctxt)
  5436. {
  5437. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5438. vdev->tx_non_std_data_callback.func = callback;
  5439. vdev->tx_non_std_data_callback.ctxt = ctxt;
  5440. }
  5441. /**
  5442. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  5443. * @pdev_hdl: datapath pdev handle
  5444. *
  5445. * Return: opaque pointer to dp txrx handle
  5446. */
  5447. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  5448. {
  5449. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  5450. return pdev->dp_txrx_handle;
  5451. }
  5452. /**
  5453. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  5454. * @pdev_hdl: datapath pdev handle
  5455. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  5456. *
  5457. * Return: void
  5458. */
  5459. static void
  5460. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  5461. {
  5462. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  5463. pdev->dp_txrx_handle = dp_txrx_hdl;
  5464. }
  5465. /**
  5466. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  5467. * @soc_handle: datapath soc handle
  5468. *
  5469. * Return: opaque pointer to external dp (non-core DP)
  5470. */
  5471. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  5472. {
  5473. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  5474. return soc->external_txrx_handle;
  5475. }
  5476. /**
  5477. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  5478. * @soc_handle: datapath soc handle
  5479. * @txrx_handle: opaque pointer to external dp (non-core DP)
  5480. *
  5481. * Return: void
  5482. */
  5483. static void
  5484. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  5485. {
  5486. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  5487. soc->external_txrx_handle = txrx_handle;
  5488. }
  5489. #ifdef CONFIG_WIN
  5490. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  5491. {
  5492. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  5493. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  5494. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  5495. peer->delete_in_progress = true;
  5496. dp_peer_delete_ast_entries(soc, peer);
  5497. }
  5498. #endif
  5499. #ifdef ATH_SUPPORT_NAC_RSSI
  5500. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  5501. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  5502. uint8_t chan_num)
  5503. {
  5504. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5505. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5506. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  5507. pdev->nac_rssi_filtering = 1;
  5508. /* Store address of NAC (neighbour peer) which will be checked
  5509. * against TA of received packets.
  5510. */
  5511. if (cmd == CDP_NAC_PARAM_ADD) {
  5512. qdf_mem_copy(vdev->cdp_nac_rssi.client_mac,
  5513. client_macaddr, DP_MAC_ADDR_LEN);
  5514. vdev->cdp_nac_rssi_enabled = 1;
  5515. } else if (cmd == CDP_NAC_PARAM_DEL) {
  5516. if (!qdf_mem_cmp(vdev->cdp_nac_rssi.client_mac,
  5517. client_macaddr, DP_MAC_ADDR_LEN)) {
  5518. /* delete this peer from the list */
  5519. qdf_mem_zero(vdev->cdp_nac_rssi.client_mac,
  5520. DP_MAC_ADDR_LEN);
  5521. }
  5522. vdev->cdp_nac_rssi_enabled = 0;
  5523. }
  5524. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  5525. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  5526. (vdev->pdev->osif_pdev, vdev->vdev_id, cmd, bssid);
  5527. return QDF_STATUS_SUCCESS;
  5528. }
  5529. #endif
  5530. static struct cdp_cmn_ops dp_ops_cmn = {
  5531. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  5532. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  5533. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  5534. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  5535. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  5536. .txrx_peer_create = dp_peer_create_wifi3,
  5537. .txrx_peer_setup = dp_peer_setup_wifi3,
  5538. #ifdef CONFIG_WIN
  5539. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  5540. #else
  5541. .txrx_peer_teardown = NULL,
  5542. #endif
  5543. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  5544. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  5545. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  5546. .txrx_peer_ast_hash_find = dp_peer_ast_hash_find_wifi3,
  5547. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  5548. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  5549. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  5550. .txrx_peer_delete = dp_peer_delete_wifi3,
  5551. .txrx_vdev_register = dp_vdev_register_wifi3,
  5552. .txrx_soc_detach = dp_soc_detach_wifi3,
  5553. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  5554. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  5555. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  5556. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  5557. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  5558. .delba_process = dp_delba_process_wifi3,
  5559. .set_addba_response = dp_set_addba_response,
  5560. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  5561. .flush_cache_rx_queue = NULL,
  5562. /* TODO: get API's for dscp-tid need to be added*/
  5563. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  5564. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  5565. .txrx_stats = dp_txrx_stats,
  5566. .txrx_stats_request = dp_txrx_stats_request,
  5567. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  5568. .display_stats = dp_txrx_dump_stats,
  5569. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  5570. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  5571. #ifdef DP_INTR_POLL_BASED
  5572. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  5573. #else
  5574. .txrx_intr_attach = dp_soc_interrupt_attach,
  5575. #endif
  5576. .txrx_intr_detach = dp_soc_interrupt_detach,
  5577. .set_pn_check = dp_set_pn_check_wifi3,
  5578. .update_config_parameters = dp_update_config_parameters,
  5579. /* TODO: Add other functions */
  5580. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  5581. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  5582. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  5583. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  5584. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  5585. .tx_send = dp_tx_send,
  5586. };
  5587. static struct cdp_ctrl_ops dp_ops_ctrl = {
  5588. .txrx_peer_authorize = dp_peer_authorize,
  5589. #ifdef QCA_SUPPORT_SON
  5590. .txrx_set_inact_params = dp_set_inact_params,
  5591. .txrx_start_inact_timer = dp_start_inact_timer,
  5592. .txrx_set_overload = dp_set_overload,
  5593. .txrx_peer_is_inact = dp_peer_is_inact,
  5594. .txrx_mark_peer_inact = dp_mark_peer_inact,
  5595. #endif
  5596. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  5597. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  5598. #ifdef MESH_MODE_SUPPORT
  5599. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  5600. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  5601. #endif
  5602. .txrx_set_vdev_param = dp_set_vdev_param,
  5603. .txrx_peer_set_nawds = dp_peer_set_nawds,
  5604. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  5605. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  5606. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  5607. .txrx_update_filter_neighbour_peers =
  5608. dp_update_filter_neighbour_peers,
  5609. .txrx_get_sec_type = dp_get_sec_type,
  5610. /* TODO: Add other functions */
  5611. .txrx_wdi_event_sub = dp_wdi_event_sub,
  5612. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  5613. #ifdef WDI_EVENT_ENABLE
  5614. .txrx_get_pldev = dp_get_pldev,
  5615. #endif
  5616. .txrx_set_pdev_param = dp_set_pdev_param,
  5617. #ifdef ATH_SUPPORT_NAC_RSSI
  5618. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  5619. #endif
  5620. };
  5621. static struct cdp_me_ops dp_ops_me = {
  5622. #ifdef ATH_SUPPORT_IQUE
  5623. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  5624. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  5625. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  5626. #endif
  5627. };
  5628. static struct cdp_mon_ops dp_ops_mon = {
  5629. .txrx_monitor_set_filter_ucast_data = NULL,
  5630. .txrx_monitor_set_filter_mcast_data = NULL,
  5631. .txrx_monitor_set_filter_non_data = NULL,
  5632. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  5633. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  5634. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  5635. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  5636. /* Added support for HK advance filter */
  5637. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  5638. };
  5639. static struct cdp_host_stats_ops dp_ops_host_stats = {
  5640. .txrx_per_peer_stats = dp_get_host_peer_stats,
  5641. .get_fw_peer_stats = dp_get_fw_peer_stats,
  5642. .get_htt_stats = dp_get_htt_stats,
  5643. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  5644. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  5645. .txrx_stats_publish = dp_txrx_stats_publish,
  5646. /* TODO */
  5647. };
  5648. static struct cdp_raw_ops dp_ops_raw = {
  5649. /* TODO */
  5650. };
  5651. #ifdef CONFIG_WIN
  5652. static struct cdp_pflow_ops dp_ops_pflow = {
  5653. /* TODO */
  5654. };
  5655. #endif /* CONFIG_WIN */
  5656. #ifdef FEATURE_RUNTIME_PM
  5657. /**
  5658. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  5659. * @opaque_pdev: DP pdev context
  5660. *
  5661. * DP is ready to runtime suspend if there are no pending TX packets.
  5662. *
  5663. * Return: QDF_STATUS
  5664. */
  5665. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  5666. {
  5667. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  5668. struct dp_soc *soc = pdev->soc;
  5669. /* Call DP TX flow control API to check if there is any
  5670. pending packets */
  5671. if (soc->intr_mode == DP_INTR_POLL)
  5672. qdf_timer_stop(&soc->int_timer);
  5673. return QDF_STATUS_SUCCESS;
  5674. }
  5675. /**
  5676. * dp_runtime_resume() - ensure DP is ready to runtime resume
  5677. * @opaque_pdev: DP pdev context
  5678. *
  5679. * Resume DP for runtime PM.
  5680. *
  5681. * Return: QDF_STATUS
  5682. */
  5683. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  5684. {
  5685. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  5686. struct dp_soc *soc = pdev->soc;
  5687. void *hal_srng;
  5688. int i;
  5689. if (soc->intr_mode == DP_INTR_POLL)
  5690. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  5691. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  5692. hal_srng = soc->tcl_data_ring[i].hal_srng;
  5693. if (hal_srng) {
  5694. /* We actually only need to acquire the lock */
  5695. hal_srng_access_start(soc->hal_soc, hal_srng);
  5696. /* Update SRC ring head pointer for HW to send
  5697. all pending packets */
  5698. hal_srng_access_end(soc->hal_soc, hal_srng);
  5699. }
  5700. }
  5701. return QDF_STATUS_SUCCESS;
  5702. }
  5703. #endif /* FEATURE_RUNTIME_PM */
  5704. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  5705. {
  5706. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  5707. struct dp_soc *soc = pdev->soc;
  5708. if (soc->intr_mode == DP_INTR_POLL)
  5709. qdf_timer_stop(&soc->int_timer);
  5710. return QDF_STATUS_SUCCESS;
  5711. }
  5712. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  5713. {
  5714. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  5715. struct dp_soc *soc = pdev->soc;
  5716. if (soc->intr_mode == DP_INTR_POLL)
  5717. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  5718. return QDF_STATUS_SUCCESS;
  5719. }
  5720. #ifndef CONFIG_WIN
  5721. static struct cdp_misc_ops dp_ops_misc = {
  5722. .tx_non_std = dp_tx_non_std,
  5723. .get_opmode = dp_get_opmode,
  5724. #ifdef FEATURE_RUNTIME_PM
  5725. .runtime_suspend = dp_runtime_suspend,
  5726. .runtime_resume = dp_runtime_resume,
  5727. #endif /* FEATURE_RUNTIME_PM */
  5728. .pkt_log_init = dp_pkt_log_init,
  5729. .pkt_log_con_service = dp_pkt_log_con_service,
  5730. };
  5731. static struct cdp_flowctl_ops dp_ops_flowctl = {
  5732. /* WIFI 3.0 DP implement as required. */
  5733. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5734. .register_pause_cb = dp_txrx_register_pause_cb,
  5735. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  5736. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  5737. };
  5738. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  5739. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5740. };
  5741. #ifdef IPA_OFFLOAD
  5742. static struct cdp_ipa_ops dp_ops_ipa = {
  5743. .ipa_get_resource = dp_ipa_get_resource,
  5744. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  5745. .ipa_op_response = dp_ipa_op_response,
  5746. .ipa_register_op_cb = dp_ipa_register_op_cb,
  5747. .ipa_get_stat = dp_ipa_get_stat,
  5748. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  5749. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  5750. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  5751. .ipa_setup = dp_ipa_setup,
  5752. .ipa_cleanup = dp_ipa_cleanup,
  5753. .ipa_setup_iface = dp_ipa_setup_iface,
  5754. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  5755. .ipa_enable_pipes = dp_ipa_enable_pipes,
  5756. .ipa_disable_pipes = dp_ipa_disable_pipes,
  5757. .ipa_set_perf_level = dp_ipa_set_perf_level
  5758. };
  5759. #endif
  5760. static struct cdp_bus_ops dp_ops_bus = {
  5761. .bus_suspend = dp_bus_suspend,
  5762. .bus_resume = dp_bus_resume
  5763. };
  5764. static struct cdp_ocb_ops dp_ops_ocb = {
  5765. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5766. };
  5767. static struct cdp_throttle_ops dp_ops_throttle = {
  5768. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5769. };
  5770. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  5771. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5772. };
  5773. static struct cdp_cfg_ops dp_ops_cfg = {
  5774. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5775. };
  5776. /*
  5777. * dp_wrapper_peer_get_ref_by_addr - wrapper function to get to peer
  5778. * @dev: physical device instance
  5779. * @peer_mac_addr: peer mac address
  5780. * @local_id: local id for the peer
  5781. * @debug_id: to track enum peer access
  5782. * Return: peer instance pointer
  5783. */
  5784. static inline void *
  5785. dp_wrapper_peer_get_ref_by_addr(struct cdp_pdev *dev, u8 *peer_mac_addr,
  5786. u8 *local_id,
  5787. enum peer_debug_id_type debug_id)
  5788. {
  5789. /*
  5790. * Currently this function does not implement the "get ref"
  5791. * functionality and is mapped to dp_find_peer_by_addr which does not
  5792. * increment the peer ref count. So the peer state is uncertain after
  5793. * calling this API. The functionality needs to be implemented.
  5794. * Accordingly the corresponding release_ref function is NULL.
  5795. */
  5796. return dp_find_peer_by_addr(dev, peer_mac_addr, local_id);
  5797. }
  5798. static struct cdp_peer_ops dp_ops_peer = {
  5799. .register_peer = dp_register_peer,
  5800. .clear_peer = dp_clear_peer,
  5801. .find_peer_by_addr = dp_find_peer_by_addr,
  5802. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  5803. .peer_get_ref_by_addr = dp_wrapper_peer_get_ref_by_addr,
  5804. .peer_release_ref = NULL,
  5805. .local_peer_id = dp_local_peer_id,
  5806. .peer_find_by_local_id = dp_peer_find_by_local_id,
  5807. .peer_state_update = dp_peer_state_update,
  5808. .get_vdevid = dp_get_vdevid,
  5809. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  5810. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  5811. .get_vdev_for_peer = dp_get_vdev_for_peer,
  5812. .get_peer_state = dp_get_peer_state,
  5813. .last_assoc_received = dp_get_last_assoc_received,
  5814. .last_disassoc_received = dp_get_last_disassoc_received,
  5815. .last_deauth_received = dp_get_last_deauth_received,
  5816. };
  5817. #endif
  5818. static struct cdp_ops dp_txrx_ops = {
  5819. .cmn_drv_ops = &dp_ops_cmn,
  5820. .ctrl_ops = &dp_ops_ctrl,
  5821. .me_ops = &dp_ops_me,
  5822. .mon_ops = &dp_ops_mon,
  5823. .host_stats_ops = &dp_ops_host_stats,
  5824. .wds_ops = &dp_ops_wds,
  5825. .raw_ops = &dp_ops_raw,
  5826. #ifdef CONFIG_WIN
  5827. .pflow_ops = &dp_ops_pflow,
  5828. #endif /* CONFIG_WIN */
  5829. #ifndef CONFIG_WIN
  5830. .misc_ops = &dp_ops_misc,
  5831. .cfg_ops = &dp_ops_cfg,
  5832. .flowctl_ops = &dp_ops_flowctl,
  5833. .l_flowctl_ops = &dp_ops_l_flowctl,
  5834. #ifdef IPA_OFFLOAD
  5835. .ipa_ops = &dp_ops_ipa,
  5836. #endif
  5837. .bus_ops = &dp_ops_bus,
  5838. .ocb_ops = &dp_ops_ocb,
  5839. .peer_ops = &dp_ops_peer,
  5840. .throttle_ops = &dp_ops_throttle,
  5841. .mob_stats_ops = &dp_ops_mob_stats,
  5842. #endif
  5843. };
  5844. /*
  5845. * dp_soc_set_txrx_ring_map()
  5846. * @dp_soc: DP handler for soc
  5847. *
  5848. * Return: Void
  5849. */
  5850. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  5851. {
  5852. uint32_t i;
  5853. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  5854. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  5855. }
  5856. }
  5857. /*
  5858. * dp_soc_attach_wifi3() - Attach txrx SOC
  5859. * @ctrl_psoc: Opaque SOC handle from control plane
  5860. * @htc_handle: Opaque HTC handle
  5861. * @hif_handle: Opaque HIF handle
  5862. * @qdf_osdev: QDF device
  5863. *
  5864. * Return: DP SOC handle on success, NULL on failure
  5865. */
  5866. /*
  5867. * Local prototype added to temporarily address warning caused by
  5868. * -Wmissing-prototypes. A more correct solution, namely to expose
  5869. * a prototype in an appropriate header file, will come later.
  5870. */
  5871. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  5872. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  5873. struct ol_if_ops *ol_ops);
  5874. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  5875. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  5876. struct ol_if_ops *ol_ops)
  5877. {
  5878. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  5879. if (!soc) {
  5880. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5881. FL("DP SOC memory allocation failed"));
  5882. goto fail0;
  5883. }
  5884. soc->cdp_soc.ops = &dp_txrx_ops;
  5885. soc->cdp_soc.ol_ops = ol_ops;
  5886. soc->ctrl_psoc = ctrl_psoc;
  5887. soc->osdev = qdf_osdev;
  5888. soc->hif_handle = hif_handle;
  5889. soc->hal_soc = hif_get_hal_handle(hif_handle);
  5890. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  5891. soc->hal_soc, qdf_osdev);
  5892. if (!soc->htt_handle) {
  5893. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5894. FL("HTT attach failed"));
  5895. goto fail1;
  5896. }
  5897. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  5898. if (!soc->wlan_cfg_ctx) {
  5899. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5900. FL("wlan_cfg_soc_attach failed"));
  5901. goto fail2;
  5902. }
  5903. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx, rx_hash);
  5904. soc->cce_disable = false;
  5905. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  5906. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  5907. CDP_CFG_MAX_PEER_ID);
  5908. if (ret != -EINVAL) {
  5909. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  5910. }
  5911. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  5912. CDP_CFG_CCE_DISABLE);
  5913. if (ret)
  5914. soc->cce_disable = true;
  5915. }
  5916. qdf_spinlock_create(&soc->peer_ref_mutex);
  5917. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  5918. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  5919. /* fill the tx/rx cpu ring map*/
  5920. dp_soc_set_txrx_ring_map(soc);
  5921. qdf_spinlock_create(&soc->htt_stats.lock);
  5922. /* initialize work queue for stats processing */
  5923. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  5924. /*Initialize inactivity timer for wifison */
  5925. dp_init_inact_timer(soc);
  5926. return (void *)soc;
  5927. fail2:
  5928. htt_soc_detach(soc->htt_handle);
  5929. fail1:
  5930. qdf_mem_free(soc);
  5931. fail0:
  5932. return NULL;
  5933. }
  5934. /*
  5935. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  5936. *
  5937. * @soc: handle to DP soc
  5938. * @mac_id: MAC id
  5939. *
  5940. * Return: Return pdev corresponding to MAC
  5941. */
  5942. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  5943. {
  5944. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  5945. return soc->pdev_list[mac_id];
  5946. /* Typically for MCL as there only 1 PDEV*/
  5947. return soc->pdev_list[0];
  5948. }
  5949. /*
  5950. * dp_get_ring_id_for_mac_id() - Return pdev for mac_id
  5951. *
  5952. * @soc: handle to DP soc
  5953. * @mac_id: MAC id
  5954. *
  5955. * Return: ring id
  5956. */
  5957. int dp_get_ring_id_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  5958. {
  5959. /*
  5960. * Single pdev using both MACs will operate on both MAC rings,
  5961. * which is the case for MCL.
  5962. */
  5963. if (!wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  5964. return mac_id;
  5965. /* For WIN each PDEV will operate one ring, so index is zero. */
  5966. return 0;
  5967. }
  5968. /*
  5969. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  5970. * @soc: DP SoC context
  5971. * @max_mac_rings: No of MAC rings
  5972. *
  5973. * Return: None
  5974. */
  5975. static
  5976. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  5977. int *max_mac_rings)
  5978. {
  5979. bool dbs_enable = false;
  5980. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  5981. dbs_enable = soc->cdp_soc.ol_ops->
  5982. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  5983. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  5984. }
  5985. /*
  5986. * dp_set_pktlog_wifi3() - attach txrx vdev
  5987. * @pdev: Datapath PDEV handle
  5988. * @event: which event's notifications are being subscribed to
  5989. * @enable: WDI event subscribe or not. (True or False)
  5990. *
  5991. * Return: Success, NULL on failure
  5992. */
  5993. #ifdef WDI_EVENT_ENABLE
  5994. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  5995. bool enable)
  5996. {
  5997. struct dp_soc *soc = pdev->soc;
  5998. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  5999. int max_mac_rings = wlan_cfg_get_num_mac_rings
  6000. (pdev->wlan_cfg_ctx);
  6001. uint8_t mac_id = 0;
  6002. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  6003. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  6004. FL("Max_mac_rings %d \n"),
  6005. max_mac_rings);
  6006. if (enable) {
  6007. switch (event) {
  6008. case WDI_EVENT_RX_DESC:
  6009. if (pdev->monitor_vdev) {
  6010. /* Nothing needs to be done if monitor mode is
  6011. * enabled
  6012. */
  6013. return 0;
  6014. }
  6015. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  6016. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  6017. htt_tlv_filter.mpdu_start = 1;
  6018. htt_tlv_filter.msdu_start = 1;
  6019. htt_tlv_filter.msdu_end = 1;
  6020. htt_tlv_filter.mpdu_end = 1;
  6021. htt_tlv_filter.packet_header = 1;
  6022. htt_tlv_filter.attention = 1;
  6023. htt_tlv_filter.ppdu_start = 1;
  6024. htt_tlv_filter.ppdu_end = 1;
  6025. htt_tlv_filter.ppdu_end_user_stats = 1;
  6026. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6027. htt_tlv_filter.ppdu_end_status_done = 1;
  6028. htt_tlv_filter.enable_fp = 1;
  6029. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6030. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6031. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6032. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6033. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6034. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6035. for (mac_id = 0; mac_id < max_mac_rings;
  6036. mac_id++) {
  6037. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6038. pdev->pdev_id + mac_id,
  6039. pdev->rxdma_mon_status_ring
  6040. .hal_srng,
  6041. RXDMA_MONITOR_STATUS,
  6042. RX_BUFFER_SIZE,
  6043. &htt_tlv_filter);
  6044. }
  6045. if (soc->reap_timer_init)
  6046. qdf_timer_mod(&soc->mon_reap_timer,
  6047. DP_INTR_POLL_TIMER_MS);
  6048. }
  6049. break;
  6050. case WDI_EVENT_LITE_RX:
  6051. if (pdev->monitor_vdev) {
  6052. /* Nothing needs to be done if monitor mode is
  6053. * enabled
  6054. */
  6055. return 0;
  6056. }
  6057. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  6058. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  6059. htt_tlv_filter.ppdu_start = 1;
  6060. htt_tlv_filter.ppdu_end = 1;
  6061. htt_tlv_filter.ppdu_end_user_stats = 1;
  6062. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6063. htt_tlv_filter.ppdu_end_status_done = 1;
  6064. htt_tlv_filter.mpdu_start = 1;
  6065. htt_tlv_filter.enable_fp = 1;
  6066. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6067. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6068. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6069. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6070. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6071. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6072. for (mac_id = 0; mac_id < max_mac_rings;
  6073. mac_id++) {
  6074. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6075. pdev->pdev_id + mac_id,
  6076. pdev->rxdma_mon_status_ring
  6077. .hal_srng,
  6078. RXDMA_MONITOR_STATUS,
  6079. RX_BUFFER_SIZE_PKTLOG_LITE,
  6080. &htt_tlv_filter);
  6081. }
  6082. if (soc->reap_timer_init)
  6083. qdf_timer_mod(&soc->mon_reap_timer,
  6084. DP_INTR_POLL_TIMER_MS);
  6085. }
  6086. break;
  6087. case WDI_EVENT_LITE_T2H:
  6088. if (pdev->monitor_vdev) {
  6089. /* Nothing needs to be done if monitor mode is
  6090. * enabled
  6091. */
  6092. return 0;
  6093. }
  6094. /* To enable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  6095. * passing value 0xffff. Once these macros will define
  6096. * in htt header file will use proper macros
  6097. */
  6098. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  6099. pdev->pktlog_ppdu_stats = true;
  6100. dp_h2t_cfg_stats_msg_send(pdev, 0xffff,
  6101. pdev->pdev_id + mac_id);
  6102. }
  6103. break;
  6104. default:
  6105. /* Nothing needs to be done for other pktlog types */
  6106. break;
  6107. }
  6108. } else {
  6109. switch (event) {
  6110. case WDI_EVENT_RX_DESC:
  6111. case WDI_EVENT_LITE_RX:
  6112. if (pdev->monitor_vdev) {
  6113. /* Nothing needs to be done if monitor mode is
  6114. * enabled
  6115. */
  6116. return 0;
  6117. }
  6118. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  6119. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  6120. for (mac_id = 0; mac_id < max_mac_rings;
  6121. mac_id++) {
  6122. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6123. pdev->pdev_id + mac_id,
  6124. pdev->rxdma_mon_status_ring
  6125. .hal_srng,
  6126. RXDMA_MONITOR_STATUS,
  6127. RX_BUFFER_SIZE,
  6128. &htt_tlv_filter);
  6129. }
  6130. if (soc->reap_timer_init)
  6131. qdf_timer_stop(&soc->mon_reap_timer);
  6132. }
  6133. break;
  6134. case WDI_EVENT_LITE_T2H:
  6135. if (pdev->monitor_vdev) {
  6136. /* Nothing needs to be done if monitor mode is
  6137. * enabled
  6138. */
  6139. return 0;
  6140. }
  6141. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  6142. * passing value 0. Once these macros will define in htt
  6143. * header file will use proper macros
  6144. */
  6145. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  6146. pdev->pktlog_ppdu_stats = false;
  6147. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6148. dp_h2t_cfg_stats_msg_send(pdev, 0,
  6149. pdev->pdev_id + mac_id);
  6150. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  6151. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  6152. pdev->pdev_id + mac_id);
  6153. } else if (pdev->enhanced_stats_en) {
  6154. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  6155. pdev->pdev_id + mac_id);
  6156. }
  6157. }
  6158. break;
  6159. default:
  6160. /* Nothing needs to be done for other pktlog types */
  6161. break;
  6162. }
  6163. }
  6164. return 0;
  6165. }
  6166. #endif
  6167. #ifdef CONFIG_MCL
  6168. /*
  6169. * dp_service_mon_rings()- timer to reap monitor rings
  6170. * reqd as we are not getting ppdu end interrupts
  6171. * @arg: SoC Handle
  6172. *
  6173. * Return:
  6174. *
  6175. */
  6176. static void dp_service_mon_rings(void *arg)
  6177. {
  6178. struct dp_soc *soc = (struct dp_soc *) arg;
  6179. int ring = 0, work_done;
  6180. work_done = dp_mon_process(soc, ring, QCA_NAPI_BUDGET);
  6181. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  6182. FL("Reaped %d descs from Monitor rings"), work_done);
  6183. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  6184. }
  6185. #ifndef REMOVE_PKT_LOG
  6186. /**
  6187. * dp_pkt_log_init() - API to initialize packet log
  6188. * @ppdev: physical device handle
  6189. * @scn: HIF context
  6190. *
  6191. * Return: none
  6192. */
  6193. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  6194. {
  6195. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  6196. if (handle->pkt_log_init) {
  6197. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6198. "%s: Packet log not initialized", __func__);
  6199. return;
  6200. }
  6201. pktlog_sethandle(&handle->pl_dev, scn);
  6202. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  6203. if (pktlogmod_init(scn)) {
  6204. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6205. "%s: pktlogmod_init failed", __func__);
  6206. handle->pkt_log_init = false;
  6207. } else {
  6208. handle->pkt_log_init = true;
  6209. }
  6210. }
  6211. /**
  6212. * dp_pkt_log_con_service() - connect packet log service
  6213. * @ppdev: physical device handle
  6214. * @scn: device context
  6215. *
  6216. * Return: none
  6217. */
  6218. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  6219. {
  6220. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  6221. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  6222. pktlog_htc_attach();
  6223. }
  6224. /**
  6225. * dp_pktlogmod_exit() - API to cleanup pktlog info
  6226. * @handle: Pdev handle
  6227. *
  6228. * Return: none
  6229. */
  6230. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  6231. {
  6232. void *scn = (void *)handle->soc->hif_handle;
  6233. if (!scn) {
  6234. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6235. "%s: Invalid hif(scn) handle", __func__);
  6236. return;
  6237. }
  6238. pktlogmod_exit(scn);
  6239. handle->pkt_log_init = false;
  6240. }
  6241. #endif
  6242. #else
  6243. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  6244. #endif