cam_mem_mgr.c 41 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2016-2021, The Linux Foundation. All rights reserved.
  4. */
  5. #include <linux/module.h>
  6. #include <linux/types.h>
  7. #include <linux/mutex.h>
  8. #include <linux/slab.h>
  9. #include <linux/dma-buf.h>
  10. #include <linux/version.h>
  11. #include <linux/debugfs.h>
  12. #if IS_REACHABLE(CONFIG_DMABUF_HEAPS)
  13. #include <linux/mem-buf.h>
  14. #include <soc/qcom/secure_buffer.h>
  15. #endif
  16. #include "cam_compat.h"
  17. #include "cam_req_mgr_util.h"
  18. #include "cam_mem_mgr.h"
  19. #include "cam_smmu_api.h"
  20. #include "cam_debug_util.h"
  21. #include "cam_trace.h"
  22. #include "cam_common_util.h"
  23. #define CAM_MEM_SHARED_BUFFER_PAD_4K (4 * 1024)
  24. static struct cam_mem_table tbl;
  25. static atomic_t cam_mem_mgr_state = ATOMIC_INIT(CAM_MEM_MGR_UNINITIALIZED);
  26. #if IS_REACHABLE(CONFIG_DMABUF_HEAPS)
  27. static void cam_mem_mgr_put_dma_heaps(void);
  28. static int cam_mem_mgr_get_dma_heaps(void);
  29. #endif
  30. static void cam_mem_mgr_print_tbl(void)
  31. {
  32. int i;
  33. uint64_t ms, tmp, hrs, min, sec;
  34. struct timespec64 *ts = NULL;
  35. struct timespec64 current_ts;
  36. ktime_get_real_ts64(&(current_ts));
  37. tmp = current_ts.tv_sec;
  38. ms = (current_ts.tv_nsec) / 1000000;
  39. sec = do_div(tmp, 60);
  40. min = do_div(tmp, 60);
  41. hrs = do_div(tmp, 24);
  42. CAM_INFO(CAM_MEM, "***%llu:%llu:%llu:%llu Mem mgr table dump***",
  43. hrs, min, sec, ms);
  44. for (i = 1; i < CAM_MEM_BUFQ_MAX; i++) {
  45. if (tbl.bufq[i].active) {
  46. ts = &tbl.bufq[i].timestamp;
  47. tmp = ts->tv_sec;
  48. ms = (ts->tv_nsec) / 1000000;
  49. sec = do_div(tmp, 60);
  50. min = do_div(tmp, 60);
  51. hrs = do_div(tmp, 24);
  52. CAM_INFO(CAM_MEM,
  53. "%llu:%llu:%llu:%llu idx %d fd %d size %llu",
  54. hrs, min, sec, ms, i, tbl.bufq[i].fd,
  55. tbl.bufq[i].len);
  56. }
  57. }
  58. }
  59. static int cam_mem_util_get_dma_dir(uint32_t flags)
  60. {
  61. int rc = -EINVAL;
  62. if (flags & CAM_MEM_FLAG_HW_READ_ONLY)
  63. rc = DMA_TO_DEVICE;
  64. else if (flags & CAM_MEM_FLAG_HW_WRITE_ONLY)
  65. rc = DMA_FROM_DEVICE;
  66. else if (flags & CAM_MEM_FLAG_HW_READ_WRITE)
  67. rc = DMA_BIDIRECTIONAL;
  68. else if (flags & CAM_MEM_FLAG_PROTECTED_MODE)
  69. rc = DMA_BIDIRECTIONAL;
  70. return rc;
  71. }
  72. static int cam_mem_util_map_cpu_va(struct dma_buf *dmabuf,
  73. uintptr_t *vaddr,
  74. size_t *len)
  75. {
  76. int rc = 0;
  77. void *addr;
  78. /*
  79. * dma_buf_begin_cpu_access() and dma_buf_end_cpu_access()
  80. * need to be called in pair to avoid stability issue.
  81. */
  82. rc = dma_buf_begin_cpu_access(dmabuf, DMA_BIDIRECTIONAL);
  83. if (rc) {
  84. CAM_ERR(CAM_MEM, "dma begin access failed rc=%d", rc);
  85. return rc;
  86. }
  87. addr = dma_buf_vmap(dmabuf);
  88. if (!addr) {
  89. CAM_ERR(CAM_MEM, "kernel map fail");
  90. *vaddr = 0;
  91. *len = 0;
  92. rc = -ENOSPC;
  93. goto fail;
  94. }
  95. *vaddr = (uint64_t)addr;
  96. *len = dmabuf->size;
  97. return 0;
  98. fail:
  99. dma_buf_end_cpu_access(dmabuf, DMA_BIDIRECTIONAL);
  100. return rc;
  101. }
  102. static int cam_mem_util_unmap_cpu_va(struct dma_buf *dmabuf,
  103. uint64_t vaddr)
  104. {
  105. int rc = 0;
  106. if (!dmabuf || !vaddr) {
  107. CAM_ERR(CAM_MEM, "Invalid input args %pK %llX", dmabuf, vaddr);
  108. return -EINVAL;
  109. }
  110. dma_buf_vunmap(dmabuf, (void *)vaddr);
  111. /*
  112. * dma_buf_begin_cpu_access() and
  113. * dma_buf_end_cpu_access() need to be called in pair
  114. * to avoid stability issue.
  115. */
  116. rc = dma_buf_end_cpu_access(dmabuf, DMA_BIDIRECTIONAL);
  117. if (rc) {
  118. CAM_ERR(CAM_MEM, "Failed in end cpu access, dmabuf=%pK",
  119. dmabuf);
  120. return rc;
  121. }
  122. return rc;
  123. }
  124. static int cam_mem_mgr_create_debug_fs(void)
  125. {
  126. int rc = 0;
  127. struct dentry *dbgfileptr = NULL;
  128. dbgfileptr = debugfs_create_dir("camera_memmgr", NULL);
  129. if (!dbgfileptr) {
  130. CAM_ERR(CAM_MEM,"DebugFS could not create directory!");
  131. rc = -ENOENT;
  132. goto end;
  133. }
  134. /* Store parent inode for cleanup in caller */
  135. tbl.dentry = dbgfileptr;
  136. dbgfileptr = debugfs_create_bool("alloc_profile_enable", 0644,
  137. tbl.dentry, &tbl.alloc_profile_enable);
  138. if (IS_ERR(dbgfileptr)) {
  139. if (PTR_ERR(dbgfileptr) == -ENODEV)
  140. CAM_WARN(CAM_MEM, "DebugFS not enabled in kernel!");
  141. else
  142. rc = PTR_ERR(dbgfileptr);
  143. }
  144. end:
  145. return rc;
  146. }
  147. int cam_mem_mgr_init(void)
  148. {
  149. int i;
  150. int bitmap_size;
  151. int rc = 0;
  152. memset(tbl.bufq, 0, sizeof(tbl.bufq));
  153. if (cam_smmu_need_force_alloc_cached(&tbl.force_cache_allocs)) {
  154. CAM_ERR(CAM_MEM, "Error in getting force cache alloc flag");
  155. return -EINVAL;
  156. }
  157. tbl.need_shared_buffer_padding = cam_smmu_need_shared_buffer_padding();
  158. #if IS_REACHABLE(CONFIG_DMABUF_HEAPS)
  159. rc = cam_mem_mgr_get_dma_heaps();
  160. if (rc) {
  161. CAM_ERR(CAM_MEM, "Failed in getting dma heaps rc=%d", rc);
  162. return rc;
  163. }
  164. #endif
  165. bitmap_size = BITS_TO_LONGS(CAM_MEM_BUFQ_MAX) * sizeof(long);
  166. tbl.bitmap = kzalloc(bitmap_size, GFP_KERNEL);
  167. if (!tbl.bitmap) {
  168. rc = -ENOMEM;
  169. goto put_heaps;
  170. }
  171. tbl.bits = bitmap_size * BITS_PER_BYTE;
  172. bitmap_zero(tbl.bitmap, tbl.bits);
  173. /* We need to reserve slot 0 because 0 is invalid */
  174. set_bit(0, tbl.bitmap);
  175. for (i = 1; i < CAM_MEM_BUFQ_MAX; i++) {
  176. tbl.bufq[i].fd = -1;
  177. tbl.bufq[i].buf_handle = -1;
  178. }
  179. mutex_init(&tbl.m_lock);
  180. atomic_set(&cam_mem_mgr_state, CAM_MEM_MGR_INITIALIZED);
  181. cam_mem_mgr_create_debug_fs();
  182. return 0;
  183. put_heaps:
  184. #if IS_REACHABLE(CONFIG_DMABUF_HEAPS)
  185. cam_mem_mgr_put_dma_heaps();
  186. #endif
  187. return rc;
  188. }
  189. static int32_t cam_mem_get_slot(void)
  190. {
  191. int32_t idx;
  192. mutex_lock(&tbl.m_lock);
  193. idx = find_first_zero_bit(tbl.bitmap, tbl.bits);
  194. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  195. mutex_unlock(&tbl.m_lock);
  196. return -ENOMEM;
  197. }
  198. set_bit(idx, tbl.bitmap);
  199. tbl.bufq[idx].active = true;
  200. ktime_get_real_ts64(&(tbl.bufq[idx].timestamp));
  201. mutex_init(&tbl.bufq[idx].q_lock);
  202. mutex_unlock(&tbl.m_lock);
  203. return idx;
  204. }
  205. static void cam_mem_put_slot(int32_t idx)
  206. {
  207. mutex_lock(&tbl.m_lock);
  208. mutex_lock(&tbl.bufq[idx].q_lock);
  209. tbl.bufq[idx].active = false;
  210. tbl.bufq[idx].is_internal = false;
  211. memset(&tbl.bufq[idx].timestamp, 0, sizeof(struct timespec64));
  212. mutex_unlock(&tbl.bufq[idx].q_lock);
  213. mutex_destroy(&tbl.bufq[idx].q_lock);
  214. clear_bit(idx, tbl.bitmap);
  215. mutex_unlock(&tbl.m_lock);
  216. }
  217. int cam_mem_get_io_buf(int32_t buf_handle, int32_t mmu_handle,
  218. dma_addr_t *iova_ptr, size_t *len_ptr)
  219. {
  220. int rc = 0, idx;
  221. *len_ptr = 0;
  222. if (!atomic_read(&cam_mem_mgr_state)) {
  223. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  224. return -EINVAL;
  225. }
  226. idx = CAM_MEM_MGR_GET_HDL_IDX(buf_handle);
  227. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0)
  228. return -ENOENT;
  229. if (!tbl.bufq[idx].active) {
  230. CAM_ERR(CAM_MEM, "Buffer at idx=%d is already unmapped,",
  231. idx);
  232. return -EAGAIN;
  233. }
  234. mutex_lock(&tbl.bufq[idx].q_lock);
  235. if (buf_handle != tbl.bufq[idx].buf_handle) {
  236. rc = -EINVAL;
  237. goto handle_mismatch;
  238. }
  239. if (CAM_MEM_MGR_IS_SECURE_HDL(buf_handle))
  240. rc = cam_smmu_get_stage2_iova(mmu_handle,
  241. tbl.bufq[idx].fd,
  242. iova_ptr,
  243. len_ptr);
  244. else
  245. rc = cam_smmu_get_iova(mmu_handle,
  246. tbl.bufq[idx].fd,
  247. iova_ptr,
  248. len_ptr);
  249. if (rc) {
  250. CAM_ERR(CAM_MEM,
  251. "fail to map buf_hdl:0x%x, mmu_hdl: 0x%x for fd:%d",
  252. buf_handle, mmu_handle, tbl.bufq[idx].fd);
  253. goto handle_mismatch;
  254. }
  255. CAM_DBG(CAM_MEM,
  256. "handle:0x%x fd:%d iova_ptr:%pK len_ptr:%llu",
  257. mmu_handle, tbl.bufq[idx].fd, iova_ptr, *len_ptr);
  258. handle_mismatch:
  259. mutex_unlock(&tbl.bufq[idx].q_lock);
  260. return rc;
  261. }
  262. EXPORT_SYMBOL(cam_mem_get_io_buf);
  263. int cam_mem_get_cpu_buf(int32_t buf_handle, uintptr_t *vaddr_ptr, size_t *len)
  264. {
  265. int idx;
  266. if (!atomic_read(&cam_mem_mgr_state)) {
  267. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  268. return -EINVAL;
  269. }
  270. if (!atomic_read(&cam_mem_mgr_state)) {
  271. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  272. return -EINVAL;
  273. }
  274. if (!buf_handle || !vaddr_ptr || !len)
  275. return -EINVAL;
  276. idx = CAM_MEM_MGR_GET_HDL_IDX(buf_handle);
  277. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0)
  278. return -EINVAL;
  279. if (!tbl.bufq[idx].active) {
  280. CAM_ERR(CAM_MEM, "Buffer at idx=%d is already unmapped,",
  281. idx);
  282. return -EPERM;
  283. }
  284. if (buf_handle != tbl.bufq[idx].buf_handle)
  285. return -EINVAL;
  286. if (!(tbl.bufq[idx].flags & CAM_MEM_FLAG_KMD_ACCESS))
  287. return -EINVAL;
  288. if (tbl.bufq[idx].kmdvaddr) {
  289. *vaddr_ptr = tbl.bufq[idx].kmdvaddr;
  290. *len = tbl.bufq[idx].len;
  291. } else {
  292. CAM_ERR(CAM_MEM, "No KMD access was requested for 0x%x handle",
  293. buf_handle);
  294. return -EINVAL;
  295. }
  296. return 0;
  297. }
  298. EXPORT_SYMBOL(cam_mem_get_cpu_buf);
  299. int cam_mem_mgr_cache_ops(struct cam_mem_cache_ops_cmd *cmd)
  300. {
  301. int rc = 0, idx;
  302. uint32_t cache_dir;
  303. unsigned long dmabuf_flag = 0;
  304. if (!atomic_read(&cam_mem_mgr_state)) {
  305. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  306. return -EINVAL;
  307. }
  308. if (!cmd)
  309. return -EINVAL;
  310. idx = CAM_MEM_MGR_GET_HDL_IDX(cmd->buf_handle);
  311. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0)
  312. return -EINVAL;
  313. mutex_lock(&tbl.bufq[idx].q_lock);
  314. if (!tbl.bufq[idx].active) {
  315. CAM_ERR(CAM_MEM, "Buffer at idx=%d is already unmapped,",
  316. idx);
  317. rc = -EINVAL;
  318. goto end;
  319. }
  320. if (cmd->buf_handle != tbl.bufq[idx].buf_handle) {
  321. rc = -EINVAL;
  322. goto end;
  323. }
  324. rc = dma_buf_get_flags(tbl.bufq[idx].dma_buf, &dmabuf_flag);
  325. if (rc) {
  326. CAM_ERR(CAM_MEM, "cache get flags failed %d", rc);
  327. goto end;
  328. }
  329. #if IS_REACHABLE(CONFIG_DMABUF_HEAPS)
  330. CAM_DBG(CAM_MEM, "Calling dmap buf APIs for cache operations");
  331. cache_dir = DMA_BIDIRECTIONAL;
  332. #else
  333. if (dmabuf_flag & ION_FLAG_CACHED) {
  334. switch (cmd->mem_cache_ops) {
  335. case CAM_MEM_CLEAN_CACHE:
  336. cache_dir = DMA_TO_DEVICE;
  337. break;
  338. case CAM_MEM_INV_CACHE:
  339. cache_dir = DMA_FROM_DEVICE;
  340. break;
  341. case CAM_MEM_CLEAN_INV_CACHE:
  342. cache_dir = DMA_BIDIRECTIONAL;
  343. break;
  344. default:
  345. CAM_ERR(CAM_MEM,
  346. "invalid cache ops :%d", cmd->mem_cache_ops);
  347. rc = -EINVAL;
  348. goto end;
  349. }
  350. } else {
  351. CAM_DBG(CAM_MEM, "BUF is not cached");
  352. goto end;
  353. }
  354. #endif
  355. rc = dma_buf_begin_cpu_access(tbl.bufq[idx].dma_buf,
  356. (cmd->mem_cache_ops == CAM_MEM_CLEAN_INV_CACHE) ?
  357. DMA_BIDIRECTIONAL : DMA_TO_DEVICE);
  358. if (rc) {
  359. CAM_ERR(CAM_MEM, "dma begin access failed rc=%d", rc);
  360. goto end;
  361. }
  362. rc = dma_buf_end_cpu_access(tbl.bufq[idx].dma_buf,
  363. cache_dir);
  364. if (rc) {
  365. CAM_ERR(CAM_MEM, "dma end access failed rc=%d", rc);
  366. goto end;
  367. }
  368. end:
  369. mutex_unlock(&tbl.bufq[idx].q_lock);
  370. return rc;
  371. }
  372. EXPORT_SYMBOL(cam_mem_mgr_cache_ops);
  373. #if IS_REACHABLE(CONFIG_DMABUF_HEAPS)
  374. #define CAM_MAX_VMIDS 4
  375. static void cam_mem_mgr_put_dma_heaps(void)
  376. {
  377. CAM_DBG(CAM_MEM, "Releasing DMA Buf heaps usage");
  378. }
  379. static int cam_mem_mgr_get_dma_heaps(void)
  380. {
  381. int rc = 0;
  382. tbl.system_heap = NULL;
  383. tbl.system_uncached_heap = NULL;
  384. tbl.camera_heap = NULL;
  385. tbl.camera_uncached_heap = NULL;
  386. tbl.secure_display_heap = NULL;
  387. tbl.system_heap = dma_heap_find("qcom,system");
  388. if (IS_ERR_OR_NULL(tbl.system_heap)) {
  389. rc = PTR_ERR(tbl.system_heap);
  390. CAM_ERR(CAM_MEM, "qcom system heap not found, rc=%d", rc);
  391. tbl.system_heap = NULL;
  392. goto put_heaps;
  393. }
  394. tbl.system_uncached_heap = dma_heap_find("qcom,system-uncached");
  395. if (IS_ERR_OR_NULL(tbl.system_uncached_heap)) {
  396. if (tbl.force_cache_allocs) {
  397. /* optional, we anyway do not use uncached */
  398. CAM_DBG(CAM_MEM,
  399. "qcom system-uncached heap not found, err=%d",
  400. PTR_ERR(tbl.system_uncached_heap));
  401. tbl.system_uncached_heap = NULL;
  402. } else {
  403. /* fatal, must need uncached heaps */
  404. rc = PTR_ERR(tbl.system_uncached_heap);
  405. CAM_ERR(CAM_MEM,
  406. "qcom system-uncached heap not found, rc=%d",
  407. rc);
  408. tbl.system_uncached_heap = NULL;
  409. goto put_heaps;
  410. }
  411. }
  412. tbl.secure_display_heap = dma_heap_find("qcom,display");
  413. if (IS_ERR_OR_NULL(tbl.secure_display_heap)) {
  414. rc = PTR_ERR(tbl.secure_display_heap);
  415. CAM_ERR(CAM_MEM, "qcom,display heap not found, rc=%d",
  416. rc);
  417. tbl.secure_display_heap = NULL;
  418. goto put_heaps;
  419. }
  420. tbl.camera_heap = dma_heap_find("qcom,camera");
  421. if (IS_ERR_OR_NULL(tbl.camera_heap)) {
  422. /* optional heap, not a fatal error */
  423. CAM_DBG(CAM_MEM, "qcom camera heap not found, err=%d",
  424. PTR_ERR(tbl.camera_heap));
  425. tbl.camera_heap = NULL;
  426. }
  427. tbl.camera_uncached_heap = dma_heap_find("qcom,camera-uncached");
  428. if (IS_ERR_OR_NULL(tbl.camera_uncached_heap)) {
  429. /* optional heap, not a fatal error */
  430. CAM_DBG(CAM_MEM, "qcom camera heap not found, err=%d",
  431. PTR_ERR(tbl.camera_uncached_heap));
  432. tbl.camera_uncached_heap = NULL;
  433. }
  434. CAM_INFO(CAM_MEM,
  435. "Heaps : system=%pK, system_uncached=%pK, camera=%pK, camera-uncached=%pK, secure_display=%pK",
  436. tbl.system_heap, tbl.system_uncached_heap,
  437. tbl.camera_heap, tbl.camera_uncached_heap,
  438. tbl.secure_display_heap);
  439. return 0;
  440. put_heaps:
  441. cam_mem_mgr_put_dma_heaps();
  442. return rc;
  443. }
  444. static int cam_mem_util_get_dma_buf(size_t len,
  445. unsigned int cam_flags,
  446. struct dma_buf **buf)
  447. {
  448. int rc = 0;
  449. struct dma_heap *heap;
  450. struct dma_heap *try_heap = NULL;
  451. struct timespec64 ts1, ts2;
  452. long microsec = 0;
  453. bool use_cached_heap = false;
  454. struct mem_buf_lend_kernel_arg arg;
  455. int vmids[CAM_MAX_VMIDS];
  456. int perms[CAM_MAX_VMIDS];
  457. int num_vmids = 0;
  458. if (!buf) {
  459. CAM_ERR(CAM_MEM, "Invalid params");
  460. return -EINVAL;
  461. }
  462. if (tbl.alloc_profile_enable)
  463. CAM_GET_TIMESTAMP(ts1);
  464. if ((cam_flags & CAM_MEM_FLAG_CACHE) ||
  465. (tbl.force_cache_allocs &&
  466. (!(cam_flags & CAM_MEM_FLAG_PROTECTED_MODE)))) {
  467. CAM_DBG(CAM_MEM,
  468. "Using CACHED heap, cam_flags=0x%x, force_cache_allocs=%d",
  469. cam_flags, tbl.force_cache_allocs);
  470. use_cached_heap = true;
  471. } else if (cam_flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  472. use_cached_heap = true;
  473. CAM_DBG(CAM_MEM,
  474. "Using CACHED heap for secure, cam_flags=0x%x, force_cache_allocs=%d",
  475. cam_flags, tbl.force_cache_allocs);
  476. } else {
  477. use_cached_heap = false;
  478. CAM_ERR(CAM_MEM,
  479. "Using UNCACHED heap not supported, cam_flags=0x%x, force_cache_allocs=%d",
  480. cam_flags, tbl.force_cache_allocs);
  481. /*
  482. * Need a better handling based on whether dma-buf-heaps support
  483. * uncached heaps or not. For now, assume not supported.
  484. */
  485. return -EINVAL;
  486. }
  487. if (cam_flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  488. heap = tbl.secure_display_heap;
  489. vmids[num_vmids] = VMID_CP_CAMERA;
  490. perms[num_vmids] = PERM_READ | PERM_WRITE;
  491. num_vmids++;
  492. if (cam_flags & CAM_MEM_FLAG_CDSP_OUTPUT) {
  493. CAM_DBG(CAM_MEM, "Secure mode CDSP flags");
  494. vmids[num_vmids] = VMID_CP_CDSP;
  495. perms[num_vmids] = PERM_READ | PERM_WRITE;
  496. num_vmids++;
  497. }
  498. } else if (use_cached_heap) {
  499. try_heap = tbl.camera_heap;
  500. heap = tbl.system_heap;
  501. } else {
  502. try_heap = tbl.camera_uncached_heap;
  503. heap = tbl.system_uncached_heap;
  504. }
  505. CAM_DBG(CAM_MEM, "Using heaps : try=%pK, heap=%pK", try_heap, heap);
  506. *buf = NULL;
  507. if (!try_heap && !heap) {
  508. CAM_ERR(CAM_MEM,
  509. "No heap available for allocation, cant allocate");
  510. return -EINVAL;
  511. }
  512. if (try_heap) {
  513. *buf = dma_heap_buffer_alloc(try_heap, len, O_RDWR, 0);
  514. if (IS_ERR_OR_NULL(*buf)) {
  515. CAM_WARN(CAM_MEM,
  516. "Failed in allocating from try heap, heap=%pK, len=%zu, err=%d",
  517. try_heap, len, PTR_ERR(*buf));
  518. *buf = NULL;
  519. }
  520. }
  521. if (*buf == NULL) {
  522. *buf = dma_heap_buffer_alloc(heap, len, O_RDWR, 0);
  523. if (IS_ERR_OR_NULL(*buf)) {
  524. rc = PTR_ERR(*buf);
  525. CAM_ERR(CAM_MEM,
  526. "Failed in allocating from heap, heap=%pK, len=%zu, err=%d",
  527. heap, len, rc);
  528. *buf = NULL;
  529. return rc;
  530. }
  531. }
  532. if (cam_flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  533. if (num_vmids >= CAM_MAX_VMIDS) {
  534. CAM_ERR(CAM_MEM, "Insufficient array size for vmids %d", num_vmids);
  535. rc = -EINVAL;
  536. goto end;
  537. }
  538. arg.nr_acl_entries = num_vmids;
  539. arg.vmids = vmids;
  540. arg.perms = perms;
  541. rc = mem_buf_lend(*buf, &arg);
  542. if (rc) {
  543. CAM_ERR(CAM_MEM,
  544. "Failed in buf lend rc=%d, buf=%pK, vmids [0]=0x%x, [1]=0x%x, [2]=0x%x",
  545. rc, *buf, vmids[0], vmids[1], vmids[2]);
  546. goto end;
  547. }
  548. }
  549. CAM_DBG(CAM_MEM, "Allocate success, len=%zu, *buf=%pK", len, *buf);
  550. if (tbl.alloc_profile_enable) {
  551. CAM_GET_TIMESTAMP(ts2);
  552. CAM_GET_TIMESTAMP_DIFF_IN_MICRO(ts1, ts2, microsec);
  553. trace_cam_log_event("IONAllocProfile", "size and time in micro",
  554. len, microsec);
  555. }
  556. return rc;
  557. end:
  558. dma_buf_put(*buf);
  559. return rc;
  560. }
  561. #else
  562. static int cam_mem_util_get_dma_buf(size_t len,
  563. unsigned int cam_flags,
  564. struct dma_buf **buf)
  565. {
  566. int rc = 0;
  567. unsigned int heap_id;
  568. int32_t ion_flag = 0;
  569. struct timespec64 ts1, ts2;
  570. long microsec = 0;
  571. if (!buf) {
  572. CAM_ERR(CAM_MEM, "Invalid params");
  573. return -EINVAL;
  574. }
  575. if (tbl.alloc_profile_enable)
  576. CAM_GET_TIMESTAMP(ts1);
  577. if ((cam_flags & CAM_MEM_FLAG_PROTECTED_MODE) &&
  578. (cam_flags & CAM_MEM_FLAG_CDSP_OUTPUT)) {
  579. heap_id = ION_HEAP(ION_SECURE_DISPLAY_HEAP_ID);
  580. ion_flag |=
  581. ION_FLAG_SECURE | ION_FLAG_CP_CAMERA | ION_FLAG_CP_CDSP;
  582. } else if (cam_flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  583. heap_id = ION_HEAP(ION_SECURE_DISPLAY_HEAP_ID);
  584. ion_flag |= ION_FLAG_SECURE | ION_FLAG_CP_CAMERA;
  585. } else {
  586. heap_id = ION_HEAP(ION_SYSTEM_HEAP_ID) |
  587. ION_HEAP(ION_CAMERA_HEAP_ID);
  588. }
  589. if (cam_flags & CAM_MEM_FLAG_CACHE)
  590. ion_flag |= ION_FLAG_CACHED;
  591. else
  592. ion_flag &= ~ION_FLAG_CACHED;
  593. if (tbl.force_cache_allocs && (!(ion_flag & ION_FLAG_SECURE)))
  594. ion_flag |= ION_FLAG_CACHED;
  595. *buf = ion_alloc(len, heap_id, ion_flag);
  596. if (IS_ERR_OR_NULL(*buf))
  597. return -ENOMEM;
  598. if (tbl.alloc_profile_enable) {
  599. CAM_GET_TIMESTAMP(ts2);
  600. CAM_GET_TIMESTAMP_DIFF_IN_MICRO(ts1, ts2, microsec);
  601. trace_cam_log_event("IONAllocProfile", "size and time in micro",
  602. len, microsec);
  603. }
  604. return rc;
  605. }
  606. #endif
  607. static int cam_mem_util_buffer_alloc(size_t len, uint32_t flags,
  608. struct dma_buf **dmabuf,
  609. int *fd)
  610. {
  611. int rc;
  612. struct dma_buf *temp_dmabuf = NULL;
  613. rc = cam_mem_util_get_dma_buf(len, flags, dmabuf);
  614. if (rc) {
  615. CAM_ERR(CAM_MEM,
  616. "Error allocating dma buf : len=%llu, flags=0x%x",
  617. len, flags);
  618. return rc;
  619. }
  620. *fd = dma_buf_fd(*dmabuf, O_CLOEXEC);
  621. if (*fd < 0) {
  622. CAM_ERR(CAM_MEM, "get fd fail, *fd=%d", *fd);
  623. rc = -EINVAL;
  624. goto put_buf;
  625. }
  626. CAM_DBG(CAM_MEM, "Alloc success : len=%zu, *dmabuf=%pK, fd=%d",
  627. len, *dmabuf, *fd);
  628. /*
  629. * increment the ref count so that ref count becomes 2 here
  630. * when we close fd, refcount becomes 1 and when we do
  631. * dmap_put_buf, ref count becomes 0 and memory will be freed.
  632. */
  633. temp_dmabuf = dma_buf_get(*fd);
  634. if (IS_ERR_OR_NULL(temp_dmabuf)) {
  635. CAM_ERR(CAM_MEM, "dma_buf_get failed, *fd=%d", *fd);
  636. rc = -EINVAL;
  637. goto put_buf;
  638. }
  639. return rc;
  640. put_buf:
  641. dma_buf_put(*dmabuf);
  642. return rc;
  643. }
  644. static int cam_mem_util_check_alloc_flags(struct cam_mem_mgr_alloc_cmd *cmd)
  645. {
  646. if (cmd->num_hdl > CAM_MEM_MMU_MAX_HANDLE) {
  647. CAM_ERR(CAM_MEM, "Num of mmu hdl exceeded maximum(%d)",
  648. CAM_MEM_MMU_MAX_HANDLE);
  649. return -EINVAL;
  650. }
  651. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE &&
  652. cmd->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  653. CAM_ERR(CAM_MEM, "Kernel mapping in secure mode not allowed");
  654. return -EINVAL;
  655. }
  656. return 0;
  657. }
  658. static int cam_mem_util_check_map_flags(struct cam_mem_mgr_map_cmd *cmd)
  659. {
  660. if (!cmd->flags) {
  661. CAM_ERR(CAM_MEM, "Invalid flags");
  662. return -EINVAL;
  663. }
  664. if (cmd->num_hdl > CAM_MEM_MMU_MAX_HANDLE) {
  665. CAM_ERR(CAM_MEM, "Num of mmu hdl %d exceeded maximum(%d)",
  666. cmd->num_hdl, CAM_MEM_MMU_MAX_HANDLE);
  667. return -EINVAL;
  668. }
  669. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE &&
  670. cmd->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  671. CAM_ERR(CAM_MEM,
  672. "Kernel mapping in secure mode not allowed, flags=0x%x",
  673. cmd->flags);
  674. return -EINVAL;
  675. }
  676. if (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) {
  677. CAM_ERR(CAM_MEM,
  678. "Shared memory buffers are not allowed to be mapped");
  679. return -EINVAL;
  680. }
  681. return 0;
  682. }
  683. static int cam_mem_util_map_hw_va(uint32_t flags,
  684. int32_t *mmu_hdls,
  685. int32_t num_hdls,
  686. int fd,
  687. dma_addr_t *hw_vaddr,
  688. size_t *len,
  689. enum cam_smmu_region_id region,
  690. bool is_internal)
  691. {
  692. int i;
  693. int rc = -1;
  694. int dir = cam_mem_util_get_dma_dir(flags);
  695. bool dis_delayed_unmap = false;
  696. if (dir < 0) {
  697. CAM_ERR(CAM_MEM, "fail to map DMA direction, dir=%d", dir);
  698. return dir;
  699. }
  700. if (flags & CAM_MEM_FLAG_DISABLE_DELAYED_UNMAP)
  701. dis_delayed_unmap = true;
  702. CAM_DBG(CAM_MEM,
  703. "map_hw_va : fd = %d, flags = 0x%x, dir=%d, num_hdls=%d",
  704. fd, flags, dir, num_hdls);
  705. if (flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  706. for (i = 0; i < num_hdls; i++) {
  707. rc = cam_smmu_map_stage2_iova(mmu_hdls[i],
  708. fd,
  709. dir,
  710. hw_vaddr,
  711. len);
  712. if (rc < 0) {
  713. CAM_ERR(CAM_MEM,
  714. "Failed to securely map to smmu, i=%d, fd=%d, dir=%d, mmu_hdl=%d, rc=%d",
  715. i, fd, dir, mmu_hdls[i], rc);
  716. goto multi_map_fail;
  717. }
  718. }
  719. } else {
  720. for (i = 0; i < num_hdls; i++) {
  721. rc = cam_smmu_map_user_iova(mmu_hdls[i],
  722. fd,
  723. dis_delayed_unmap,
  724. dir,
  725. (dma_addr_t *)hw_vaddr,
  726. len,
  727. region,
  728. is_internal);
  729. if (rc < 0) {
  730. CAM_ERR(CAM_MEM,
  731. "Failed to map to smmu, i=%d, fd=%d, dir=%d, mmu_hdl=%d, region=%d, rc=%d",
  732. i, fd, dir, mmu_hdls[i], region, rc);
  733. goto multi_map_fail;
  734. }
  735. }
  736. }
  737. return rc;
  738. multi_map_fail:
  739. if (flags & CAM_MEM_FLAG_PROTECTED_MODE)
  740. for (--i; i >= 0; i--)
  741. cam_smmu_unmap_stage2_iova(mmu_hdls[i], fd);
  742. else
  743. for (--i; i >= 0; i--)
  744. cam_smmu_unmap_user_iova(mmu_hdls[i],
  745. fd,
  746. CAM_SMMU_REGION_IO);
  747. return rc;
  748. }
  749. int cam_mem_mgr_alloc_and_map(struct cam_mem_mgr_alloc_cmd *cmd)
  750. {
  751. int rc;
  752. int32_t idx;
  753. struct dma_buf *dmabuf = NULL;
  754. int fd = -1;
  755. dma_addr_t hw_vaddr = 0;
  756. size_t len;
  757. uintptr_t kvaddr = 0;
  758. size_t klen;
  759. if (!atomic_read(&cam_mem_mgr_state)) {
  760. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  761. return -EINVAL;
  762. }
  763. if (!cmd) {
  764. CAM_ERR(CAM_MEM, " Invalid argument");
  765. return -EINVAL;
  766. }
  767. len = cmd->len;
  768. if (tbl.need_shared_buffer_padding &&
  769. (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS)) {
  770. len += CAM_MEM_SHARED_BUFFER_PAD_4K;
  771. CAM_DBG(CAM_MEM, "Pad 4k size, actual %llu, allocating %zu",
  772. cmd->len, len);
  773. }
  774. rc = cam_mem_util_check_alloc_flags(cmd);
  775. if (rc) {
  776. CAM_ERR(CAM_MEM, "Invalid flags: flags = 0x%X, rc=%d",
  777. cmd->flags, rc);
  778. return rc;
  779. }
  780. rc = cam_mem_util_buffer_alloc(len, cmd->flags, &dmabuf, &fd);
  781. if (rc) {
  782. CAM_ERR(CAM_MEM,
  783. "Ion Alloc failed, len=%llu, align=%llu, flags=0x%x, num_hdl=%d",
  784. len, cmd->align, cmd->flags, cmd->num_hdl);
  785. cam_mem_mgr_print_tbl();
  786. return rc;
  787. }
  788. idx = cam_mem_get_slot();
  789. if (idx < 0) {
  790. CAM_ERR(CAM_MEM, "Failed in getting mem slot, idx=%d", idx);
  791. rc = -ENOMEM;
  792. goto slot_fail;
  793. }
  794. if ((cmd->flags & CAM_MEM_FLAG_HW_READ_WRITE) ||
  795. (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) ||
  796. (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)) {
  797. enum cam_smmu_region_id region;
  798. if (cmd->flags & CAM_MEM_FLAG_HW_READ_WRITE)
  799. region = CAM_SMMU_REGION_IO;
  800. if (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS)
  801. region = CAM_SMMU_REGION_SHARED;
  802. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)
  803. region = CAM_SMMU_REGION_IO;
  804. rc = cam_mem_util_map_hw_va(cmd->flags,
  805. cmd->mmu_hdls,
  806. cmd->num_hdl,
  807. fd,
  808. &hw_vaddr,
  809. &len,
  810. region,
  811. true);
  812. if (rc) {
  813. CAM_ERR(CAM_MEM,
  814. "Failed in map_hw_va len=%llu, flags=0x%x, fd=%d, region=%d, num_hdl=%d, rc=%d",
  815. len, cmd->flags,
  816. fd, region, cmd->num_hdl, rc);
  817. if (rc == -EALREADY) {
  818. if ((size_t)dmabuf->size != len)
  819. rc = -EBADR;
  820. cam_mem_mgr_print_tbl();
  821. }
  822. goto map_hw_fail;
  823. }
  824. }
  825. mutex_lock(&tbl.bufq[idx].q_lock);
  826. tbl.bufq[idx].fd = fd;
  827. tbl.bufq[idx].dma_buf = NULL;
  828. tbl.bufq[idx].flags = cmd->flags;
  829. tbl.bufq[idx].buf_handle = GET_MEM_HANDLE(idx, fd);
  830. tbl.bufq[idx].is_internal = true;
  831. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)
  832. CAM_MEM_MGR_SET_SECURE_HDL(tbl.bufq[idx].buf_handle, true);
  833. if (cmd->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  834. rc = cam_mem_util_map_cpu_va(dmabuf, &kvaddr, &klen);
  835. if (rc) {
  836. CAM_ERR(CAM_MEM, "dmabuf: %pK mapping failed: %d",
  837. dmabuf, rc);
  838. goto map_kernel_fail;
  839. }
  840. }
  841. if (cmd->flags & CAM_MEM_FLAG_KMD_DEBUG_FLAG)
  842. tbl.dbg_buf_idx = idx;
  843. tbl.bufq[idx].kmdvaddr = kvaddr;
  844. tbl.bufq[idx].vaddr = hw_vaddr;
  845. tbl.bufq[idx].dma_buf = dmabuf;
  846. tbl.bufq[idx].len = len;
  847. tbl.bufq[idx].num_hdl = cmd->num_hdl;
  848. memcpy(tbl.bufq[idx].hdls, cmd->mmu_hdls,
  849. sizeof(int32_t) * cmd->num_hdl);
  850. tbl.bufq[idx].is_imported = false;
  851. mutex_unlock(&tbl.bufq[idx].q_lock);
  852. cmd->out.buf_handle = tbl.bufq[idx].buf_handle;
  853. cmd->out.fd = tbl.bufq[idx].fd;
  854. cmd->out.vaddr = 0;
  855. CAM_DBG(CAM_MEM,
  856. "fd=%d, flags=0x%x, num_hdl=%d, idx=%d, buf handle=%x, len=%zu",
  857. cmd->out.fd, cmd->flags, cmd->num_hdl, idx, cmd->out.buf_handle,
  858. tbl.bufq[idx].len);
  859. return rc;
  860. map_kernel_fail:
  861. mutex_unlock(&tbl.bufq[idx].q_lock);
  862. map_hw_fail:
  863. cam_mem_put_slot(idx);
  864. slot_fail:
  865. dma_buf_put(dmabuf);
  866. return rc;
  867. }
  868. static bool cam_mem_util_is_map_internal(int32_t fd)
  869. {
  870. uint32_t i;
  871. bool is_internal = false;
  872. mutex_lock(&tbl.m_lock);
  873. for_each_set_bit(i, tbl.bitmap, tbl.bits) {
  874. if (tbl.bufq[i].fd == fd) {
  875. is_internal = tbl.bufq[i].is_internal;
  876. break;
  877. }
  878. }
  879. mutex_unlock(&tbl.m_lock);
  880. return is_internal;
  881. }
  882. int cam_mem_mgr_map(struct cam_mem_mgr_map_cmd *cmd)
  883. {
  884. int32_t idx;
  885. int rc;
  886. struct dma_buf *dmabuf;
  887. dma_addr_t hw_vaddr = 0;
  888. size_t len = 0;
  889. bool is_internal = false;
  890. if (!atomic_read(&cam_mem_mgr_state)) {
  891. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  892. return -EINVAL;
  893. }
  894. if (!cmd || (cmd->fd < 0)) {
  895. CAM_ERR(CAM_MEM, "Invalid argument");
  896. return -EINVAL;
  897. }
  898. if (cmd->num_hdl > CAM_MEM_MMU_MAX_HANDLE) {
  899. CAM_ERR(CAM_MEM, "Num of mmu hdl %d exceeded maximum(%d)",
  900. cmd->num_hdl, CAM_MEM_MMU_MAX_HANDLE);
  901. return -EINVAL;
  902. }
  903. rc = cam_mem_util_check_map_flags(cmd);
  904. if (rc) {
  905. CAM_ERR(CAM_MEM, "Invalid flags: flags = %X", cmd->flags);
  906. return rc;
  907. }
  908. dmabuf = dma_buf_get(cmd->fd);
  909. if (IS_ERR_OR_NULL((void *)(dmabuf))) {
  910. CAM_ERR(CAM_MEM, "Failed to import dma_buf fd");
  911. return -EINVAL;
  912. }
  913. is_internal = cam_mem_util_is_map_internal(cmd->fd);
  914. idx = cam_mem_get_slot();
  915. if (idx < 0) {
  916. CAM_ERR(CAM_MEM, "Failed in getting mem slot, idx=%d, fd=%d",
  917. idx, cmd->fd);
  918. rc = -ENOMEM;
  919. goto slot_fail;
  920. }
  921. if ((cmd->flags & CAM_MEM_FLAG_HW_READ_WRITE) ||
  922. (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)) {
  923. rc = cam_mem_util_map_hw_va(cmd->flags,
  924. cmd->mmu_hdls,
  925. cmd->num_hdl,
  926. cmd->fd,
  927. &hw_vaddr,
  928. &len,
  929. CAM_SMMU_REGION_IO,
  930. is_internal);
  931. if (rc) {
  932. CAM_ERR(CAM_MEM,
  933. "Failed in map_hw_va, flags=0x%x, fd=%d, len=%llu, region=%d, num_hdl=%d, rc=%d",
  934. cmd->flags, cmd->fd, len,
  935. CAM_SMMU_REGION_IO, cmd->num_hdl, rc);
  936. if (rc == -EALREADY) {
  937. if ((size_t)dmabuf->size != len) {
  938. rc = -EBADR;
  939. cam_mem_mgr_print_tbl();
  940. }
  941. }
  942. goto map_fail;
  943. }
  944. }
  945. mutex_lock(&tbl.bufq[idx].q_lock);
  946. tbl.bufq[idx].fd = cmd->fd;
  947. tbl.bufq[idx].dma_buf = NULL;
  948. tbl.bufq[idx].flags = cmd->flags;
  949. tbl.bufq[idx].buf_handle = GET_MEM_HANDLE(idx, cmd->fd);
  950. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)
  951. CAM_MEM_MGR_SET_SECURE_HDL(tbl.bufq[idx].buf_handle, true);
  952. tbl.bufq[idx].kmdvaddr = 0;
  953. if (cmd->num_hdl > 0)
  954. tbl.bufq[idx].vaddr = hw_vaddr;
  955. else
  956. tbl.bufq[idx].vaddr = 0;
  957. tbl.bufq[idx].dma_buf = dmabuf;
  958. tbl.bufq[idx].len = len;
  959. tbl.bufq[idx].num_hdl = cmd->num_hdl;
  960. memcpy(tbl.bufq[idx].hdls, cmd->mmu_hdls,
  961. sizeof(int32_t) * cmd->num_hdl);
  962. tbl.bufq[idx].is_imported = true;
  963. tbl.bufq[idx].is_internal = is_internal;
  964. mutex_unlock(&tbl.bufq[idx].q_lock);
  965. cmd->out.buf_handle = tbl.bufq[idx].buf_handle;
  966. cmd->out.vaddr = 0;
  967. cmd->out.size = (uint32_t)len;
  968. CAM_DBG(CAM_MEM,
  969. "fd=%d, flags=0x%x, num_hdl=%d, idx=%d, buf handle=%x, len=%zu",
  970. cmd->fd, cmd->flags, cmd->num_hdl, idx, cmd->out.buf_handle,
  971. tbl.bufq[idx].len);
  972. return rc;
  973. map_fail:
  974. cam_mem_put_slot(idx);
  975. slot_fail:
  976. dma_buf_put(dmabuf);
  977. return rc;
  978. }
  979. static int cam_mem_util_unmap_hw_va(int32_t idx,
  980. enum cam_smmu_region_id region,
  981. enum cam_smmu_mapping_client client)
  982. {
  983. int i;
  984. uint32_t flags;
  985. int32_t *mmu_hdls;
  986. int num_hdls;
  987. int fd;
  988. int rc = 0;
  989. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  990. CAM_ERR(CAM_MEM, "Incorrect index");
  991. return -EINVAL;
  992. }
  993. flags = tbl.bufq[idx].flags;
  994. mmu_hdls = tbl.bufq[idx].hdls;
  995. num_hdls = tbl.bufq[idx].num_hdl;
  996. fd = tbl.bufq[idx].fd;
  997. CAM_DBG(CAM_MEM,
  998. "unmap_hw_va : idx=%d, fd=%x, flags=0x%x, num_hdls=%d, client=%d",
  999. idx, fd, flags, num_hdls, client);
  1000. if (flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  1001. for (i = 0; i < num_hdls; i++) {
  1002. rc = cam_smmu_unmap_stage2_iova(mmu_hdls[i], fd);
  1003. if (rc < 0) {
  1004. CAM_ERR(CAM_MEM,
  1005. "Failed in secure unmap, i=%d, fd=%d, mmu_hdl=%d, rc=%d",
  1006. i, fd, mmu_hdls[i], rc);
  1007. goto unmap_end;
  1008. }
  1009. }
  1010. } else {
  1011. for (i = 0; i < num_hdls; i++) {
  1012. if (client == CAM_SMMU_MAPPING_USER) {
  1013. rc = cam_smmu_unmap_user_iova(mmu_hdls[i],
  1014. fd, region);
  1015. } else if (client == CAM_SMMU_MAPPING_KERNEL) {
  1016. rc = cam_smmu_unmap_kernel_iova(mmu_hdls[i],
  1017. tbl.bufq[idx].dma_buf, region);
  1018. } else {
  1019. CAM_ERR(CAM_MEM,
  1020. "invalid caller for unmapping : %d",
  1021. client);
  1022. rc = -EINVAL;
  1023. }
  1024. if (rc < 0) {
  1025. CAM_ERR(CAM_MEM,
  1026. "Failed in unmap, i=%d, fd=%d, mmu_hdl=%d, region=%d, rc=%d",
  1027. i, fd, mmu_hdls[i], region, rc);
  1028. goto unmap_end;
  1029. }
  1030. }
  1031. }
  1032. return rc;
  1033. unmap_end:
  1034. CAM_ERR(CAM_MEM, "unmapping failed");
  1035. return rc;
  1036. }
  1037. static void cam_mem_mgr_unmap_active_buf(int idx)
  1038. {
  1039. enum cam_smmu_region_id region = CAM_SMMU_REGION_SHARED;
  1040. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_SHARED_ACCESS)
  1041. region = CAM_SMMU_REGION_SHARED;
  1042. else if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_READ_WRITE)
  1043. region = CAM_SMMU_REGION_IO;
  1044. cam_mem_util_unmap_hw_va(idx, region, CAM_SMMU_MAPPING_USER);
  1045. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_KMD_ACCESS)
  1046. cam_mem_util_unmap_cpu_va(tbl.bufq[idx].dma_buf,
  1047. tbl.bufq[idx].kmdvaddr);
  1048. }
  1049. static int cam_mem_mgr_cleanup_table(void)
  1050. {
  1051. int i;
  1052. mutex_lock(&tbl.m_lock);
  1053. for (i = 1; i < CAM_MEM_BUFQ_MAX; i++) {
  1054. if (!tbl.bufq[i].active) {
  1055. CAM_DBG(CAM_MEM,
  1056. "Buffer inactive at idx=%d, continuing", i);
  1057. continue;
  1058. } else {
  1059. CAM_DBG(CAM_MEM,
  1060. "Active buffer at idx=%d, possible leak needs unmapping",
  1061. i);
  1062. cam_mem_mgr_unmap_active_buf(i);
  1063. }
  1064. mutex_lock(&tbl.bufq[i].q_lock);
  1065. if (tbl.bufq[i].dma_buf) {
  1066. dma_buf_put(tbl.bufq[i].dma_buf);
  1067. tbl.bufq[i].dma_buf = NULL;
  1068. }
  1069. tbl.bufq[i].fd = -1;
  1070. tbl.bufq[i].flags = 0;
  1071. tbl.bufq[i].buf_handle = -1;
  1072. tbl.bufq[i].vaddr = 0;
  1073. tbl.bufq[i].len = 0;
  1074. memset(tbl.bufq[i].hdls, 0,
  1075. sizeof(int32_t) * tbl.bufq[i].num_hdl);
  1076. tbl.bufq[i].num_hdl = 0;
  1077. tbl.bufq[i].dma_buf = NULL;
  1078. tbl.bufq[i].active = false;
  1079. tbl.bufq[i].is_internal = false;
  1080. mutex_unlock(&tbl.bufq[i].q_lock);
  1081. mutex_destroy(&tbl.bufq[i].q_lock);
  1082. }
  1083. bitmap_zero(tbl.bitmap, tbl.bits);
  1084. /* We need to reserve slot 0 because 0 is invalid */
  1085. set_bit(0, tbl.bitmap);
  1086. mutex_unlock(&tbl.m_lock);
  1087. return 0;
  1088. }
  1089. void cam_mem_mgr_deinit(void)
  1090. {
  1091. atomic_set(&cam_mem_mgr_state, CAM_MEM_MGR_UNINITIALIZED);
  1092. cam_mem_mgr_cleanup_table();
  1093. debugfs_remove_recursive(tbl.dentry);
  1094. mutex_lock(&tbl.m_lock);
  1095. bitmap_zero(tbl.bitmap, tbl.bits);
  1096. kfree(tbl.bitmap);
  1097. tbl.bitmap = NULL;
  1098. tbl.dbg_buf_idx = -1;
  1099. mutex_unlock(&tbl.m_lock);
  1100. mutex_destroy(&tbl.m_lock);
  1101. }
  1102. static int cam_mem_util_unmap(int32_t idx,
  1103. enum cam_smmu_mapping_client client)
  1104. {
  1105. int rc = 0;
  1106. enum cam_smmu_region_id region = CAM_SMMU_REGION_SHARED;
  1107. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  1108. CAM_ERR(CAM_MEM, "Incorrect index");
  1109. return -EINVAL;
  1110. }
  1111. CAM_DBG(CAM_MEM, "Flags = %X idx %d", tbl.bufq[idx].flags, idx);
  1112. mutex_lock(&tbl.m_lock);
  1113. if ((!tbl.bufq[idx].active) &&
  1114. (tbl.bufq[idx].vaddr) == 0) {
  1115. CAM_WARN(CAM_MEM, "Buffer at idx=%d is already unmapped,",
  1116. idx);
  1117. mutex_unlock(&tbl.m_lock);
  1118. return 0;
  1119. }
  1120. /* Deactivate the buffer queue to prevent multiple unmap */
  1121. mutex_lock(&tbl.bufq[idx].q_lock);
  1122. tbl.bufq[idx].active = false;
  1123. tbl.bufq[idx].vaddr = 0;
  1124. mutex_unlock(&tbl.bufq[idx].q_lock);
  1125. mutex_unlock(&tbl.m_lock);
  1126. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_KMD_ACCESS) {
  1127. if (tbl.bufq[idx].dma_buf && tbl.bufq[idx].kmdvaddr) {
  1128. rc = cam_mem_util_unmap_cpu_va(tbl.bufq[idx].dma_buf,
  1129. tbl.bufq[idx].kmdvaddr);
  1130. if (rc)
  1131. CAM_ERR(CAM_MEM,
  1132. "Failed, dmabuf=%pK, kmdvaddr=%pK",
  1133. tbl.bufq[idx].dma_buf,
  1134. (void *) tbl.bufq[idx].kmdvaddr);
  1135. }
  1136. }
  1137. /* SHARED flag gets precedence, all other flags after it */
  1138. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) {
  1139. region = CAM_SMMU_REGION_SHARED;
  1140. } else {
  1141. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_READ_WRITE)
  1142. region = CAM_SMMU_REGION_IO;
  1143. }
  1144. if ((tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_READ_WRITE) ||
  1145. (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) ||
  1146. (tbl.bufq[idx].flags & CAM_MEM_FLAG_PROTECTED_MODE)) {
  1147. if (cam_mem_util_unmap_hw_va(idx, region, client))
  1148. CAM_ERR(CAM_MEM, "Failed, dmabuf=%pK",
  1149. tbl.bufq[idx].dma_buf);
  1150. if (client == CAM_SMMU_MAPPING_KERNEL)
  1151. tbl.bufq[idx].dma_buf = NULL;
  1152. }
  1153. mutex_lock(&tbl.m_lock);
  1154. mutex_lock(&tbl.bufq[idx].q_lock);
  1155. tbl.bufq[idx].flags = 0;
  1156. tbl.bufq[idx].buf_handle = -1;
  1157. memset(tbl.bufq[idx].hdls, 0,
  1158. sizeof(int32_t) * CAM_MEM_MMU_MAX_HANDLE);
  1159. CAM_DBG(CAM_MEM,
  1160. "Ion buf at idx = %d freeing fd = %d, imported %d, dma_buf %pK",
  1161. idx, tbl.bufq[idx].fd,
  1162. tbl.bufq[idx].is_imported,
  1163. tbl.bufq[idx].dma_buf);
  1164. if (tbl.bufq[idx].dma_buf)
  1165. dma_buf_put(tbl.bufq[idx].dma_buf);
  1166. tbl.bufq[idx].fd = -1;
  1167. tbl.bufq[idx].dma_buf = NULL;
  1168. tbl.bufq[idx].is_imported = false;
  1169. tbl.bufq[idx].is_internal = false;
  1170. tbl.bufq[idx].len = 0;
  1171. tbl.bufq[idx].num_hdl = 0;
  1172. memset(&tbl.bufq[idx].timestamp, 0, sizeof(struct timespec64));
  1173. mutex_unlock(&tbl.bufq[idx].q_lock);
  1174. mutex_destroy(&tbl.bufq[idx].q_lock);
  1175. clear_bit(idx, tbl.bitmap);
  1176. mutex_unlock(&tbl.m_lock);
  1177. return rc;
  1178. }
  1179. int cam_mem_mgr_release(struct cam_mem_mgr_release_cmd *cmd)
  1180. {
  1181. int idx;
  1182. int rc;
  1183. if (!atomic_read(&cam_mem_mgr_state)) {
  1184. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1185. return -EINVAL;
  1186. }
  1187. if (!cmd) {
  1188. CAM_ERR(CAM_MEM, "Invalid argument");
  1189. return -EINVAL;
  1190. }
  1191. idx = CAM_MEM_MGR_GET_HDL_IDX(cmd->buf_handle);
  1192. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  1193. CAM_ERR(CAM_MEM, "Incorrect index %d extracted from mem handle",
  1194. idx);
  1195. return -EINVAL;
  1196. }
  1197. if (!tbl.bufq[idx].active) {
  1198. CAM_ERR(CAM_MEM, "Released buffer state should be active");
  1199. return -EINVAL;
  1200. }
  1201. if (tbl.bufq[idx].buf_handle != cmd->buf_handle) {
  1202. CAM_ERR(CAM_MEM,
  1203. "Released buf handle %d not matching within table %d, idx=%d",
  1204. cmd->buf_handle, tbl.bufq[idx].buf_handle, idx);
  1205. return -EINVAL;
  1206. }
  1207. CAM_DBG(CAM_MEM, "Releasing hdl = %x, idx = %d", cmd->buf_handle, idx);
  1208. rc = cam_mem_util_unmap(idx, CAM_SMMU_MAPPING_USER);
  1209. return rc;
  1210. }
  1211. int cam_mem_mgr_request_mem(struct cam_mem_mgr_request_desc *inp,
  1212. struct cam_mem_mgr_memory_desc *out)
  1213. {
  1214. struct dma_buf *buf = NULL;
  1215. int ion_fd = -1;
  1216. int rc = 0;
  1217. uintptr_t kvaddr;
  1218. dma_addr_t iova = 0;
  1219. size_t request_len = 0;
  1220. uint32_t mem_handle;
  1221. int32_t idx;
  1222. int32_t smmu_hdl = 0;
  1223. int32_t num_hdl = 0;
  1224. enum cam_smmu_region_id region = CAM_SMMU_REGION_SHARED;
  1225. if (!atomic_read(&cam_mem_mgr_state)) {
  1226. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1227. return -EINVAL;
  1228. }
  1229. if (!inp || !out) {
  1230. CAM_ERR(CAM_MEM, "Invalid params");
  1231. return -EINVAL;
  1232. }
  1233. if (!(inp->flags & CAM_MEM_FLAG_HW_READ_WRITE ||
  1234. inp->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS ||
  1235. inp->flags & CAM_MEM_FLAG_CACHE)) {
  1236. CAM_ERR(CAM_MEM, "Invalid flags for request mem");
  1237. return -EINVAL;
  1238. }
  1239. rc = cam_mem_util_get_dma_buf(inp->size,
  1240. inp->flags,
  1241. &buf);
  1242. if (rc) {
  1243. CAM_ERR(CAM_MEM, "ION alloc failed for shared buffer");
  1244. goto ion_fail;
  1245. } else {
  1246. CAM_DBG(CAM_MEM, "Got dma_buf = %pK", buf);
  1247. }
  1248. /*
  1249. * we are mapping kva always here,
  1250. * update flags so that we do unmap properly
  1251. */
  1252. inp->flags |= CAM_MEM_FLAG_KMD_ACCESS;
  1253. rc = cam_mem_util_map_cpu_va(buf, &kvaddr, &request_len);
  1254. if (rc) {
  1255. CAM_ERR(CAM_MEM, "Failed to get kernel vaddr");
  1256. goto map_fail;
  1257. }
  1258. if (!inp->smmu_hdl) {
  1259. CAM_ERR(CAM_MEM, "Invalid SMMU handle");
  1260. rc = -EINVAL;
  1261. goto smmu_fail;
  1262. }
  1263. /* SHARED flag gets precedence, all other flags after it */
  1264. if (inp->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) {
  1265. region = CAM_SMMU_REGION_SHARED;
  1266. } else {
  1267. if (inp->flags & CAM_MEM_FLAG_HW_READ_WRITE)
  1268. region = CAM_SMMU_REGION_IO;
  1269. }
  1270. rc = cam_smmu_map_kernel_iova(inp->smmu_hdl,
  1271. buf,
  1272. CAM_SMMU_MAP_RW,
  1273. &iova,
  1274. &request_len,
  1275. region);
  1276. if (rc < 0) {
  1277. CAM_ERR(CAM_MEM, "SMMU mapping failed");
  1278. goto smmu_fail;
  1279. }
  1280. smmu_hdl = inp->smmu_hdl;
  1281. num_hdl = 1;
  1282. idx = cam_mem_get_slot();
  1283. if (idx < 0) {
  1284. CAM_ERR(CAM_MEM, "Failed in getting mem slot, idx=%d", idx);
  1285. rc = -ENOMEM;
  1286. goto slot_fail;
  1287. }
  1288. mutex_lock(&tbl.bufq[idx].q_lock);
  1289. mem_handle = GET_MEM_HANDLE(idx, ion_fd);
  1290. tbl.bufq[idx].dma_buf = buf;
  1291. tbl.bufq[idx].fd = -1;
  1292. tbl.bufq[idx].flags = inp->flags;
  1293. tbl.bufq[idx].buf_handle = mem_handle;
  1294. tbl.bufq[idx].kmdvaddr = kvaddr;
  1295. tbl.bufq[idx].vaddr = iova;
  1296. tbl.bufq[idx].len = inp->size;
  1297. tbl.bufq[idx].num_hdl = num_hdl;
  1298. memcpy(tbl.bufq[idx].hdls, &smmu_hdl,
  1299. sizeof(int32_t));
  1300. tbl.bufq[idx].is_imported = false;
  1301. mutex_unlock(&tbl.bufq[idx].q_lock);
  1302. out->kva = kvaddr;
  1303. out->iova = (uint32_t)iova;
  1304. out->smmu_hdl = smmu_hdl;
  1305. out->mem_handle = mem_handle;
  1306. out->len = inp->size;
  1307. out->region = region;
  1308. return rc;
  1309. slot_fail:
  1310. cam_smmu_unmap_kernel_iova(inp->smmu_hdl,
  1311. buf, region);
  1312. smmu_fail:
  1313. cam_mem_util_unmap_cpu_va(buf, kvaddr);
  1314. map_fail:
  1315. dma_buf_put(buf);
  1316. ion_fail:
  1317. return rc;
  1318. }
  1319. EXPORT_SYMBOL(cam_mem_mgr_request_mem);
  1320. int cam_mem_mgr_release_mem(struct cam_mem_mgr_memory_desc *inp)
  1321. {
  1322. int32_t idx;
  1323. int rc;
  1324. if (!atomic_read(&cam_mem_mgr_state)) {
  1325. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1326. return -EINVAL;
  1327. }
  1328. if (!inp) {
  1329. CAM_ERR(CAM_MEM, "Invalid argument");
  1330. return -EINVAL;
  1331. }
  1332. idx = CAM_MEM_MGR_GET_HDL_IDX(inp->mem_handle);
  1333. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  1334. CAM_ERR(CAM_MEM, "Incorrect index extracted from mem handle");
  1335. return -EINVAL;
  1336. }
  1337. if (!tbl.bufq[idx].active) {
  1338. if (tbl.bufq[idx].vaddr == 0) {
  1339. CAM_ERR(CAM_MEM, "buffer is released already");
  1340. return 0;
  1341. }
  1342. CAM_ERR(CAM_MEM, "Released buffer state should be active");
  1343. return -EINVAL;
  1344. }
  1345. if (tbl.bufq[idx].buf_handle != inp->mem_handle) {
  1346. CAM_ERR(CAM_MEM,
  1347. "Released buf handle not matching within table");
  1348. return -EINVAL;
  1349. }
  1350. CAM_DBG(CAM_MEM, "Releasing hdl = %X", inp->mem_handle);
  1351. rc = cam_mem_util_unmap(idx, CAM_SMMU_MAPPING_KERNEL);
  1352. return rc;
  1353. }
  1354. EXPORT_SYMBOL(cam_mem_mgr_release_mem);
  1355. int cam_mem_mgr_reserve_memory_region(struct cam_mem_mgr_request_desc *inp,
  1356. enum cam_smmu_region_id region,
  1357. struct cam_mem_mgr_memory_desc *out)
  1358. {
  1359. struct dma_buf *buf = NULL;
  1360. int rc = 0;
  1361. int ion_fd = -1;
  1362. dma_addr_t iova = 0;
  1363. size_t request_len = 0;
  1364. uint32_t mem_handle;
  1365. int32_t idx;
  1366. int32_t smmu_hdl = 0;
  1367. int32_t num_hdl = 0;
  1368. uintptr_t kvaddr = 0;
  1369. if (!atomic_read(&cam_mem_mgr_state)) {
  1370. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1371. return -EINVAL;
  1372. }
  1373. if (!inp || !out) {
  1374. CAM_ERR(CAM_MEM, "Invalid param(s)");
  1375. return -EINVAL;
  1376. }
  1377. if (!inp->smmu_hdl) {
  1378. CAM_ERR(CAM_MEM, "Invalid SMMU handle");
  1379. return -EINVAL;
  1380. }
  1381. if ((region != CAM_SMMU_REGION_SECHEAP) &&
  1382. (region != CAM_SMMU_REGION_FWUNCACHED)) {
  1383. CAM_ERR(CAM_MEM, "Only secondary heap supported");
  1384. return -EINVAL;
  1385. }
  1386. rc = cam_mem_util_get_dma_buf(inp->size,
  1387. 0,
  1388. &buf);
  1389. if (rc) {
  1390. CAM_ERR(CAM_MEM, "ION alloc failed for sec heap buffer");
  1391. goto ion_fail;
  1392. } else {
  1393. CAM_DBG(CAM_MEM, "Got dma_buf = %pK", buf);
  1394. }
  1395. if (inp->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  1396. rc = cam_mem_util_map_cpu_va(buf, &kvaddr, &request_len);
  1397. if (rc) {
  1398. CAM_ERR(CAM_MEM, "Failed to get kernel vaddr");
  1399. goto kmap_fail;
  1400. }
  1401. }
  1402. rc = cam_smmu_reserve_buf_region(region,
  1403. inp->smmu_hdl, buf, &iova, &request_len);
  1404. if (rc) {
  1405. CAM_ERR(CAM_MEM, "Reserving secondary heap failed");
  1406. goto smmu_fail;
  1407. }
  1408. smmu_hdl = inp->smmu_hdl;
  1409. num_hdl = 1;
  1410. idx = cam_mem_get_slot();
  1411. if (idx < 0) {
  1412. CAM_ERR(CAM_MEM, "Failed in getting mem slot, idx=%d", idx);
  1413. rc = -ENOMEM;
  1414. goto slot_fail;
  1415. }
  1416. mutex_lock(&tbl.bufq[idx].q_lock);
  1417. mem_handle = GET_MEM_HANDLE(idx, ion_fd);
  1418. tbl.bufq[idx].fd = -1;
  1419. tbl.bufq[idx].dma_buf = buf;
  1420. tbl.bufq[idx].flags = inp->flags;
  1421. tbl.bufq[idx].buf_handle = mem_handle;
  1422. tbl.bufq[idx].kmdvaddr = kvaddr;
  1423. tbl.bufq[idx].vaddr = iova;
  1424. tbl.bufq[idx].len = request_len;
  1425. tbl.bufq[idx].num_hdl = num_hdl;
  1426. memcpy(tbl.bufq[idx].hdls, &smmu_hdl,
  1427. sizeof(int32_t));
  1428. tbl.bufq[idx].is_imported = false;
  1429. mutex_unlock(&tbl.bufq[idx].q_lock);
  1430. out->kva = kvaddr;
  1431. out->iova = (uint32_t)iova;
  1432. out->smmu_hdl = smmu_hdl;
  1433. out->mem_handle = mem_handle;
  1434. out->len = request_len;
  1435. out->region = region;
  1436. return rc;
  1437. slot_fail:
  1438. cam_smmu_release_buf_region(region, smmu_hdl);
  1439. smmu_fail:
  1440. if (region == CAM_SMMU_REGION_FWUNCACHED)
  1441. cam_mem_util_unmap_cpu_va(buf, kvaddr);
  1442. kmap_fail:
  1443. dma_buf_put(buf);
  1444. ion_fail:
  1445. return rc;
  1446. }
  1447. EXPORT_SYMBOL(cam_mem_mgr_reserve_memory_region);
  1448. int cam_mem_mgr_free_memory_region(struct cam_mem_mgr_memory_desc *inp)
  1449. {
  1450. int32_t idx;
  1451. int rc;
  1452. int32_t smmu_hdl;
  1453. if (!atomic_read(&cam_mem_mgr_state)) {
  1454. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1455. return -EINVAL;
  1456. }
  1457. if (!inp) {
  1458. CAM_ERR(CAM_MEM, "Invalid argument");
  1459. return -EINVAL;
  1460. }
  1461. if ((inp->region != CAM_SMMU_REGION_SECHEAP) &&
  1462. (inp->region != CAM_SMMU_REGION_FWUNCACHED)) {
  1463. CAM_ERR(CAM_MEM, "Only secondary heap supported");
  1464. return -EINVAL;
  1465. }
  1466. idx = CAM_MEM_MGR_GET_HDL_IDX(inp->mem_handle);
  1467. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  1468. CAM_ERR(CAM_MEM, "Incorrect index extracted from mem handle");
  1469. return -EINVAL;
  1470. }
  1471. if (!tbl.bufq[idx].active) {
  1472. if (tbl.bufq[idx].vaddr == 0) {
  1473. CAM_ERR(CAM_MEM, "buffer is released already");
  1474. return 0;
  1475. }
  1476. CAM_ERR(CAM_MEM, "Released buffer state should be active");
  1477. return -EINVAL;
  1478. }
  1479. if (tbl.bufq[idx].buf_handle != inp->mem_handle) {
  1480. CAM_ERR(CAM_MEM,
  1481. "Released buf handle not matching within table");
  1482. return -EINVAL;
  1483. }
  1484. if (tbl.bufq[idx].num_hdl != 1) {
  1485. CAM_ERR(CAM_MEM,
  1486. "Sec heap region should have only one smmu hdl");
  1487. return -ENODEV;
  1488. }
  1489. memcpy(&smmu_hdl, tbl.bufq[idx].hdls,
  1490. sizeof(int32_t));
  1491. if (inp->smmu_hdl != smmu_hdl) {
  1492. CAM_ERR(CAM_MEM,
  1493. "Passed SMMU handle doesn't match with internal hdl");
  1494. return -ENODEV;
  1495. }
  1496. rc = cam_smmu_release_buf_region(inp->region, inp->smmu_hdl);
  1497. if (rc) {
  1498. CAM_ERR(CAM_MEM,
  1499. "Sec heap region release failed");
  1500. return -ENODEV;
  1501. }
  1502. CAM_DBG(CAM_MEM, "Releasing hdl = %X", inp->mem_handle);
  1503. rc = cam_mem_util_unmap(idx, CAM_SMMU_MAPPING_KERNEL);
  1504. if (rc)
  1505. CAM_ERR(CAM_MEM, "unmapping secondary heap failed");
  1506. return rc;
  1507. }
  1508. EXPORT_SYMBOL(cam_mem_mgr_free_memory_region);