cam_mem_mgr.c 32 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2016-2020, The Linux Foundation. All rights reserved.
  4. */
  5. #include <linux/module.h>
  6. #include <linux/types.h>
  7. #include <linux/mutex.h>
  8. #include <linux/slab.h>
  9. #include <linux/dma-buf.h>
  10. #include <linux/version.h>
  11. #include <linux/debugfs.h>
  12. #include "cam_compat.h"
  13. #include "cam_req_mgr_util.h"
  14. #include "cam_mem_mgr.h"
  15. #include "cam_smmu_api.h"
  16. #include "cam_debug_util.h"
  17. #include "cam_trace.h"
  18. #include "cam_common_util.h"
  19. static struct cam_mem_table tbl;
  20. static atomic_t cam_mem_mgr_state = ATOMIC_INIT(CAM_MEM_MGR_UNINITIALIZED);
  21. static int cam_mem_util_get_dma_dir(uint32_t flags)
  22. {
  23. int rc = -EINVAL;
  24. if (flags & CAM_MEM_FLAG_HW_READ_ONLY)
  25. rc = DMA_TO_DEVICE;
  26. else if (flags & CAM_MEM_FLAG_HW_WRITE_ONLY)
  27. rc = DMA_FROM_DEVICE;
  28. else if (flags & CAM_MEM_FLAG_HW_READ_WRITE)
  29. rc = DMA_BIDIRECTIONAL;
  30. else if (flags & CAM_MEM_FLAG_PROTECTED_MODE)
  31. rc = DMA_BIDIRECTIONAL;
  32. return rc;
  33. }
  34. static int cam_mem_util_map_cpu_va(struct dma_buf *dmabuf,
  35. uintptr_t *vaddr,
  36. size_t *len)
  37. {
  38. int i, j, rc;
  39. void *addr;
  40. /*
  41. * dma_buf_begin_cpu_access() and dma_buf_end_cpu_access()
  42. * need to be called in pair to avoid stability issue.
  43. */
  44. rc = dma_buf_begin_cpu_access(dmabuf, DMA_BIDIRECTIONAL);
  45. if (rc) {
  46. CAM_ERR(CAM_MEM, "dma begin access failed rc=%d", rc);
  47. return rc;
  48. }
  49. /*
  50. * Code could be simplified if ION support of dma_buf_vmap is
  51. * available. This workaround takes the avandaage that ion_alloc
  52. * returns a virtually contiguous memory region, so we just need
  53. * to _kmap each individual page and then only use the virtual
  54. * address returned from the first call to _kmap.
  55. */
  56. for (i = 0; i < PAGE_ALIGN(dmabuf->size) / PAGE_SIZE; i++) {
  57. addr = dma_buf_kmap(dmabuf, i);
  58. if (IS_ERR_OR_NULL(addr)) {
  59. CAM_ERR(CAM_MEM, "kernel map fail");
  60. for (j = 0; j < i; j++)
  61. dma_buf_kunmap(dmabuf,
  62. j,
  63. (void *)(*vaddr + (j * PAGE_SIZE)));
  64. *vaddr = 0;
  65. *len = 0;
  66. rc = -ENOSPC;
  67. goto fail;
  68. }
  69. if (i == 0)
  70. *vaddr = (uint64_t)addr;
  71. }
  72. *len = dmabuf->size;
  73. return 0;
  74. fail:
  75. dma_buf_end_cpu_access(dmabuf, DMA_BIDIRECTIONAL);
  76. return rc;
  77. }
  78. static int cam_mem_util_unmap_cpu_va(struct dma_buf *dmabuf,
  79. uint64_t vaddr)
  80. {
  81. int i, rc = 0, page_num;
  82. if (!dmabuf || !vaddr) {
  83. CAM_ERR(CAM_MEM, "Invalid input args %pK %llX", dmabuf, vaddr);
  84. return -EINVAL;
  85. }
  86. page_num = PAGE_ALIGN(dmabuf->size) / PAGE_SIZE;
  87. for (i = 0; i < page_num; i++) {
  88. dma_buf_kunmap(dmabuf, i,
  89. (void *)(vaddr + (i * PAGE_SIZE)));
  90. }
  91. /*
  92. * dma_buf_begin_cpu_access() and
  93. * dma_buf_end_cpu_access() need to be called in pair
  94. * to avoid stability issue.
  95. */
  96. rc = dma_buf_end_cpu_access(dmabuf, DMA_BIDIRECTIONAL);
  97. if (rc) {
  98. CAM_ERR(CAM_MEM, "Failed in end cpu access, dmabuf=%pK",
  99. dmabuf);
  100. return rc;
  101. }
  102. return rc;
  103. }
  104. static int cam_mem_mgr_create_debug_fs(void)
  105. {
  106. tbl.dentry = debugfs_create_dir("camera_memmgr", NULL);
  107. if (!tbl.dentry) {
  108. CAM_ERR(CAM_MEM, "failed to create dentry");
  109. return -ENOMEM;
  110. }
  111. if (!debugfs_create_bool("alloc_profile_enable",
  112. 0644,
  113. tbl.dentry,
  114. &tbl.alloc_profile_enable)) {
  115. CAM_ERR(CAM_MEM,
  116. "failed to create alloc_profile_enable");
  117. goto err;
  118. }
  119. return 0;
  120. err:
  121. debugfs_remove_recursive(tbl.dentry);
  122. return -ENOMEM;
  123. }
  124. int cam_mem_mgr_init(void)
  125. {
  126. int i;
  127. int bitmap_size;
  128. memset(tbl.bufq, 0, sizeof(tbl.bufq));
  129. bitmap_size = BITS_TO_LONGS(CAM_MEM_BUFQ_MAX) * sizeof(long);
  130. tbl.bitmap = kzalloc(bitmap_size, GFP_KERNEL);
  131. if (!tbl.bitmap)
  132. return -ENOMEM;
  133. tbl.bits = bitmap_size * BITS_PER_BYTE;
  134. bitmap_zero(tbl.bitmap, tbl.bits);
  135. /* We need to reserve slot 0 because 0 is invalid */
  136. set_bit(0, tbl.bitmap);
  137. for (i = 1; i < CAM_MEM_BUFQ_MAX; i++) {
  138. tbl.bufq[i].fd = -1;
  139. tbl.bufq[i].buf_handle = -1;
  140. }
  141. mutex_init(&tbl.m_lock);
  142. atomic_set(&cam_mem_mgr_state, CAM_MEM_MGR_INITIALIZED);
  143. cam_mem_mgr_create_debug_fs();
  144. return 0;
  145. }
  146. static int32_t cam_mem_get_slot(void)
  147. {
  148. int32_t idx;
  149. mutex_lock(&tbl.m_lock);
  150. idx = find_first_zero_bit(tbl.bitmap, tbl.bits);
  151. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  152. mutex_unlock(&tbl.m_lock);
  153. return -ENOMEM;
  154. }
  155. set_bit(idx, tbl.bitmap);
  156. tbl.bufq[idx].active = true;
  157. mutex_init(&tbl.bufq[idx].q_lock);
  158. mutex_unlock(&tbl.m_lock);
  159. return idx;
  160. }
  161. static void cam_mem_put_slot(int32_t idx)
  162. {
  163. mutex_lock(&tbl.m_lock);
  164. mutex_lock(&tbl.bufq[idx].q_lock);
  165. tbl.bufq[idx].active = false;
  166. mutex_unlock(&tbl.bufq[idx].q_lock);
  167. mutex_destroy(&tbl.bufq[idx].q_lock);
  168. clear_bit(idx, tbl.bitmap);
  169. mutex_unlock(&tbl.m_lock);
  170. }
  171. int cam_mem_get_io_buf(int32_t buf_handle, int32_t mmu_handle,
  172. dma_addr_t *iova_ptr, size_t *len_ptr)
  173. {
  174. int rc = 0, idx;
  175. *len_ptr = 0;
  176. if (!atomic_read(&cam_mem_mgr_state)) {
  177. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  178. return -EINVAL;
  179. }
  180. idx = CAM_MEM_MGR_GET_HDL_IDX(buf_handle);
  181. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0)
  182. return -ENOENT;
  183. if (!tbl.bufq[idx].active)
  184. return -EAGAIN;
  185. mutex_lock(&tbl.bufq[idx].q_lock);
  186. if (buf_handle != tbl.bufq[idx].buf_handle) {
  187. rc = -EINVAL;
  188. goto handle_mismatch;
  189. }
  190. if (CAM_MEM_MGR_IS_SECURE_HDL(buf_handle))
  191. rc = cam_smmu_get_stage2_iova(mmu_handle,
  192. tbl.bufq[idx].fd,
  193. iova_ptr,
  194. len_ptr);
  195. else
  196. rc = cam_smmu_get_iova(mmu_handle,
  197. tbl.bufq[idx].fd,
  198. iova_ptr,
  199. len_ptr);
  200. if (rc) {
  201. CAM_ERR(CAM_MEM,
  202. "fail to map buf_hdl:0x%x, mmu_hdl: 0x%x for fd:%d",
  203. buf_handle, mmu_handle, tbl.bufq[idx].fd);
  204. goto handle_mismatch;
  205. }
  206. CAM_DBG(CAM_MEM,
  207. "handle:0x%x fd:%d iova_ptr:%pK len_ptr:%llu",
  208. mmu_handle, tbl.bufq[idx].fd, iova_ptr, *len_ptr);
  209. handle_mismatch:
  210. mutex_unlock(&tbl.bufq[idx].q_lock);
  211. return rc;
  212. }
  213. EXPORT_SYMBOL(cam_mem_get_io_buf);
  214. int cam_mem_get_cpu_buf(int32_t buf_handle, uintptr_t *vaddr_ptr, size_t *len)
  215. {
  216. int idx;
  217. if (!atomic_read(&cam_mem_mgr_state)) {
  218. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  219. return -EINVAL;
  220. }
  221. if (!atomic_read(&cam_mem_mgr_state)) {
  222. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  223. return -EINVAL;
  224. }
  225. if (!buf_handle || !vaddr_ptr || !len)
  226. return -EINVAL;
  227. idx = CAM_MEM_MGR_GET_HDL_IDX(buf_handle);
  228. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0)
  229. return -EINVAL;
  230. if (!tbl.bufq[idx].active)
  231. return -EPERM;
  232. if (buf_handle != tbl.bufq[idx].buf_handle)
  233. return -EINVAL;
  234. if (!(tbl.bufq[idx].flags & CAM_MEM_FLAG_KMD_ACCESS))
  235. return -EINVAL;
  236. if (tbl.bufq[idx].kmdvaddr) {
  237. *vaddr_ptr = tbl.bufq[idx].kmdvaddr;
  238. *len = tbl.bufq[idx].len;
  239. } else {
  240. CAM_ERR(CAM_MEM, "No KMD access was requested for 0x%x handle",
  241. buf_handle);
  242. return -EINVAL;
  243. }
  244. return 0;
  245. }
  246. EXPORT_SYMBOL(cam_mem_get_cpu_buf);
  247. int cam_mem_mgr_cache_ops(struct cam_mem_cache_ops_cmd *cmd)
  248. {
  249. int rc = 0, idx;
  250. uint32_t cache_dir;
  251. unsigned long dmabuf_flag = 0;
  252. if (!atomic_read(&cam_mem_mgr_state)) {
  253. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  254. return -EINVAL;
  255. }
  256. if (!cmd)
  257. return -EINVAL;
  258. idx = CAM_MEM_MGR_GET_HDL_IDX(cmd->buf_handle);
  259. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0)
  260. return -EINVAL;
  261. mutex_lock(&tbl.bufq[idx].q_lock);
  262. if (!tbl.bufq[idx].active) {
  263. rc = -EINVAL;
  264. goto end;
  265. }
  266. if (cmd->buf_handle != tbl.bufq[idx].buf_handle) {
  267. rc = -EINVAL;
  268. goto end;
  269. }
  270. rc = dma_buf_get_flags(tbl.bufq[idx].dma_buf, &dmabuf_flag);
  271. if (rc) {
  272. CAM_ERR(CAM_MEM, "cache get flags failed %d", rc);
  273. goto end;
  274. }
  275. if (dmabuf_flag & ION_FLAG_CACHED) {
  276. switch (cmd->mem_cache_ops) {
  277. case CAM_MEM_CLEAN_CACHE:
  278. cache_dir = DMA_TO_DEVICE;
  279. break;
  280. case CAM_MEM_INV_CACHE:
  281. cache_dir = DMA_FROM_DEVICE;
  282. break;
  283. case CAM_MEM_CLEAN_INV_CACHE:
  284. cache_dir = DMA_BIDIRECTIONAL;
  285. break;
  286. default:
  287. CAM_ERR(CAM_MEM,
  288. "invalid cache ops :%d", cmd->mem_cache_ops);
  289. rc = -EINVAL;
  290. goto end;
  291. }
  292. } else {
  293. CAM_DBG(CAM_MEM, "BUF is not cached");
  294. goto end;
  295. }
  296. rc = dma_buf_begin_cpu_access(tbl.bufq[idx].dma_buf,
  297. (cmd->mem_cache_ops == CAM_MEM_CLEAN_INV_CACHE) ?
  298. DMA_BIDIRECTIONAL : DMA_TO_DEVICE);
  299. if (rc) {
  300. CAM_ERR(CAM_MEM, "dma begin access failed rc=%d", rc);
  301. goto end;
  302. }
  303. rc = dma_buf_end_cpu_access(tbl.bufq[idx].dma_buf,
  304. cache_dir);
  305. if (rc) {
  306. CAM_ERR(CAM_MEM, "dma end access failed rc=%d", rc);
  307. goto end;
  308. }
  309. end:
  310. mutex_unlock(&tbl.bufq[idx].q_lock);
  311. return rc;
  312. }
  313. EXPORT_SYMBOL(cam_mem_mgr_cache_ops);
  314. static int cam_mem_util_get_dma_buf(size_t len,
  315. unsigned int heap_id_mask,
  316. unsigned int flags,
  317. struct dma_buf **buf)
  318. {
  319. int rc = 0;
  320. if (!buf) {
  321. CAM_ERR(CAM_MEM, "Invalid params");
  322. return -EINVAL;
  323. }
  324. *buf = ion_alloc(len, heap_id_mask, flags);
  325. if (IS_ERR_OR_NULL(*buf))
  326. return -ENOMEM;
  327. return rc;
  328. }
  329. static int cam_mem_util_get_dma_buf_fd(size_t len,
  330. size_t align,
  331. unsigned int heap_id_mask,
  332. unsigned int flags,
  333. struct dma_buf **buf,
  334. int *fd)
  335. {
  336. struct dma_buf *dmabuf = NULL;
  337. int rc = 0;
  338. struct timespec64 ts1, ts2;
  339. long microsec = 0;
  340. if (!buf || !fd) {
  341. CAM_ERR(CAM_MEM, "Invalid params, buf=%pK, fd=%pK", buf, fd);
  342. return -EINVAL;
  343. }
  344. if (tbl.alloc_profile_enable)
  345. CAM_GET_TIMESTAMP(ts1);
  346. *buf = ion_alloc(len, heap_id_mask, flags);
  347. if (IS_ERR_OR_NULL(*buf))
  348. return -ENOMEM;
  349. *fd = dma_buf_fd(*buf, O_CLOEXEC);
  350. if (*fd < 0) {
  351. CAM_ERR(CAM_MEM, "get fd fail, *fd=%d", *fd);
  352. rc = -EINVAL;
  353. goto get_fd_fail;
  354. }
  355. /*
  356. * increment the ref count so that ref count becomes 2 here
  357. * when we close fd, refcount becomes 1 and when we do
  358. * dmap_put_buf, ref count becomes 0 and memory will be freed.
  359. */
  360. dmabuf = dma_buf_get(*fd);
  361. if (IS_ERR_OR_NULL(dmabuf)) {
  362. CAM_ERR(CAM_MEM, "dma_buf_get failed, *fd=%d", *fd);
  363. rc = -EINVAL;
  364. }
  365. if (tbl.alloc_profile_enable) {
  366. CAM_GET_TIMESTAMP(ts2);
  367. CAM_GET_TIMESTAMP_DIFF_IN_MICRO(ts1, ts2, microsec);
  368. trace_cam_log_event("IONAllocProfile", "size and time in micro",
  369. len, microsec);
  370. }
  371. return rc;
  372. get_fd_fail:
  373. dma_buf_put(*buf);
  374. return rc;
  375. }
  376. static int cam_mem_util_ion_alloc(struct cam_mem_mgr_alloc_cmd *cmd,
  377. struct dma_buf **dmabuf,
  378. int *fd)
  379. {
  380. uint32_t heap_id;
  381. uint32_t ion_flag = 0;
  382. int rc;
  383. if ((cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE) &&
  384. (cmd->flags & CAM_MEM_FLAG_CDSP_OUTPUT)) {
  385. heap_id = ION_HEAP(ION_SECURE_DISPLAY_HEAP_ID);
  386. ion_flag |=
  387. ION_FLAG_SECURE | ION_FLAG_CP_CAMERA | ION_FLAG_CP_CDSP;
  388. } else if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  389. heap_id = ION_HEAP(ION_SECURE_DISPLAY_HEAP_ID);
  390. ion_flag |= ION_FLAG_SECURE | ION_FLAG_CP_CAMERA;
  391. } else {
  392. heap_id = ION_HEAP(ION_SYSTEM_HEAP_ID) |
  393. ION_HEAP(ION_CAMERA_HEAP_ID);
  394. }
  395. if (cmd->flags & CAM_MEM_FLAG_CACHE)
  396. ion_flag |= ION_FLAG_CACHED;
  397. else
  398. ion_flag &= ~ION_FLAG_CACHED;
  399. rc = cam_mem_util_get_dma_buf_fd(cmd->len,
  400. cmd->align,
  401. heap_id,
  402. ion_flag,
  403. dmabuf,
  404. fd);
  405. return rc;
  406. }
  407. static int cam_mem_util_check_alloc_flags(struct cam_mem_mgr_alloc_cmd *cmd)
  408. {
  409. if (cmd->num_hdl > CAM_MEM_MMU_MAX_HANDLE) {
  410. CAM_ERR(CAM_MEM, "Num of mmu hdl exceeded maximum(%d)",
  411. CAM_MEM_MMU_MAX_HANDLE);
  412. return -EINVAL;
  413. }
  414. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE &&
  415. cmd->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  416. CAM_ERR(CAM_MEM, "Kernel mapping in secure mode not allowed");
  417. return -EINVAL;
  418. }
  419. return 0;
  420. }
  421. static int cam_mem_util_check_map_flags(struct cam_mem_mgr_map_cmd *cmd)
  422. {
  423. if (!cmd->flags) {
  424. CAM_ERR(CAM_MEM, "Invalid flags");
  425. return -EINVAL;
  426. }
  427. if (cmd->num_hdl > CAM_MEM_MMU_MAX_HANDLE) {
  428. CAM_ERR(CAM_MEM, "Num of mmu hdl %d exceeded maximum(%d)",
  429. cmd->num_hdl, CAM_MEM_MMU_MAX_HANDLE);
  430. return -EINVAL;
  431. }
  432. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE &&
  433. cmd->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  434. CAM_ERR(CAM_MEM,
  435. "Kernel mapping in secure mode not allowed, flags=0x%x",
  436. cmd->flags);
  437. return -EINVAL;
  438. }
  439. if (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) {
  440. CAM_ERR(CAM_MEM,
  441. "Shared memory buffers are not allowed to be mapped");
  442. return -EINVAL;
  443. }
  444. return 0;
  445. }
  446. static int cam_mem_util_map_hw_va(uint32_t flags,
  447. int32_t *mmu_hdls,
  448. int32_t num_hdls,
  449. int fd,
  450. dma_addr_t *hw_vaddr,
  451. size_t *len,
  452. enum cam_smmu_region_id region)
  453. {
  454. int i;
  455. int rc = -1;
  456. int dir = cam_mem_util_get_dma_dir(flags);
  457. bool dis_delayed_unmap = false;
  458. if (dir < 0) {
  459. CAM_ERR(CAM_MEM, "fail to map DMA direction, dir=%d", dir);
  460. return dir;
  461. }
  462. if (flags & CAM_MEM_FLAG_DISABLE_DELAYED_UNMAP)
  463. dis_delayed_unmap = true;
  464. CAM_DBG(CAM_MEM,
  465. "map_hw_va : fd = %d, flags = 0x%x, dir=%d, num_hdls=%d",
  466. fd, flags, dir, num_hdls);
  467. if (flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  468. for (i = 0; i < num_hdls; i++) {
  469. rc = cam_smmu_map_stage2_iova(mmu_hdls[i],
  470. fd,
  471. dir,
  472. hw_vaddr,
  473. len);
  474. if (rc < 0) {
  475. CAM_ERR(CAM_MEM,
  476. "Failed to securely map to smmu, i=%d, fd=%d, dir=%d, mmu_hdl=%d, rc=%d",
  477. i, fd, dir, mmu_hdls[i], rc);
  478. goto multi_map_fail;
  479. }
  480. }
  481. } else {
  482. for (i = 0; i < num_hdls; i++) {
  483. rc = cam_smmu_map_user_iova(mmu_hdls[i],
  484. fd,
  485. dis_delayed_unmap,
  486. dir,
  487. (dma_addr_t *)hw_vaddr,
  488. len,
  489. region);
  490. if (rc < 0) {
  491. CAM_ERR(CAM_MEM,
  492. "Failed to map to smmu, i=%d, fd=%d, dir=%d, mmu_hdl=%d, region=%d, rc=%d",
  493. i, fd, dir, mmu_hdls[i], region, rc);
  494. goto multi_map_fail;
  495. }
  496. }
  497. }
  498. return rc;
  499. multi_map_fail:
  500. if (flags & CAM_MEM_FLAG_PROTECTED_MODE)
  501. for (--i; i > 0; i--)
  502. cam_smmu_unmap_stage2_iova(mmu_hdls[i], fd);
  503. else
  504. for (--i; i > 0; i--)
  505. cam_smmu_unmap_user_iova(mmu_hdls[i],
  506. fd,
  507. CAM_SMMU_REGION_IO);
  508. return rc;
  509. }
  510. int cam_mem_mgr_alloc_and_map(struct cam_mem_mgr_alloc_cmd *cmd)
  511. {
  512. int rc;
  513. int32_t idx;
  514. struct dma_buf *dmabuf = NULL;
  515. int fd = -1;
  516. dma_addr_t hw_vaddr = 0;
  517. size_t len;
  518. uintptr_t kvaddr = 0;
  519. size_t klen;
  520. if (!atomic_read(&cam_mem_mgr_state)) {
  521. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  522. return -EINVAL;
  523. }
  524. if (!cmd) {
  525. CAM_ERR(CAM_MEM, " Invalid argument");
  526. return -EINVAL;
  527. }
  528. len = cmd->len;
  529. rc = cam_mem_util_check_alloc_flags(cmd);
  530. if (rc) {
  531. CAM_ERR(CAM_MEM, "Invalid flags: flags = 0x%X, rc=%d",
  532. cmd->flags, rc);
  533. return rc;
  534. }
  535. rc = cam_mem_util_ion_alloc(cmd,
  536. &dmabuf,
  537. &fd);
  538. if (rc) {
  539. CAM_ERR(CAM_MEM,
  540. "Ion Alloc failed, len=%llu, align=%llu, flags=0x%x, num_hdl=%d",
  541. cmd->len, cmd->align, cmd->flags, cmd->num_hdl);
  542. return rc;
  543. }
  544. idx = cam_mem_get_slot();
  545. if (idx < 0) {
  546. CAM_ERR(CAM_MEM, "Failed in getting mem slot, idx=%d", idx);
  547. rc = -ENOMEM;
  548. goto slot_fail;
  549. }
  550. if ((cmd->flags & CAM_MEM_FLAG_HW_READ_WRITE) ||
  551. (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) ||
  552. (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)) {
  553. enum cam_smmu_region_id region;
  554. if (cmd->flags & CAM_MEM_FLAG_HW_READ_WRITE)
  555. region = CAM_SMMU_REGION_IO;
  556. if (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS)
  557. region = CAM_SMMU_REGION_SHARED;
  558. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)
  559. region = CAM_SMMU_REGION_SECHEAP;
  560. rc = cam_mem_util_map_hw_va(cmd->flags,
  561. cmd->mmu_hdls,
  562. cmd->num_hdl,
  563. fd,
  564. &hw_vaddr,
  565. &len,
  566. region);
  567. if (rc) {
  568. CAM_ERR(CAM_MEM,
  569. "Failed in map_hw_va, len=%llu, flags=0x%x, fd=%d, region=%d, num_hdl=%d, rc=%d",
  570. cmd->len, cmd->flags, fd, region,
  571. cmd->num_hdl, rc);
  572. goto map_hw_fail;
  573. }
  574. }
  575. mutex_lock(&tbl.bufq[idx].q_lock);
  576. tbl.bufq[idx].fd = fd;
  577. tbl.bufq[idx].dma_buf = NULL;
  578. tbl.bufq[idx].flags = cmd->flags;
  579. tbl.bufq[idx].buf_handle = GET_MEM_HANDLE(idx, fd);
  580. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)
  581. CAM_MEM_MGR_SET_SECURE_HDL(tbl.bufq[idx].buf_handle, true);
  582. if (cmd->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  583. rc = cam_mem_util_map_cpu_va(dmabuf, &kvaddr, &klen);
  584. if (rc) {
  585. CAM_ERR(CAM_MEM, "dmabuf: %pK mapping failed: %d",
  586. dmabuf, rc);
  587. goto map_kernel_fail;
  588. }
  589. }
  590. tbl.bufq[idx].kmdvaddr = kvaddr;
  591. tbl.bufq[idx].vaddr = hw_vaddr;
  592. tbl.bufq[idx].dma_buf = dmabuf;
  593. tbl.bufq[idx].len = cmd->len;
  594. tbl.bufq[idx].num_hdl = cmd->num_hdl;
  595. memcpy(tbl.bufq[idx].hdls, cmd->mmu_hdls,
  596. sizeof(int32_t) * cmd->num_hdl);
  597. tbl.bufq[idx].is_imported = false;
  598. mutex_unlock(&tbl.bufq[idx].q_lock);
  599. cmd->out.buf_handle = tbl.bufq[idx].buf_handle;
  600. cmd->out.fd = tbl.bufq[idx].fd;
  601. cmd->out.vaddr = 0;
  602. CAM_DBG(CAM_MEM,
  603. "fd=%d, flags=0x%x, num_hdl=%d, idx=%d, buf handle=%x, len=%zu",
  604. cmd->out.fd, cmd->flags, cmd->num_hdl, idx, cmd->out.buf_handle,
  605. tbl.bufq[idx].len);
  606. return rc;
  607. map_kernel_fail:
  608. mutex_unlock(&tbl.bufq[idx].q_lock);
  609. map_hw_fail:
  610. cam_mem_put_slot(idx);
  611. slot_fail:
  612. dma_buf_put(dmabuf);
  613. return rc;
  614. }
  615. int cam_mem_mgr_map(struct cam_mem_mgr_map_cmd *cmd)
  616. {
  617. int32_t idx;
  618. int rc;
  619. struct dma_buf *dmabuf;
  620. dma_addr_t hw_vaddr = 0;
  621. size_t len = 0;
  622. if (!atomic_read(&cam_mem_mgr_state)) {
  623. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  624. return -EINVAL;
  625. }
  626. if (!cmd || (cmd->fd < 0)) {
  627. CAM_ERR(CAM_MEM, "Invalid argument");
  628. return -EINVAL;
  629. }
  630. if (cmd->num_hdl > CAM_MEM_MMU_MAX_HANDLE) {
  631. CAM_ERR(CAM_MEM, "Num of mmu hdl %d exceeded maximum(%d)",
  632. cmd->num_hdl, CAM_MEM_MMU_MAX_HANDLE);
  633. return -EINVAL;
  634. }
  635. rc = cam_mem_util_check_map_flags(cmd);
  636. if (rc) {
  637. CAM_ERR(CAM_MEM, "Invalid flags: flags = %X", cmd->flags);
  638. return rc;
  639. }
  640. dmabuf = dma_buf_get(cmd->fd);
  641. if (IS_ERR_OR_NULL((void *)(dmabuf))) {
  642. CAM_ERR(CAM_MEM, "Failed to import dma_buf fd");
  643. return -EINVAL;
  644. }
  645. if ((cmd->flags & CAM_MEM_FLAG_HW_READ_WRITE) ||
  646. (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)) {
  647. rc = cam_mem_util_map_hw_va(cmd->flags,
  648. cmd->mmu_hdls,
  649. cmd->num_hdl,
  650. cmd->fd,
  651. &hw_vaddr,
  652. &len,
  653. CAM_SMMU_REGION_IO);
  654. if (rc) {
  655. CAM_ERR(CAM_MEM,
  656. "Failed in map_hw_va, flags=0x%x, fd=%d, region=%d, num_hdl=%d, rc=%d",
  657. cmd->flags, cmd->fd, CAM_SMMU_REGION_IO,
  658. cmd->num_hdl, rc);
  659. goto map_fail;
  660. }
  661. }
  662. idx = cam_mem_get_slot();
  663. if (idx < 0) {
  664. rc = -ENOMEM;
  665. goto map_fail;
  666. }
  667. mutex_lock(&tbl.bufq[idx].q_lock);
  668. tbl.bufq[idx].fd = cmd->fd;
  669. tbl.bufq[idx].dma_buf = NULL;
  670. tbl.bufq[idx].flags = cmd->flags;
  671. tbl.bufq[idx].buf_handle = GET_MEM_HANDLE(idx, cmd->fd);
  672. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)
  673. CAM_MEM_MGR_SET_SECURE_HDL(tbl.bufq[idx].buf_handle, true);
  674. tbl.bufq[idx].kmdvaddr = 0;
  675. if (cmd->num_hdl > 0)
  676. tbl.bufq[idx].vaddr = hw_vaddr;
  677. else
  678. tbl.bufq[idx].vaddr = 0;
  679. tbl.bufq[idx].dma_buf = dmabuf;
  680. tbl.bufq[idx].len = len;
  681. tbl.bufq[idx].num_hdl = cmd->num_hdl;
  682. memcpy(tbl.bufq[idx].hdls, cmd->mmu_hdls,
  683. sizeof(int32_t) * cmd->num_hdl);
  684. tbl.bufq[idx].is_imported = true;
  685. mutex_unlock(&tbl.bufq[idx].q_lock);
  686. cmd->out.buf_handle = tbl.bufq[idx].buf_handle;
  687. cmd->out.vaddr = 0;
  688. CAM_DBG(CAM_MEM,
  689. "fd=%d, flags=0x%x, num_hdl=%d, idx=%d, buf handle=%x, len=%zu",
  690. cmd->fd, cmd->flags, cmd->num_hdl, idx, cmd->out.buf_handle,
  691. tbl.bufq[idx].len);
  692. return rc;
  693. map_fail:
  694. dma_buf_put(dmabuf);
  695. return rc;
  696. }
  697. static int cam_mem_util_unmap_hw_va(int32_t idx,
  698. enum cam_smmu_region_id region,
  699. enum cam_smmu_mapping_client client)
  700. {
  701. int i;
  702. uint32_t flags;
  703. int32_t *mmu_hdls;
  704. int num_hdls;
  705. int fd;
  706. int rc = 0;
  707. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  708. CAM_ERR(CAM_MEM, "Incorrect index");
  709. return -EINVAL;
  710. }
  711. flags = tbl.bufq[idx].flags;
  712. mmu_hdls = tbl.bufq[idx].hdls;
  713. num_hdls = tbl.bufq[idx].num_hdl;
  714. fd = tbl.bufq[idx].fd;
  715. CAM_DBG(CAM_MEM,
  716. "unmap_hw_va : idx=%d, fd=%x, flags=0x%x, num_hdls=%d, client=%d",
  717. idx, fd, flags, num_hdls, client);
  718. if (flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  719. for (i = 0; i < num_hdls; i++) {
  720. rc = cam_smmu_unmap_stage2_iova(mmu_hdls[i], fd);
  721. if (rc < 0) {
  722. CAM_ERR(CAM_MEM,
  723. "Failed in secure unmap, i=%d, fd=%d, mmu_hdl=%d, rc=%d",
  724. i, fd, mmu_hdls[i], rc);
  725. goto unmap_end;
  726. }
  727. }
  728. } else {
  729. for (i = 0; i < num_hdls; i++) {
  730. if (client == CAM_SMMU_MAPPING_USER) {
  731. rc = cam_smmu_unmap_user_iova(mmu_hdls[i],
  732. fd, region);
  733. } else if (client == CAM_SMMU_MAPPING_KERNEL) {
  734. rc = cam_smmu_unmap_kernel_iova(mmu_hdls[i],
  735. tbl.bufq[idx].dma_buf, region);
  736. } else {
  737. CAM_ERR(CAM_MEM,
  738. "invalid caller for unmapping : %d",
  739. client);
  740. rc = -EINVAL;
  741. }
  742. if (rc < 0) {
  743. CAM_ERR(CAM_MEM,
  744. "Failed in unmap, i=%d, fd=%d, mmu_hdl=%d, region=%d, rc=%d",
  745. i, fd, mmu_hdls[i], region, rc);
  746. goto unmap_end;
  747. }
  748. }
  749. }
  750. return rc;
  751. unmap_end:
  752. CAM_ERR(CAM_MEM, "unmapping failed");
  753. return rc;
  754. }
  755. static void cam_mem_mgr_unmap_active_buf(int idx)
  756. {
  757. enum cam_smmu_region_id region = CAM_SMMU_REGION_SHARED;
  758. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_SHARED_ACCESS)
  759. region = CAM_SMMU_REGION_SHARED;
  760. else if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_READ_WRITE)
  761. region = CAM_SMMU_REGION_IO;
  762. cam_mem_util_unmap_hw_va(idx, region, CAM_SMMU_MAPPING_USER);
  763. }
  764. static int cam_mem_mgr_cleanup_table(void)
  765. {
  766. int i;
  767. mutex_lock(&tbl.m_lock);
  768. for (i = 1; i < CAM_MEM_BUFQ_MAX; i++) {
  769. if (!tbl.bufq[i].active) {
  770. CAM_DBG(CAM_MEM,
  771. "Buffer inactive at idx=%d, continuing", i);
  772. continue;
  773. } else {
  774. CAM_DBG(CAM_MEM,
  775. "Active buffer at idx=%d, possible leak needs unmapping",
  776. i);
  777. cam_mem_mgr_unmap_active_buf(i);
  778. }
  779. mutex_lock(&tbl.bufq[i].q_lock);
  780. if (tbl.bufq[i].dma_buf) {
  781. dma_buf_put(tbl.bufq[i].dma_buf);
  782. tbl.bufq[i].dma_buf = NULL;
  783. }
  784. tbl.bufq[i].fd = -1;
  785. tbl.bufq[i].flags = 0;
  786. tbl.bufq[i].buf_handle = -1;
  787. tbl.bufq[i].vaddr = 0;
  788. tbl.bufq[i].len = 0;
  789. memset(tbl.bufq[i].hdls, 0,
  790. sizeof(int32_t) * tbl.bufq[i].num_hdl);
  791. tbl.bufq[i].num_hdl = 0;
  792. tbl.bufq[i].dma_buf = NULL;
  793. tbl.bufq[i].active = false;
  794. mutex_unlock(&tbl.bufq[i].q_lock);
  795. mutex_destroy(&tbl.bufq[i].q_lock);
  796. }
  797. bitmap_zero(tbl.bitmap, tbl.bits);
  798. /* We need to reserve slot 0 because 0 is invalid */
  799. set_bit(0, tbl.bitmap);
  800. mutex_unlock(&tbl.m_lock);
  801. return 0;
  802. }
  803. void cam_mem_mgr_deinit(void)
  804. {
  805. atomic_set(&cam_mem_mgr_state, CAM_MEM_MGR_UNINITIALIZED);
  806. cam_mem_mgr_cleanup_table();
  807. debugfs_remove_recursive(tbl.dentry);
  808. mutex_lock(&tbl.m_lock);
  809. bitmap_zero(tbl.bitmap, tbl.bits);
  810. kfree(tbl.bitmap);
  811. tbl.bitmap = NULL;
  812. mutex_unlock(&tbl.m_lock);
  813. mutex_destroy(&tbl.m_lock);
  814. }
  815. static int cam_mem_util_unmap(int32_t idx,
  816. enum cam_smmu_mapping_client client)
  817. {
  818. int rc = 0;
  819. enum cam_smmu_region_id region = CAM_SMMU_REGION_SHARED;
  820. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  821. CAM_ERR(CAM_MEM, "Incorrect index");
  822. return -EINVAL;
  823. }
  824. CAM_DBG(CAM_MEM, "Flags = %X idx %d", tbl.bufq[idx].flags, idx);
  825. mutex_lock(&tbl.m_lock);
  826. if ((!tbl.bufq[idx].active) &&
  827. (tbl.bufq[idx].vaddr) == 0) {
  828. CAM_WARN(CAM_MEM, "Buffer at idx=%d is already unmapped,",
  829. idx);
  830. mutex_unlock(&tbl.m_lock);
  831. return 0;
  832. }
  833. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_KMD_ACCESS) {
  834. if (tbl.bufq[idx].dma_buf && tbl.bufq[idx].kmdvaddr) {
  835. rc = cam_mem_util_unmap_cpu_va(tbl.bufq[idx].dma_buf,
  836. tbl.bufq[idx].kmdvaddr);
  837. if (rc)
  838. CAM_ERR(CAM_MEM,
  839. "Failed, dmabuf=%pK, kmdvaddr=%pK",
  840. tbl.bufq[idx].dma_buf,
  841. (void *) tbl.bufq[idx].kmdvaddr);
  842. }
  843. }
  844. /* SHARED flag gets precedence, all other flags after it */
  845. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) {
  846. region = CAM_SMMU_REGION_SHARED;
  847. } else {
  848. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_READ_WRITE)
  849. region = CAM_SMMU_REGION_IO;
  850. }
  851. if ((tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_READ_WRITE) ||
  852. (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) ||
  853. (tbl.bufq[idx].flags & CAM_MEM_FLAG_PROTECTED_MODE)) {
  854. if (cam_mem_util_unmap_hw_va(idx, region, client))
  855. CAM_ERR(CAM_MEM, "Failed, dmabuf=%pK",
  856. tbl.bufq[idx].dma_buf);
  857. if (client == CAM_SMMU_MAPPING_KERNEL)
  858. tbl.bufq[idx].dma_buf = NULL;
  859. }
  860. mutex_lock(&tbl.bufq[idx].q_lock);
  861. tbl.bufq[idx].flags = 0;
  862. tbl.bufq[idx].buf_handle = -1;
  863. tbl.bufq[idx].vaddr = 0;
  864. memset(tbl.bufq[idx].hdls, 0,
  865. sizeof(int32_t) * CAM_MEM_MMU_MAX_HANDLE);
  866. CAM_DBG(CAM_MEM,
  867. "Ion buf at idx = %d freeing fd = %d, imported %d, dma_buf %pK",
  868. idx, tbl.bufq[idx].fd,
  869. tbl.bufq[idx].is_imported,
  870. tbl.bufq[idx].dma_buf);
  871. if (tbl.bufq[idx].dma_buf)
  872. dma_buf_put(tbl.bufq[idx].dma_buf);
  873. tbl.bufq[idx].fd = -1;
  874. tbl.bufq[idx].dma_buf = NULL;
  875. tbl.bufq[idx].is_imported = false;
  876. tbl.bufq[idx].len = 0;
  877. tbl.bufq[idx].num_hdl = 0;
  878. tbl.bufq[idx].active = false;
  879. mutex_unlock(&tbl.bufq[idx].q_lock);
  880. mutex_destroy(&tbl.bufq[idx].q_lock);
  881. clear_bit(idx, tbl.bitmap);
  882. mutex_unlock(&tbl.m_lock);
  883. return rc;
  884. }
  885. int cam_mem_mgr_release(struct cam_mem_mgr_release_cmd *cmd)
  886. {
  887. int idx;
  888. int rc;
  889. if (!atomic_read(&cam_mem_mgr_state)) {
  890. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  891. return -EINVAL;
  892. }
  893. if (!cmd) {
  894. CAM_ERR(CAM_MEM, "Invalid argument");
  895. return -EINVAL;
  896. }
  897. idx = CAM_MEM_MGR_GET_HDL_IDX(cmd->buf_handle);
  898. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  899. CAM_ERR(CAM_MEM, "Incorrect index %d extracted from mem handle",
  900. idx);
  901. return -EINVAL;
  902. }
  903. if (!tbl.bufq[idx].active) {
  904. CAM_ERR(CAM_MEM, "Released buffer state should be active");
  905. return -EINVAL;
  906. }
  907. if (tbl.bufq[idx].buf_handle != cmd->buf_handle) {
  908. CAM_ERR(CAM_MEM,
  909. "Released buf handle %d not matching within table %d, idx=%d",
  910. cmd->buf_handle, tbl.bufq[idx].buf_handle, idx);
  911. return -EINVAL;
  912. }
  913. CAM_DBG(CAM_MEM, "Releasing hdl = %x, idx = %d", cmd->buf_handle, idx);
  914. rc = cam_mem_util_unmap(idx, CAM_SMMU_MAPPING_USER);
  915. return rc;
  916. }
  917. int cam_mem_mgr_request_mem(struct cam_mem_mgr_request_desc *inp,
  918. struct cam_mem_mgr_memory_desc *out)
  919. {
  920. struct dma_buf *buf = NULL;
  921. int ion_fd = -1;
  922. int rc = 0;
  923. uint32_t heap_id;
  924. int32_t ion_flag = 0;
  925. uintptr_t kvaddr;
  926. dma_addr_t iova = 0;
  927. size_t request_len = 0;
  928. uint32_t mem_handle;
  929. int32_t idx;
  930. int32_t smmu_hdl = 0;
  931. int32_t num_hdl = 0;
  932. enum cam_smmu_region_id region = CAM_SMMU_REGION_SHARED;
  933. if (!atomic_read(&cam_mem_mgr_state)) {
  934. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  935. return -EINVAL;
  936. }
  937. if (!inp || !out) {
  938. CAM_ERR(CAM_MEM, "Invalid params");
  939. return -EINVAL;
  940. }
  941. if (!(inp->flags & CAM_MEM_FLAG_HW_READ_WRITE ||
  942. inp->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS ||
  943. inp->flags & CAM_MEM_FLAG_CACHE)) {
  944. CAM_ERR(CAM_MEM, "Invalid flags for request mem");
  945. return -EINVAL;
  946. }
  947. if (inp->flags & CAM_MEM_FLAG_CACHE)
  948. ion_flag |= ION_FLAG_CACHED;
  949. else
  950. ion_flag &= ~ION_FLAG_CACHED;
  951. heap_id = ION_HEAP(ION_SYSTEM_HEAP_ID) |
  952. ION_HEAP(ION_CAMERA_HEAP_ID);
  953. rc = cam_mem_util_get_dma_buf(inp->size,
  954. heap_id,
  955. ion_flag,
  956. &buf);
  957. if (rc) {
  958. CAM_ERR(CAM_MEM, "ION alloc failed for shared buffer");
  959. goto ion_fail;
  960. } else {
  961. CAM_DBG(CAM_MEM, "Got dma_buf = %pK", buf);
  962. }
  963. /*
  964. * we are mapping kva always here,
  965. * update flags so that we do unmap properly
  966. */
  967. inp->flags |= CAM_MEM_FLAG_KMD_ACCESS;
  968. rc = cam_mem_util_map_cpu_va(buf, &kvaddr, &request_len);
  969. if (rc) {
  970. CAM_ERR(CAM_MEM, "Failed to get kernel vaddr");
  971. goto map_fail;
  972. }
  973. if (!inp->smmu_hdl) {
  974. CAM_ERR(CAM_MEM, "Invalid SMMU handle");
  975. rc = -EINVAL;
  976. goto smmu_fail;
  977. }
  978. /* SHARED flag gets precedence, all other flags after it */
  979. if (inp->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) {
  980. region = CAM_SMMU_REGION_SHARED;
  981. } else {
  982. if (inp->flags & CAM_MEM_FLAG_HW_READ_WRITE)
  983. region = CAM_SMMU_REGION_IO;
  984. }
  985. rc = cam_smmu_map_kernel_iova(inp->smmu_hdl,
  986. buf,
  987. CAM_SMMU_MAP_RW,
  988. &iova,
  989. &request_len,
  990. region);
  991. if (rc < 0) {
  992. CAM_ERR(CAM_MEM, "SMMU mapping failed");
  993. goto smmu_fail;
  994. }
  995. smmu_hdl = inp->smmu_hdl;
  996. num_hdl = 1;
  997. idx = cam_mem_get_slot();
  998. if (idx < 0) {
  999. rc = -ENOMEM;
  1000. goto slot_fail;
  1001. }
  1002. mutex_lock(&tbl.bufq[idx].q_lock);
  1003. mem_handle = GET_MEM_HANDLE(idx, ion_fd);
  1004. tbl.bufq[idx].dma_buf = buf;
  1005. tbl.bufq[idx].fd = -1;
  1006. tbl.bufq[idx].flags = inp->flags;
  1007. tbl.bufq[idx].buf_handle = mem_handle;
  1008. tbl.bufq[idx].kmdvaddr = kvaddr;
  1009. tbl.bufq[idx].vaddr = iova;
  1010. tbl.bufq[idx].len = inp->size;
  1011. tbl.bufq[idx].num_hdl = num_hdl;
  1012. memcpy(tbl.bufq[idx].hdls, &smmu_hdl,
  1013. sizeof(int32_t));
  1014. tbl.bufq[idx].is_imported = false;
  1015. mutex_unlock(&tbl.bufq[idx].q_lock);
  1016. out->kva = kvaddr;
  1017. out->iova = (uint32_t)iova;
  1018. out->smmu_hdl = smmu_hdl;
  1019. out->mem_handle = mem_handle;
  1020. out->len = inp->size;
  1021. out->region = region;
  1022. return rc;
  1023. slot_fail:
  1024. cam_smmu_unmap_kernel_iova(inp->smmu_hdl,
  1025. buf, region);
  1026. smmu_fail:
  1027. cam_mem_util_unmap_cpu_va(buf, kvaddr);
  1028. map_fail:
  1029. dma_buf_put(buf);
  1030. ion_fail:
  1031. return rc;
  1032. }
  1033. EXPORT_SYMBOL(cam_mem_mgr_request_mem);
  1034. int cam_mem_mgr_release_mem(struct cam_mem_mgr_memory_desc *inp)
  1035. {
  1036. int32_t idx;
  1037. int rc;
  1038. if (!atomic_read(&cam_mem_mgr_state)) {
  1039. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1040. return -EINVAL;
  1041. }
  1042. if (!inp) {
  1043. CAM_ERR(CAM_MEM, "Invalid argument");
  1044. return -EINVAL;
  1045. }
  1046. idx = CAM_MEM_MGR_GET_HDL_IDX(inp->mem_handle);
  1047. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  1048. CAM_ERR(CAM_MEM, "Incorrect index extracted from mem handle");
  1049. return -EINVAL;
  1050. }
  1051. if (!tbl.bufq[idx].active) {
  1052. if (tbl.bufq[idx].vaddr == 0) {
  1053. CAM_ERR(CAM_MEM, "buffer is released already");
  1054. return 0;
  1055. }
  1056. CAM_ERR(CAM_MEM, "Released buffer state should be active");
  1057. return -EINVAL;
  1058. }
  1059. if (tbl.bufq[idx].buf_handle != inp->mem_handle) {
  1060. CAM_ERR(CAM_MEM,
  1061. "Released buf handle not matching within table");
  1062. return -EINVAL;
  1063. }
  1064. CAM_DBG(CAM_MEM, "Releasing hdl = %X", inp->mem_handle);
  1065. rc = cam_mem_util_unmap(idx, CAM_SMMU_MAPPING_KERNEL);
  1066. return rc;
  1067. }
  1068. EXPORT_SYMBOL(cam_mem_mgr_release_mem);
  1069. int cam_mem_mgr_reserve_memory_region(struct cam_mem_mgr_request_desc *inp,
  1070. enum cam_smmu_region_id region,
  1071. struct cam_mem_mgr_memory_desc *out)
  1072. {
  1073. struct dma_buf *buf = NULL;
  1074. int rc = 0;
  1075. int ion_fd = -1;
  1076. uint32_t heap_id;
  1077. dma_addr_t iova = 0;
  1078. size_t request_len = 0;
  1079. uint32_t mem_handle;
  1080. int32_t idx;
  1081. int32_t smmu_hdl = 0;
  1082. int32_t num_hdl = 0;
  1083. if (!atomic_read(&cam_mem_mgr_state)) {
  1084. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1085. return -EINVAL;
  1086. }
  1087. if (!inp || !out) {
  1088. CAM_ERR(CAM_MEM, "Invalid param(s)");
  1089. return -EINVAL;
  1090. }
  1091. if (!inp->smmu_hdl) {
  1092. CAM_ERR(CAM_MEM, "Invalid SMMU handle");
  1093. return -EINVAL;
  1094. }
  1095. if (region != CAM_SMMU_REGION_SECHEAP) {
  1096. CAM_ERR(CAM_MEM, "Only secondary heap supported");
  1097. return -EINVAL;
  1098. }
  1099. heap_id = ION_HEAP(ION_SYSTEM_HEAP_ID) |
  1100. ION_HEAP(ION_CAMERA_HEAP_ID);
  1101. rc = cam_mem_util_get_dma_buf(inp->size,
  1102. heap_id,
  1103. 0,
  1104. &buf);
  1105. if (rc) {
  1106. CAM_ERR(CAM_MEM, "ION alloc failed for sec heap buffer");
  1107. goto ion_fail;
  1108. } else {
  1109. CAM_DBG(CAM_MEM, "Got dma_buf = %pK", buf);
  1110. }
  1111. rc = cam_smmu_reserve_sec_heap(inp->smmu_hdl,
  1112. buf,
  1113. &iova,
  1114. &request_len);
  1115. if (rc) {
  1116. CAM_ERR(CAM_MEM, "Reserving secondary heap failed");
  1117. goto smmu_fail;
  1118. }
  1119. smmu_hdl = inp->smmu_hdl;
  1120. num_hdl = 1;
  1121. idx = cam_mem_get_slot();
  1122. if (idx < 0) {
  1123. rc = -ENOMEM;
  1124. goto slot_fail;
  1125. }
  1126. mutex_lock(&tbl.bufq[idx].q_lock);
  1127. mem_handle = GET_MEM_HANDLE(idx, ion_fd);
  1128. tbl.bufq[idx].fd = -1;
  1129. tbl.bufq[idx].dma_buf = buf;
  1130. tbl.bufq[idx].flags = inp->flags;
  1131. tbl.bufq[idx].buf_handle = mem_handle;
  1132. tbl.bufq[idx].kmdvaddr = 0;
  1133. tbl.bufq[idx].vaddr = iova;
  1134. tbl.bufq[idx].len = request_len;
  1135. tbl.bufq[idx].num_hdl = num_hdl;
  1136. memcpy(tbl.bufq[idx].hdls, &smmu_hdl,
  1137. sizeof(int32_t));
  1138. tbl.bufq[idx].is_imported = false;
  1139. mutex_unlock(&tbl.bufq[idx].q_lock);
  1140. out->kva = 0;
  1141. out->iova = (uint32_t)iova;
  1142. out->smmu_hdl = smmu_hdl;
  1143. out->mem_handle = mem_handle;
  1144. out->len = request_len;
  1145. out->region = region;
  1146. return rc;
  1147. slot_fail:
  1148. cam_smmu_release_sec_heap(smmu_hdl);
  1149. smmu_fail:
  1150. dma_buf_put(buf);
  1151. ion_fail:
  1152. return rc;
  1153. }
  1154. EXPORT_SYMBOL(cam_mem_mgr_reserve_memory_region);
  1155. int cam_mem_mgr_free_memory_region(struct cam_mem_mgr_memory_desc *inp)
  1156. {
  1157. int32_t idx;
  1158. int rc;
  1159. int32_t smmu_hdl;
  1160. if (!atomic_read(&cam_mem_mgr_state)) {
  1161. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1162. return -EINVAL;
  1163. }
  1164. if (!inp) {
  1165. CAM_ERR(CAM_MEM, "Invalid argument");
  1166. return -EINVAL;
  1167. }
  1168. if (inp->region != CAM_SMMU_REGION_SECHEAP) {
  1169. CAM_ERR(CAM_MEM, "Only secondary heap supported");
  1170. return -EINVAL;
  1171. }
  1172. idx = CAM_MEM_MGR_GET_HDL_IDX(inp->mem_handle);
  1173. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  1174. CAM_ERR(CAM_MEM, "Incorrect index extracted from mem handle");
  1175. return -EINVAL;
  1176. }
  1177. if (!tbl.bufq[idx].active) {
  1178. if (tbl.bufq[idx].vaddr == 0) {
  1179. CAM_ERR(CAM_MEM, "buffer is released already");
  1180. return 0;
  1181. }
  1182. CAM_ERR(CAM_MEM, "Released buffer state should be active");
  1183. return -EINVAL;
  1184. }
  1185. if (tbl.bufq[idx].buf_handle != inp->mem_handle) {
  1186. CAM_ERR(CAM_MEM,
  1187. "Released buf handle not matching within table");
  1188. return -EINVAL;
  1189. }
  1190. if (tbl.bufq[idx].num_hdl != 1) {
  1191. CAM_ERR(CAM_MEM,
  1192. "Sec heap region should have only one smmu hdl");
  1193. return -ENODEV;
  1194. }
  1195. memcpy(&smmu_hdl, tbl.bufq[idx].hdls,
  1196. sizeof(int32_t));
  1197. if (inp->smmu_hdl != smmu_hdl) {
  1198. CAM_ERR(CAM_MEM,
  1199. "Passed SMMU handle doesn't match with internal hdl");
  1200. return -ENODEV;
  1201. }
  1202. rc = cam_smmu_release_sec_heap(inp->smmu_hdl);
  1203. if (rc) {
  1204. CAM_ERR(CAM_MEM,
  1205. "Sec heap region release failed");
  1206. return -ENODEV;
  1207. }
  1208. CAM_DBG(CAM_MEM, "Releasing hdl = %X", inp->mem_handle);
  1209. rc = cam_mem_util_unmap(idx, CAM_SMMU_MAPPING_KERNEL);
  1210. if (rc)
  1211. CAM_ERR(CAM_MEM, "unmapping secondary heap failed");
  1212. return rc;
  1213. }
  1214. EXPORT_SYMBOL(cam_mem_mgr_free_memory_region);