sde_plane.c 129 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652
  1. /*
  2. * Copyright (C) 2014-2020 The Linux Foundation. All rights reserved.
  3. * Copyright (C) 2013 Red Hat
  4. * Author: Rob Clark <[email protected]>
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License version 2 as published by
  8. * the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful, but WITHOUT
  11. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  13. * more details.
  14. *
  15. * You should have received a copy of the GNU General Public License along with
  16. * this program. If not, see <http://www.gnu.org/licenses/>.
  17. */
  18. #define pr_fmt(fmt) "[drm:%s:%d] " fmt, __func__, __LINE__
  19. #include <linux/debugfs.h>
  20. #include <linux/dma-buf.h>
  21. #include <drm/sde_drm.h>
  22. #include <drm/msm_drm_pp.h>
  23. #include "msm_prop.h"
  24. #include "msm_drv.h"
  25. #include "sde_kms.h"
  26. #include "sde_fence.h"
  27. #include "sde_formats.h"
  28. #include "sde_hw_sspp.h"
  29. #include "sde_hw_catalog_format.h"
  30. #include "sde_trace.h"
  31. #include "sde_crtc.h"
  32. #include "sde_vbif.h"
  33. #include "sde_plane.h"
  34. #include "sde_color_processing.h"
  35. #define SDE_DEBUG_PLANE(pl, fmt, ...) SDE_DEBUG("plane%d " fmt,\
  36. (pl) ? (pl)->base.base.id : -1, ##__VA_ARGS__)
  37. #define SDE_ERROR_PLANE(pl, fmt, ...) SDE_ERROR("plane%d " fmt,\
  38. (pl) ? (pl)->base.base.id : -1, ##__VA_ARGS__)
  39. #define DECIMATED_DIMENSION(dim, deci) (((dim) + ((1 << (deci)) - 1)) >> (deci))
  40. #define PHASE_STEP_SHIFT 21
  41. #define PHASE_STEP_UNIT_SCALE ((int) (1 << PHASE_STEP_SHIFT))
  42. #define PHASE_RESIDUAL 15
  43. #define SHARP_STRENGTH_DEFAULT 32
  44. #define SHARP_EDGE_THR_DEFAULT 112
  45. #define SHARP_SMOOTH_THR_DEFAULT 8
  46. #define SHARP_NOISE_THR_DEFAULT 2
  47. #define SDE_NAME_SIZE 12
  48. #define SDE_PLANE_COLOR_FILL_FLAG BIT(31)
  49. #define TIME_MULTIPLEX_RECT(r0, r1, buffer_lines) \
  50. ((r0).y >= ((r1).y + (r1).h + buffer_lines))
  51. /* multirect rect index */
  52. enum {
  53. R0,
  54. R1,
  55. R_MAX
  56. };
  57. #define SDE_QSEED_DEFAULT_DYN_EXP 0x0
  58. #define DEFAULT_REFRESH_RATE 60
  59. /**
  60. * enum sde_plane_qos - Different qos configurations for each pipe
  61. *
  62. * @SDE_PLANE_QOS_VBLANK_CTRL: Setup VBLANK qos for the pipe.
  63. * @SDE_PLANE_QOS_VBLANK_AMORTIZE: Enables Amortization within pipe.
  64. * this configuration is mutually exclusive from VBLANK_CTRL.
  65. * @SDE_PLANE_QOS_PANIC_CTRL: Setup panic for the pipe.
  66. */
  67. enum sde_plane_qos {
  68. SDE_PLANE_QOS_VBLANK_CTRL = BIT(0),
  69. SDE_PLANE_QOS_VBLANK_AMORTIZE = BIT(1),
  70. SDE_PLANE_QOS_PANIC_CTRL = BIT(2),
  71. };
  72. /*
  73. * struct sde_plane - local sde plane structure
  74. * @aspace: address space pointer
  75. * @csc_cfg: Decoded user configuration for csc
  76. * @csc_usr_ptr: Points to csc_cfg if valid user config available
  77. * @csc_ptr: Points to sde_csc_cfg structure to use for current
  78. * @mplane_list: List of multirect planes of the same pipe
  79. * @catalog: Points to sde catalog structure
  80. * @revalidate: force revalidation of all the plane properties
  81. * @xin_halt_forced_clk: whether or not clocks were forced on for xin halt
  82. * @blob_rot_caps: Pointer to rotator capability blob
  83. */
  84. struct sde_plane {
  85. struct drm_plane base;
  86. struct mutex lock;
  87. enum sde_sspp pipe;
  88. uint32_t features; /* capabilities from catalog */
  89. uint32_t perf_features; /* perf capabilities from catalog */
  90. uint32_t nformats;
  91. uint32_t formats[64];
  92. struct sde_hw_pipe *pipe_hw;
  93. struct sde_hw_pipe_cfg pipe_cfg;
  94. struct sde_hw_sharp_cfg sharp_cfg;
  95. struct sde_hw_pipe_qos_cfg pipe_qos_cfg;
  96. struct sde_vbif_set_qos_params cached_qos_params;
  97. uint32_t color_fill;
  98. bool is_error;
  99. bool is_rt_pipe;
  100. bool is_virtual;
  101. struct list_head mplane_list;
  102. struct sde_mdss_cfg *catalog;
  103. bool revalidate;
  104. bool xin_halt_forced_clk;
  105. struct sde_csc_cfg csc_cfg;
  106. struct sde_csc_cfg *csc_usr_ptr;
  107. struct sde_csc_cfg *csc_ptr;
  108. const struct sde_sspp_sub_blks *pipe_sblk;
  109. char pipe_name[SDE_NAME_SIZE];
  110. struct msm_property_info property_info;
  111. struct msm_property_data property_data[PLANE_PROP_COUNT];
  112. struct drm_property_blob *blob_info;
  113. struct drm_property_blob *blob_rot_caps;
  114. /* debugfs related stuff */
  115. struct dentry *debugfs_root;
  116. bool debugfs_default_scale;
  117. };
  118. #define to_sde_plane(x) container_of(x, struct sde_plane, base)
  119. static int plane_prop_array[PLANE_PROP_COUNT] = {SDE_PLANE_DIRTY_ALL};
  120. static struct sde_kms *_sde_plane_get_kms(struct drm_plane *plane)
  121. {
  122. struct msm_drm_private *priv;
  123. if (!plane || !plane->dev)
  124. return NULL;
  125. priv = plane->dev->dev_private;
  126. if (!priv)
  127. return NULL;
  128. return to_sde_kms(priv->kms);
  129. }
  130. static struct sde_hw_ctl *_sde_plane_get_hw_ctl(const struct drm_plane *plane)
  131. {
  132. struct drm_plane_state *pstate = NULL;
  133. struct drm_crtc *drm_crtc = NULL;
  134. struct sde_crtc *sde_crtc = NULL;
  135. struct sde_crtc_mixer *mixer = NULL;
  136. struct sde_hw_ctl *ctl = NULL;
  137. if (!plane) {
  138. DRM_ERROR("Invalid plane %pK\n", plane);
  139. return NULL;
  140. }
  141. pstate = plane->state;
  142. if (!pstate) {
  143. DRM_ERROR("Invalid plane state %pK\n", pstate);
  144. return NULL;
  145. }
  146. drm_crtc = pstate->crtc;
  147. if (!drm_crtc) {
  148. DRM_ERROR("Invalid drm_crtc %pK\n", drm_crtc);
  149. return NULL;
  150. }
  151. sde_crtc = to_sde_crtc(drm_crtc);
  152. if (!sde_crtc) {
  153. DRM_ERROR("invalid sde_crtc %pK\n", sde_crtc);
  154. return NULL;
  155. }
  156. /* it will always return the first mixer and single CTL */
  157. mixer = sde_crtc->mixers;
  158. if (!mixer) {
  159. DRM_ERROR("invalid mixer %pK\n", mixer);
  160. return NULL;
  161. }
  162. ctl = mixer->hw_ctl;
  163. if (!mixer) {
  164. DRM_ERROR("invalid ctl %pK\n", ctl);
  165. return NULL;
  166. }
  167. return ctl;
  168. }
  169. static bool sde_plane_enabled(const struct drm_plane_state *state)
  170. {
  171. return state && state->fb && state->crtc;
  172. }
  173. bool sde_plane_is_sec_ui_allowed(struct drm_plane *plane)
  174. {
  175. struct sde_plane *psde;
  176. if (!plane)
  177. return false;
  178. psde = to_sde_plane(plane);
  179. return !(psde->features & BIT(SDE_SSPP_BLOCK_SEC_UI));
  180. }
  181. void sde_plane_setup_src_split_order(struct drm_plane *plane,
  182. enum sde_sspp_multirect_index rect_mode, bool enable)
  183. {
  184. struct sde_plane *psde;
  185. if (!plane)
  186. return;
  187. psde = to_sde_plane(plane);
  188. if (psde->pipe_hw->ops.set_src_split_order)
  189. psde->pipe_hw->ops.set_src_split_order(psde->pipe_hw,
  190. rect_mode, enable);
  191. }
  192. /**
  193. * _sde_plane_calc_fill_level - calculate fill level of the given source format
  194. * @plane: Pointer to drm plane
  195. * @fmt: Pointer to source buffer format
  196. * @src_wdith: width of source buffer
  197. * Return: fill level corresponding to the source buffer/format or 0 if error
  198. */
  199. static inline int _sde_plane_calc_fill_level(struct drm_plane *plane,
  200. const struct sde_format *fmt, u32 src_width)
  201. {
  202. struct sde_plane *psde, *tmp;
  203. struct sde_plane_state *pstate;
  204. u32 fixed_buff_size;
  205. u32 total_fl;
  206. u32 hflip_bytes;
  207. u32 unused_space;
  208. if (!plane || !fmt || !plane->state || !src_width || !fmt->bpp) {
  209. SDE_ERROR("invalid arguments\n");
  210. return 0;
  211. }
  212. psde = to_sde_plane(plane);
  213. if (psde->perf_features & BIT(SDE_PERF_SSPP_QOS_FL_NOCALC))
  214. return 0;
  215. pstate = to_sde_plane_state(plane->state);
  216. fixed_buff_size = psde->pipe_sblk->pixel_ram_size;
  217. list_for_each_entry(tmp, &psde->mplane_list, mplane_list) {
  218. if (!sde_plane_enabled(tmp->base.state))
  219. continue;
  220. SDE_DEBUG("plane%d/%d src_width:%d/%d\n",
  221. psde->base.base.id, tmp->base.base.id,
  222. src_width, tmp->pipe_cfg.src_rect.w);
  223. src_width = max_t(u32, src_width, tmp->pipe_cfg.src_rect.w);
  224. }
  225. if ((pstate->rotation & DRM_MODE_REFLECT_X) &&
  226. SDE_FORMAT_IS_LINEAR(fmt))
  227. hflip_bytes = (src_width + 32) * fmt->bpp;
  228. else
  229. hflip_bytes = 0;
  230. if (fmt->fetch_planes == SDE_PLANE_PSEUDO_PLANAR) {
  231. unused_space = 23 * 128;
  232. if (fmt->chroma_sample == SDE_CHROMA_420) {
  233. /* NV12 */
  234. total_fl = (fixed_buff_size / 2 - hflip_bytes -
  235. unused_space) / ((src_width + 32) * fmt->bpp);
  236. } else {
  237. /* non NV12 */
  238. total_fl = (fixed_buff_size / 2 - hflip_bytes -
  239. unused_space) * 2 / ((src_width + 32) *
  240. fmt->bpp);
  241. }
  242. } else {
  243. unused_space = 6 * 128;
  244. if (pstate->multirect_mode == SDE_SSPP_MULTIRECT_PARALLEL) {
  245. total_fl = (fixed_buff_size / 2 - hflip_bytes -
  246. unused_space) * 2 / ((src_width + 32) *
  247. fmt->bpp);
  248. } else {
  249. total_fl = (fixed_buff_size - hflip_bytes -
  250. unused_space) * 2 / ((src_width + 32) *
  251. fmt->bpp);
  252. }
  253. }
  254. SDE_DEBUG("plane%u: pnum:%d fmt: %4.4s w:%u hf:%d us:%d fl:%u\n",
  255. plane->base.id, psde->pipe - SSPP_VIG0,
  256. (char *)&fmt->base.pixel_format,
  257. src_width, hflip_bytes, unused_space, total_fl);
  258. return total_fl;
  259. }
  260. /**
  261. * _sde_plane_get_qos_lut - get LUT mapping based on fill level
  262. * @tbl: Pointer to LUT table
  263. * @total_fl: fill level
  264. * Return: LUT setting corresponding to the fill level
  265. */
  266. static u64 _sde_plane_get_qos_lut(const struct sde_qos_lut_tbl *tbl,
  267. u32 total_fl)
  268. {
  269. int i;
  270. if (!tbl || !tbl->nentry || !tbl->entries)
  271. return 0;
  272. for (i = 0; i < tbl->nentry; i++)
  273. if (total_fl <= tbl->entries[i].fl)
  274. return tbl->entries[i].lut;
  275. /* if last fl is zero, use as default */
  276. if (!tbl->entries[i-1].fl)
  277. return tbl->entries[i-1].lut;
  278. return 0;
  279. }
  280. /**
  281. * _sde_plane_set_qos_lut - set QoS LUT of the given plane
  282. * @plane: Pointer to drm plane
  283. * @fb: Pointer to framebuffer associated with the given plane
  284. */
  285. static void _sde_plane_set_qos_lut(struct drm_plane *plane,
  286. struct drm_framebuffer *fb)
  287. {
  288. struct sde_plane *psde;
  289. const struct sde_format *fmt = NULL;
  290. u64 qos_lut;
  291. u32 total_fl = 0, lut_usage;
  292. if (!plane || !fb) {
  293. SDE_ERROR("invalid arguments plane %d fb %d\n",
  294. !plane, !fb);
  295. return;
  296. }
  297. psde = to_sde_plane(plane);
  298. if (!psde->pipe_hw || !psde->pipe_sblk || !psde->catalog) {
  299. SDE_ERROR("invalid arguments\n");
  300. return;
  301. } else if (!psde->pipe_hw->ops.setup_creq_lut) {
  302. return;
  303. }
  304. if (!psde->is_rt_pipe) {
  305. lut_usage = SDE_QOS_LUT_USAGE_NRT;
  306. } else {
  307. fmt = sde_get_sde_format_ext(
  308. fb->format->format,
  309. fb->modifier);
  310. total_fl = _sde_plane_calc_fill_level(plane, fmt,
  311. psde->pipe_cfg.src_rect.w);
  312. if (fmt && SDE_FORMAT_IS_LINEAR(fmt))
  313. lut_usage = SDE_QOS_LUT_USAGE_LINEAR;
  314. else if (psde->features & BIT(SDE_SSPP_SCALER_QSEED3) ||
  315. psde->features & BIT(SDE_SSPP_SCALER_QSEED3LITE))
  316. lut_usage = SDE_QOS_LUT_USAGE_MACROTILE_QSEED;
  317. else
  318. lut_usage = SDE_QOS_LUT_USAGE_MACROTILE;
  319. }
  320. qos_lut = _sde_plane_get_qos_lut(
  321. &psde->catalog->perf.qos_lut_tbl[lut_usage], total_fl);
  322. psde->pipe_qos_cfg.creq_lut = qos_lut;
  323. trace_sde_perf_set_qos_luts(psde->pipe - SSPP_VIG0,
  324. (fmt) ? fmt->base.pixel_format : 0,
  325. psde->is_rt_pipe, total_fl, qos_lut, lut_usage);
  326. SDE_DEBUG("plane%u: pnum:%d fmt: %4.4s rt:%d fl:%u lut:0x%llx\n",
  327. plane->base.id,
  328. psde->pipe - SSPP_VIG0,
  329. fmt ? (char *)&fmt->base.pixel_format : NULL,
  330. psde->is_rt_pipe, total_fl, qos_lut);
  331. psde->pipe_hw->ops.setup_creq_lut(psde->pipe_hw, &psde->pipe_qos_cfg);
  332. }
  333. /**
  334. * _sde_plane_set_panic_lut - set danger/safe LUT of the given plane
  335. * @plane: Pointer to drm plane
  336. * @fb: Pointer to framebuffer associated with the given plane
  337. */
  338. static void _sde_plane_set_danger_lut(struct drm_plane *plane,
  339. struct drm_framebuffer *fb)
  340. {
  341. struct sde_plane *psde;
  342. const struct sde_format *fmt = NULL;
  343. u32 danger_lut, safe_lut;
  344. u32 total_fl = 0, lut_usage;
  345. if (!plane || !fb) {
  346. SDE_ERROR("invalid arguments\n");
  347. return;
  348. }
  349. psde = to_sde_plane(plane);
  350. if (!psde->pipe_hw || !psde->pipe_sblk || !psde->catalog) {
  351. SDE_ERROR("invalid arguments\n");
  352. return;
  353. } else if (!psde->pipe_hw->ops.setup_danger_safe_lut) {
  354. return;
  355. }
  356. if (!psde->is_rt_pipe) {
  357. danger_lut = psde->catalog->perf.danger_lut_tbl
  358. [SDE_QOS_LUT_USAGE_NRT];
  359. lut_usage = SDE_QOS_LUT_USAGE_NRT;
  360. } else {
  361. fmt = sde_get_sde_format_ext(
  362. fb->format->format,
  363. fb->modifier);
  364. total_fl = _sde_plane_calc_fill_level(plane, fmt,
  365. psde->pipe_cfg.src_rect.w);
  366. if (fmt && SDE_FORMAT_IS_LINEAR(fmt)) {
  367. danger_lut = psde->catalog->perf.danger_lut_tbl
  368. [SDE_QOS_LUT_USAGE_LINEAR];
  369. lut_usage = SDE_QOS_LUT_USAGE_LINEAR;
  370. } else if (psde->features & BIT(SDE_SSPP_SCALER_QSEED3)) {
  371. danger_lut = psde->catalog->perf.danger_lut_tbl
  372. [SDE_QOS_LUT_USAGE_MACROTILE_QSEED];
  373. lut_usage = SDE_QOS_LUT_USAGE_MACROTILE_QSEED;
  374. } else {
  375. danger_lut = psde->catalog->perf.danger_lut_tbl
  376. [SDE_QOS_LUT_USAGE_MACROTILE];
  377. lut_usage = SDE_QOS_LUT_USAGE_MACROTILE;
  378. }
  379. }
  380. safe_lut = (u32) _sde_plane_get_qos_lut(
  381. &psde->catalog->perf.sfe_lut_tbl[lut_usage], total_fl);
  382. psde->pipe_qos_cfg.danger_lut = danger_lut;
  383. psde->pipe_qos_cfg.safe_lut = safe_lut;
  384. trace_sde_perf_set_danger_luts(psde->pipe - SSPP_VIG0,
  385. (fmt) ? fmt->base.pixel_format : 0,
  386. (fmt) ? fmt->fetch_mode : 0,
  387. psde->pipe_qos_cfg.danger_lut,
  388. psde->pipe_qos_cfg.safe_lut);
  389. SDE_DEBUG("plane%u: pnum:%d fmt:%4.4s mode:%d fl:%d luts[0x%x,0x%x]\n",
  390. plane->base.id,
  391. psde->pipe - SSPP_VIG0,
  392. fmt ? (char *)&fmt->base.pixel_format : NULL,
  393. fmt ? fmt->fetch_mode : -1, total_fl,
  394. psde->pipe_qos_cfg.danger_lut,
  395. psde->pipe_qos_cfg.safe_lut);
  396. psde->pipe_hw->ops.setup_danger_safe_lut(psde->pipe_hw,
  397. &psde->pipe_qos_cfg);
  398. }
  399. /**
  400. * _sde_plane_set_qos_ctrl - set QoS control of the given plane
  401. * @plane: Pointer to drm plane
  402. * @enable: true to enable QoS control
  403. * @flags: QoS control mode (enum sde_plane_qos)
  404. */
  405. static void _sde_plane_set_qos_ctrl(struct drm_plane *plane,
  406. bool enable, u32 flags)
  407. {
  408. struct sde_plane *psde;
  409. if (!plane) {
  410. SDE_ERROR("invalid arguments\n");
  411. return;
  412. }
  413. psde = to_sde_plane(plane);
  414. if (!psde->pipe_hw || !psde->pipe_sblk) {
  415. SDE_ERROR("invalid arguments\n");
  416. return;
  417. } else if (!psde->pipe_hw->ops.setup_qos_ctrl) {
  418. return;
  419. }
  420. if (flags & SDE_PLANE_QOS_VBLANK_CTRL) {
  421. psde->pipe_qos_cfg.creq_vblank = psde->pipe_sblk->creq_vblank;
  422. psde->pipe_qos_cfg.danger_vblank =
  423. psde->pipe_sblk->danger_vblank;
  424. psde->pipe_qos_cfg.vblank_en = enable;
  425. }
  426. if (flags & SDE_PLANE_QOS_VBLANK_AMORTIZE) {
  427. /* this feature overrules previous VBLANK_CTRL */
  428. psde->pipe_qos_cfg.vblank_en = false;
  429. psde->pipe_qos_cfg.creq_vblank = 0; /* clear vblank bits */
  430. }
  431. if (flags & SDE_PLANE_QOS_PANIC_CTRL)
  432. psde->pipe_qos_cfg.danger_safe_en = enable;
  433. if (!psde->is_rt_pipe) {
  434. psde->pipe_qos_cfg.vblank_en = false;
  435. psde->pipe_qos_cfg.danger_safe_en = false;
  436. }
  437. SDE_DEBUG("plane%u: pnum:%d ds:%d vb:%d pri[0x%x, 0x%x] is_rt:%d\n",
  438. plane->base.id,
  439. psde->pipe - SSPP_VIG0,
  440. psde->pipe_qos_cfg.danger_safe_en,
  441. psde->pipe_qos_cfg.vblank_en,
  442. psde->pipe_qos_cfg.creq_vblank,
  443. psde->pipe_qos_cfg.danger_vblank,
  444. psde->is_rt_pipe);
  445. psde->pipe_hw->ops.setup_qos_ctrl(psde->pipe_hw,
  446. &psde->pipe_qos_cfg);
  447. }
  448. void sde_plane_set_revalidate(struct drm_plane *plane, bool enable)
  449. {
  450. struct sde_plane *psde;
  451. if (!plane)
  452. return;
  453. psde = to_sde_plane(plane);
  454. psde->revalidate = enable;
  455. }
  456. int sde_plane_danger_signal_ctrl(struct drm_plane *plane, bool enable)
  457. {
  458. struct sde_plane *psde;
  459. int rc;
  460. if (!plane) {
  461. SDE_ERROR("invalid arguments\n");
  462. return -EINVAL;
  463. }
  464. psde = to_sde_plane(plane);
  465. if (!psde->is_rt_pipe)
  466. goto end;
  467. rc = pm_runtime_get_sync(plane->dev->dev);
  468. if (rc < 0) {
  469. SDE_ERROR("failed to enable power resource %d\n", rc);
  470. SDE_EVT32(rc, SDE_EVTLOG_ERROR);
  471. return rc;
  472. }
  473. _sde_plane_set_qos_ctrl(plane, enable, SDE_PLANE_QOS_PANIC_CTRL);
  474. pm_runtime_put_sync(plane->dev->dev);
  475. end:
  476. return 0;
  477. }
  478. /**
  479. * _sde_plane_set_ot_limit - set OT limit for the given plane
  480. * @plane: Pointer to drm plane
  481. * @crtc: Pointer to drm crtc
  482. */
  483. static void _sde_plane_set_ot_limit(struct drm_plane *plane,
  484. struct drm_crtc *crtc)
  485. {
  486. struct sde_plane *psde;
  487. struct sde_vbif_set_ot_params ot_params;
  488. struct msm_drm_private *priv;
  489. struct sde_kms *sde_kms;
  490. if (!plane || !plane->dev || !crtc) {
  491. SDE_ERROR("invalid arguments plane %d crtc %d\n",
  492. !plane, !crtc);
  493. return;
  494. }
  495. priv = plane->dev->dev_private;
  496. if (!priv || !priv->kms) {
  497. SDE_ERROR("invalid KMS reference\n");
  498. return;
  499. }
  500. sde_kms = to_sde_kms(priv->kms);
  501. psde = to_sde_plane(plane);
  502. if (!psde->pipe_hw) {
  503. SDE_ERROR("invalid pipe reference\n");
  504. return;
  505. }
  506. memset(&ot_params, 0, sizeof(ot_params));
  507. ot_params.xin_id = psde->pipe_hw->cap->xin_id;
  508. ot_params.num = psde->pipe_hw->idx - SSPP_NONE;
  509. ot_params.width = psde->pipe_cfg.src_rect.w;
  510. ot_params.height = psde->pipe_cfg.src_rect.h;
  511. ot_params.is_wfd = !psde->is_rt_pipe;
  512. ot_params.frame_rate = crtc->mode.vrefresh;
  513. ot_params.vbif_idx = VBIF_RT;
  514. ot_params.clk_ctrl = psde->pipe_hw->cap->clk_ctrl;
  515. ot_params.rd = true;
  516. sde_vbif_set_ot_limit(sde_kms, &ot_params);
  517. }
  518. /**
  519. * _sde_plane_set_vbif_qos - set vbif QoS for the given plane
  520. * @plane: Pointer to drm plane
  521. * @force: Force update of vbif QoS
  522. */
  523. static void _sde_plane_set_qos_remap(struct drm_plane *plane, bool force)
  524. {
  525. struct sde_plane *psde;
  526. struct sde_vbif_set_qos_params qos_params;
  527. struct msm_drm_private *priv;
  528. struct sde_kms *sde_kms;
  529. if (!plane || !plane->dev) {
  530. SDE_ERROR("invalid arguments\n");
  531. return;
  532. }
  533. priv = plane->dev->dev_private;
  534. if (!priv || !priv->kms) {
  535. SDE_ERROR("invalid KMS reference\n");
  536. return;
  537. }
  538. sde_kms = to_sde_kms(priv->kms);
  539. psde = to_sde_plane(plane);
  540. if (!psde->pipe_hw) {
  541. SDE_ERROR("invalid pipe reference\n");
  542. return;
  543. }
  544. memset(&qos_params, 0, sizeof(qos_params));
  545. qos_params.vbif_idx = VBIF_RT;
  546. qos_params.clk_ctrl = psde->pipe_hw->cap->clk_ctrl;
  547. qos_params.xin_id = psde->pipe_hw->cap->xin_id;
  548. qos_params.num = psde->pipe_hw->idx - SSPP_VIG0;
  549. qos_params.client_type = psde->is_rt_pipe ?
  550. VBIF_RT_CLIENT : VBIF_NRT_CLIENT;
  551. if (!force && !memcmp(&qos_params, &psde->cached_qos_params,
  552. sizeof(struct sde_vbif_set_qos_params))) {
  553. return;
  554. }
  555. SDE_DEBUG("changes in vbif QoS parameters, remap it\n");
  556. memcpy(&psde->cached_qos_params, &qos_params,
  557. sizeof(struct sde_vbif_set_qos_params));
  558. SDE_DEBUG("plane%d pipe:%d vbif:%d xin:%d rt:%d, clk_ctrl:%d\n",
  559. plane->base.id, qos_params.num,
  560. qos_params.vbif_idx,
  561. qos_params.xin_id, qos_params.client_type,
  562. qos_params.clk_ctrl);
  563. sde_vbif_set_qos_remap(sde_kms, &qos_params);
  564. }
  565. /**
  566. * _sde_plane_set_ts_prefill - set prefill with traffic shaper
  567. * @plane: Pointer to drm plane
  568. * @pstate: Pointer to sde plane state
  569. */
  570. static void _sde_plane_set_ts_prefill(struct drm_plane *plane,
  571. struct sde_plane_state *pstate)
  572. {
  573. struct sde_plane *psde;
  574. struct sde_hw_pipe_ts_cfg cfg;
  575. struct msm_drm_private *priv;
  576. struct sde_kms *sde_kms;
  577. if (!plane || !plane->dev) {
  578. SDE_ERROR("invalid arguments");
  579. return;
  580. }
  581. priv = plane->dev->dev_private;
  582. if (!priv || !priv->kms) {
  583. SDE_ERROR("invalid KMS reference\n");
  584. return;
  585. }
  586. sde_kms = to_sde_kms(priv->kms);
  587. psde = to_sde_plane(plane);
  588. if (!psde->pipe_hw) {
  589. SDE_ERROR("invalid pipe reference\n");
  590. return;
  591. }
  592. if (!psde->pipe_hw || !psde->pipe_hw->ops.setup_ts_prefill)
  593. return;
  594. _sde_plane_set_qos_ctrl(plane, false, SDE_PLANE_QOS_VBLANK_AMORTIZE);
  595. memset(&cfg, 0, sizeof(cfg));
  596. cfg.size = sde_plane_get_property(pstate,
  597. PLANE_PROP_PREFILL_SIZE);
  598. cfg.time = sde_plane_get_property(pstate,
  599. PLANE_PROP_PREFILL_TIME);
  600. SDE_DEBUG("plane%d size:%llu time:%llu\n",
  601. plane->base.id, cfg.size, cfg.time);
  602. SDE_EVT32_VERBOSE(DRMID(plane), cfg.size, cfg.time);
  603. psde->pipe_hw->ops.setup_ts_prefill(psde->pipe_hw, &cfg,
  604. pstate->multirect_index);
  605. }
  606. /* helper to update a state's input fence pointer from the property */
  607. static void _sde_plane_set_input_fence(struct sde_plane *psde,
  608. struct sde_plane_state *pstate, uint64_t fd)
  609. {
  610. if (!psde || !pstate) {
  611. SDE_ERROR("invalid arg(s), plane %d state %d\n",
  612. !psde, !pstate);
  613. return;
  614. }
  615. /* clear previous reference */
  616. if (pstate->input_fence)
  617. sde_sync_put(pstate->input_fence);
  618. /* get fence pointer for later */
  619. if (fd == 0)
  620. pstate->input_fence = NULL;
  621. else
  622. pstate->input_fence = sde_sync_get(fd);
  623. SDE_DEBUG_PLANE(psde, "0x%llX\n", fd);
  624. }
  625. int sde_plane_wait_input_fence(struct drm_plane *plane, uint32_t wait_ms)
  626. {
  627. struct sde_plane *psde;
  628. struct sde_plane_state *pstate;
  629. uint32_t prefix;
  630. void *input_fence;
  631. int ret = -EINVAL;
  632. signed long rc;
  633. if (!plane) {
  634. SDE_ERROR("invalid plane\n");
  635. } else if (!plane->state) {
  636. SDE_ERROR_PLANE(to_sde_plane(plane), "invalid state\n");
  637. } else {
  638. psde = to_sde_plane(plane);
  639. pstate = to_sde_plane_state(plane->state);
  640. input_fence = pstate->input_fence;
  641. if (input_fence) {
  642. prefix = sde_sync_get_name_prefix(input_fence);
  643. rc = sde_sync_wait(input_fence, wait_ms);
  644. switch (rc) {
  645. case 0:
  646. SDE_ERROR_PLANE(psde, "%ums timeout on %08X fd %d\n",
  647. wait_ms, prefix, sde_plane_get_property(pstate,
  648. PLANE_PROP_INPUT_FENCE));
  649. psde->is_error = true;
  650. sde_kms_timeline_status(plane->dev);
  651. ret = -ETIMEDOUT;
  652. break;
  653. case -ERESTARTSYS:
  654. SDE_ERROR_PLANE(psde,
  655. "%ums wait interrupted on %08X\n",
  656. wait_ms, prefix);
  657. psde->is_error = true;
  658. ret = -ERESTARTSYS;
  659. break;
  660. case -EINVAL:
  661. SDE_ERROR_PLANE(psde,
  662. "invalid fence param for %08X\n",
  663. prefix);
  664. psde->is_error = true;
  665. ret = -EINVAL;
  666. break;
  667. default:
  668. SDE_DEBUG_PLANE(psde, "signaled\n");
  669. ret = 0;
  670. break;
  671. }
  672. SDE_EVT32_VERBOSE(DRMID(plane), -ret, prefix);
  673. } else {
  674. ret = 0;
  675. }
  676. }
  677. return ret;
  678. }
  679. /**
  680. * _sde_plane_get_aspace: gets the address space based on the
  681. * fb_translation mode property
  682. */
  683. static int _sde_plane_get_aspace(
  684. struct sde_plane *psde,
  685. struct sde_plane_state *pstate,
  686. struct msm_gem_address_space **aspace)
  687. {
  688. struct sde_kms *kms;
  689. int mode;
  690. if (!psde || !pstate || !aspace) {
  691. SDE_ERROR("invalid parameters\n");
  692. return -EINVAL;
  693. }
  694. kms = _sde_plane_get_kms(&psde->base);
  695. if (!kms) {
  696. SDE_ERROR("invalid kms\n");
  697. return -EINVAL;
  698. }
  699. mode = sde_plane_get_property(pstate,
  700. PLANE_PROP_FB_TRANSLATION_MODE);
  701. switch (mode) {
  702. case SDE_DRM_FB_NON_SEC:
  703. *aspace = kms->aspace[MSM_SMMU_DOMAIN_UNSECURE];
  704. if (!aspace)
  705. return -EINVAL;
  706. break;
  707. case SDE_DRM_FB_SEC:
  708. *aspace = kms->aspace[MSM_SMMU_DOMAIN_SECURE];
  709. if (!aspace)
  710. return -EINVAL;
  711. break;
  712. case SDE_DRM_FB_SEC_DIR_TRANS:
  713. *aspace = NULL;
  714. break;
  715. default:
  716. SDE_ERROR("invalid fb_translation mode:%d\n", mode);
  717. return -EFAULT;
  718. }
  719. return 0;
  720. }
  721. static inline void _sde_plane_set_scanout(struct drm_plane *plane,
  722. struct sde_plane_state *pstate,
  723. struct sde_hw_pipe_cfg *pipe_cfg,
  724. struct drm_framebuffer *fb)
  725. {
  726. struct sde_plane *psde;
  727. struct msm_gem_address_space *aspace = NULL;
  728. int ret, mode;
  729. bool secure = false;
  730. if (!plane || !pstate || !pipe_cfg || !fb) {
  731. SDE_ERROR(
  732. "invalid arg(s), plane %d state %d cfg %d fb %d\n",
  733. !plane, !pstate, !pipe_cfg, !fb);
  734. return;
  735. }
  736. psde = to_sde_plane(plane);
  737. if (!psde->pipe_hw) {
  738. SDE_ERROR_PLANE(psde, "invalid pipe_hw\n");
  739. return;
  740. }
  741. ret = _sde_plane_get_aspace(psde, pstate, &aspace);
  742. if (ret) {
  743. SDE_ERROR_PLANE(psde, "Failed to get aspace %d\n", ret);
  744. return;
  745. }
  746. /*
  747. * framebuffer prepare is deferred for prepare_fb calls that
  748. * happen during the transition from secure to non-secure.
  749. * Handle the prepare at this point for such cases. This can be
  750. * expected for one or two frames during the transition.
  751. */
  752. if (aspace && pstate->defer_prepare_fb) {
  753. SDE_EVT32(DRMID(plane), psde->pipe, aspace->domain_attached);
  754. ret = msm_framebuffer_prepare(fb, pstate->aspace);
  755. if (ret) {
  756. SDE_ERROR_PLANE(psde,
  757. "failed to prepare framebuffer %d\n", ret);
  758. return;
  759. }
  760. pstate->defer_prepare_fb = false;
  761. }
  762. mode = sde_plane_get_property(pstate, PLANE_PROP_FB_TRANSLATION_MODE);
  763. if ((mode == SDE_DRM_FB_SEC) || (mode == SDE_DRM_FB_SEC_DIR_TRANS))
  764. secure = true;
  765. ret = sde_format_populate_layout(aspace, fb, &pipe_cfg->layout);
  766. if (ret == -EAGAIN)
  767. SDE_DEBUG_PLANE(psde, "not updating same src addrs\n");
  768. else if (ret) {
  769. SDE_ERROR_PLANE(psde, "failed to get format layout, %d\n", ret);
  770. /*
  771. * Force solid fill color on error. This is to prevent
  772. * smmu faults during secure session transition.
  773. */
  774. psde->is_error = true;
  775. } else if (psde->pipe_hw->ops.setup_sourceaddress) {
  776. SDE_EVT32_VERBOSE(psde->pipe_hw->idx,
  777. pipe_cfg->layout.width,
  778. pipe_cfg->layout.height,
  779. pipe_cfg->layout.plane_addr[0],
  780. pipe_cfg->layout.plane_size[0],
  781. pipe_cfg->layout.plane_addr[1],
  782. pipe_cfg->layout.plane_size[1],
  783. pipe_cfg->layout.plane_addr[2],
  784. pipe_cfg->layout.plane_size[2],
  785. pipe_cfg->layout.plane_addr[3],
  786. pipe_cfg->layout.plane_size[3],
  787. pstate->multirect_index,
  788. secure);
  789. psde->pipe_hw->ops.setup_sourceaddress(psde->pipe_hw, pipe_cfg,
  790. pstate->multirect_index);
  791. }
  792. }
  793. static int _sde_plane_setup_scaler3_lut(struct sde_plane *psde,
  794. struct sde_plane_state *pstate)
  795. {
  796. struct sde_hw_scaler3_cfg *cfg;
  797. int ret = 0;
  798. if (!psde || !pstate) {
  799. SDE_ERROR("invalid args\n");
  800. return -EINVAL;
  801. }
  802. cfg = &pstate->scaler3_cfg;
  803. cfg->dir_lut = msm_property_get_blob(
  804. &psde->property_info,
  805. &pstate->property_state, &cfg->dir_len,
  806. PLANE_PROP_SCALER_LUT_ED);
  807. cfg->cir_lut = msm_property_get_blob(
  808. &psde->property_info,
  809. &pstate->property_state, &cfg->cir_len,
  810. PLANE_PROP_SCALER_LUT_CIR);
  811. cfg->sep_lut = msm_property_get_blob(
  812. &psde->property_info,
  813. &pstate->property_state, &cfg->sep_len,
  814. PLANE_PROP_SCALER_LUT_SEP);
  815. if (!cfg->dir_lut || !cfg->cir_lut || !cfg->sep_lut)
  816. ret = -ENODATA;
  817. return ret;
  818. }
  819. static int _sde_plane_setup_scaler3lite_lut(struct sde_plane *psde,
  820. struct sde_plane_state *pstate)
  821. {
  822. struct sde_hw_scaler3_cfg *cfg;
  823. cfg = &pstate->scaler3_cfg;
  824. cfg->sep_lut = msm_property_get_blob(
  825. &psde->property_info,
  826. &pstate->property_state, &cfg->sep_len,
  827. PLANE_PROP_SCALER_LUT_SEP);
  828. return cfg->sep_lut ? 0 : -ENODATA;
  829. }
  830. static void _sde_plane_setup_scaler3(struct sde_plane *psde,
  831. struct sde_plane_state *pstate, const struct sde_format *fmt,
  832. uint32_t chroma_subsmpl_h, uint32_t chroma_subsmpl_v)
  833. {
  834. uint32_t decimated, i, src_w, src_h, dst_w, dst_h;
  835. struct sde_hw_scaler3_cfg *scale_cfg;
  836. if (!psde || !pstate || !fmt ||
  837. !chroma_subsmpl_h || !chroma_subsmpl_v) {
  838. SDE_ERROR("psde %d pstate %d fmt %d smp_h %d smp_v %d\n",
  839. !!psde, !!pstate, !!fmt, chroma_subsmpl_h,
  840. chroma_subsmpl_v);
  841. return;
  842. }
  843. scale_cfg = &pstate->scaler3_cfg;
  844. src_w = psde->pipe_cfg.src_rect.w;
  845. src_h = psde->pipe_cfg.src_rect.h;
  846. dst_w = psde->pipe_cfg.dst_rect.w;
  847. dst_h = psde->pipe_cfg.dst_rect.h;
  848. memset(scale_cfg, 0, sizeof(*scale_cfg));
  849. memset(&pstate->pixel_ext, 0, sizeof(struct sde_hw_pixel_ext));
  850. /*
  851. * For inline rotation cases, scaler config is post-rotation,
  852. * so swap the dimensions here. However, pixel extension will
  853. * need pre-rotation settings, this will be corrected below
  854. * when calculating pixel extension settings.
  855. */
  856. if (pstate->rotation & DRM_MODE_ROTATE_90)
  857. swap(src_w, src_h);
  858. decimated = DECIMATED_DIMENSION(src_w,
  859. psde->pipe_cfg.horz_decimation);
  860. scale_cfg->phase_step_x[SDE_SSPP_COMP_0] =
  861. mult_frac((1 << PHASE_STEP_SHIFT), decimated, dst_w);
  862. decimated = DECIMATED_DIMENSION(src_h,
  863. psde->pipe_cfg.vert_decimation);
  864. scale_cfg->phase_step_y[SDE_SSPP_COMP_0] =
  865. mult_frac((1 << PHASE_STEP_SHIFT), decimated, dst_h);
  866. scale_cfg->phase_step_y[SDE_SSPP_COMP_1_2] =
  867. scale_cfg->phase_step_y[SDE_SSPP_COMP_0] / chroma_subsmpl_v;
  868. scale_cfg->phase_step_x[SDE_SSPP_COMP_1_2] =
  869. scale_cfg->phase_step_x[SDE_SSPP_COMP_0] / chroma_subsmpl_h;
  870. scale_cfg->phase_step_x[SDE_SSPP_COMP_2] =
  871. scale_cfg->phase_step_x[SDE_SSPP_COMP_1_2];
  872. scale_cfg->phase_step_y[SDE_SSPP_COMP_2] =
  873. scale_cfg->phase_step_y[SDE_SSPP_COMP_1_2];
  874. scale_cfg->phase_step_x[SDE_SSPP_COMP_3] =
  875. scale_cfg->phase_step_x[SDE_SSPP_COMP_0];
  876. scale_cfg->phase_step_y[SDE_SSPP_COMP_3] =
  877. scale_cfg->phase_step_y[SDE_SSPP_COMP_0];
  878. for (i = 0; i < SDE_MAX_PLANES; i++) {
  879. scale_cfg->src_width[i] = DECIMATED_DIMENSION(src_w,
  880. psde->pipe_cfg.horz_decimation);
  881. scale_cfg->src_height[i] = DECIMATED_DIMENSION(src_h,
  882. psde->pipe_cfg.vert_decimation);
  883. if (i == SDE_SSPP_COMP_1_2 || i == SDE_SSPP_COMP_2) {
  884. scale_cfg->src_width[i] /= chroma_subsmpl_h;
  885. scale_cfg->src_height[i] /= chroma_subsmpl_v;
  886. }
  887. scale_cfg->preload_x[i] = psde->pipe_sblk->scaler_blk.h_preload;
  888. scale_cfg->preload_y[i] = psde->pipe_sblk->scaler_blk.v_preload;
  889. /* For pixel extension we need the pre-rotated orientation */
  890. if (pstate->rotation & DRM_MODE_ROTATE_90) {
  891. pstate->pixel_ext.num_ext_pxls_top[i] =
  892. scale_cfg->src_width[i];
  893. pstate->pixel_ext.num_ext_pxls_left[i] =
  894. scale_cfg->src_height[i];
  895. } else {
  896. pstate->pixel_ext.num_ext_pxls_top[i] =
  897. scale_cfg->src_height[i];
  898. pstate->pixel_ext.num_ext_pxls_left[i] =
  899. scale_cfg->src_width[i];
  900. }
  901. }
  902. if ((!(SDE_FORMAT_IS_YUV(fmt)) && (src_h == dst_h)
  903. && (src_w == dst_w)) || pstate->multirect_mode)
  904. return;
  905. SDE_DEBUG_PLANE(psde,
  906. "setting bilinear: src:%dx%d dst:%dx%d chroma:%dx%d fmt:%x\n",
  907. src_w, src_h, dst_w, dst_h,
  908. chroma_subsmpl_v, chroma_subsmpl_h,
  909. fmt->base.pixel_format);
  910. scale_cfg->dst_width = dst_w;
  911. scale_cfg->dst_height = dst_h;
  912. scale_cfg->y_rgb_filter_cfg = SDE_SCALE_BIL;
  913. scale_cfg->uv_filter_cfg = SDE_SCALE_BIL;
  914. scale_cfg->alpha_filter_cfg = SDE_SCALE_ALPHA_BIL;
  915. scale_cfg->lut_flag = 0;
  916. scale_cfg->blend_cfg = 1;
  917. scale_cfg->enable = 1;
  918. scale_cfg->dyn_exp_disabled = SDE_QSEED_DEFAULT_DYN_EXP;
  919. }
  920. /**
  921. * _sde_plane_setup_scaler2 - determine default scaler phase steps/filter type
  922. * @psde: Pointer to SDE plane object
  923. * @src: Source size
  924. * @dst: Destination size
  925. * @phase_steps: Pointer to output array for phase steps
  926. * @filter: Pointer to output array for filter type
  927. * @fmt: Pointer to format definition
  928. * @chroma_subsampling: Subsampling amount for chroma channel
  929. *
  930. * Returns: 0 on success
  931. */
  932. static int _sde_plane_setup_scaler2(struct sde_plane *psde,
  933. uint32_t src, uint32_t dst, uint32_t *phase_steps,
  934. enum sde_hw_filter *filter, const struct sde_format *fmt,
  935. uint32_t chroma_subsampling)
  936. {
  937. if (!psde || !phase_steps || !filter || !fmt) {
  938. SDE_ERROR(
  939. "invalid arg(s), plane %d phase %d filter %d fmt %d\n",
  940. !psde, !phase_steps, !filter, !fmt);
  941. return -EINVAL;
  942. }
  943. /* calculate phase steps, leave init phase as zero */
  944. phase_steps[SDE_SSPP_COMP_0] =
  945. mult_frac(1 << PHASE_STEP_SHIFT, src, dst);
  946. phase_steps[SDE_SSPP_COMP_1_2] =
  947. phase_steps[SDE_SSPP_COMP_0] / chroma_subsampling;
  948. phase_steps[SDE_SSPP_COMP_2] = phase_steps[SDE_SSPP_COMP_1_2];
  949. phase_steps[SDE_SSPP_COMP_3] = phase_steps[SDE_SSPP_COMP_0];
  950. /* calculate scaler config, if necessary */
  951. if (SDE_FORMAT_IS_YUV(fmt) || src != dst) {
  952. filter[SDE_SSPP_COMP_3] =
  953. (src <= dst) ? SDE_SCALE_FILTER_BIL :
  954. SDE_SCALE_FILTER_PCMN;
  955. if (SDE_FORMAT_IS_YUV(fmt)) {
  956. filter[SDE_SSPP_COMP_0] = SDE_SCALE_FILTER_CA;
  957. filter[SDE_SSPP_COMP_1_2] = filter[SDE_SSPP_COMP_3];
  958. } else {
  959. filter[SDE_SSPP_COMP_0] = filter[SDE_SSPP_COMP_3];
  960. filter[SDE_SSPP_COMP_1_2] =
  961. SDE_SCALE_FILTER_NEAREST;
  962. }
  963. } else {
  964. /* disable scaler */
  965. filter[SDE_SSPP_COMP_0] = SDE_SCALE_FILTER_MAX;
  966. filter[SDE_SSPP_COMP_1_2] = SDE_SCALE_FILTER_MAX;
  967. filter[SDE_SSPP_COMP_3] = SDE_SCALE_FILTER_MAX;
  968. }
  969. return 0;
  970. }
  971. /**
  972. * _sde_plane_setup_pixel_ext - determine default pixel extension values
  973. * @psde: Pointer to SDE plane object
  974. * @src: Source size
  975. * @dst: Destination size
  976. * @decimated_src: Source size after decimation, if any
  977. * @phase_steps: Pointer to output array for phase steps
  978. * @out_src: Output array for pixel extension values
  979. * @out_edge1: Output array for pixel extension first edge
  980. * @out_edge2: Output array for pixel extension second edge
  981. * @filter: Pointer to array for filter type
  982. * @fmt: Pointer to format definition
  983. * @chroma_subsampling: Subsampling amount for chroma channel
  984. * @post_compare: Whether to chroma subsampled source size for comparisions
  985. */
  986. static void _sde_plane_setup_pixel_ext(struct sde_plane *psde,
  987. uint32_t src, uint32_t dst, uint32_t decimated_src,
  988. uint32_t *phase_steps, uint32_t *out_src, int *out_edge1,
  989. int *out_edge2, enum sde_hw_filter *filter,
  990. const struct sde_format *fmt, uint32_t chroma_subsampling,
  991. bool post_compare)
  992. {
  993. int64_t edge1, edge2, caf;
  994. uint32_t src_work;
  995. int i, tmp;
  996. if (psde && phase_steps && out_src && out_edge1 &&
  997. out_edge2 && filter && fmt) {
  998. /* handle CAF for YUV formats */
  999. if (SDE_FORMAT_IS_YUV(fmt) && *filter == SDE_SCALE_FILTER_CA)
  1000. caf = PHASE_STEP_UNIT_SCALE;
  1001. else
  1002. caf = 0;
  1003. for (i = 0; i < SDE_MAX_PLANES; i++) {
  1004. src_work = decimated_src;
  1005. if (i == SDE_SSPP_COMP_1_2 || i == SDE_SSPP_COMP_2)
  1006. src_work /= chroma_subsampling;
  1007. if (post_compare)
  1008. src = src_work;
  1009. if (!SDE_FORMAT_IS_YUV(fmt) && (src == dst)) {
  1010. /* unity */
  1011. edge1 = 0;
  1012. edge2 = 0;
  1013. } else if (dst >= src) {
  1014. /* upscale */
  1015. edge1 = (1 << PHASE_RESIDUAL);
  1016. edge1 -= caf;
  1017. edge2 = (1 << PHASE_RESIDUAL);
  1018. edge2 += (dst - 1) * *(phase_steps + i);
  1019. edge2 -= (src_work - 1) * PHASE_STEP_UNIT_SCALE;
  1020. edge2 += caf;
  1021. edge2 = -(edge2);
  1022. } else {
  1023. /* downscale */
  1024. edge1 = 0;
  1025. edge2 = (dst - 1) * *(phase_steps + i);
  1026. edge2 -= (src_work - 1) * PHASE_STEP_UNIT_SCALE;
  1027. edge2 += *(phase_steps + i);
  1028. edge2 = -(edge2);
  1029. }
  1030. /* only enable CAF for luma plane */
  1031. caf = 0;
  1032. /* populate output arrays */
  1033. *(out_src + i) = src_work;
  1034. /* edge updates taken from __pxl_extn_helper */
  1035. if (edge1 >= 0) {
  1036. tmp = (uint32_t)edge1;
  1037. tmp >>= PHASE_STEP_SHIFT;
  1038. *(out_edge1 + i) = -tmp;
  1039. } else {
  1040. tmp = (uint32_t)(-edge1);
  1041. *(out_edge1 + i) =
  1042. (tmp + PHASE_STEP_UNIT_SCALE - 1) >>
  1043. PHASE_STEP_SHIFT;
  1044. }
  1045. if (edge2 >= 0) {
  1046. tmp = (uint32_t)edge2;
  1047. tmp >>= PHASE_STEP_SHIFT;
  1048. *(out_edge2 + i) = -tmp;
  1049. } else {
  1050. tmp = (uint32_t)(-edge2);
  1051. *(out_edge2 + i) =
  1052. (tmp + PHASE_STEP_UNIT_SCALE - 1) >>
  1053. PHASE_STEP_SHIFT;
  1054. }
  1055. }
  1056. }
  1057. }
  1058. static inline void _sde_plane_setup_csc(struct sde_plane *psde)
  1059. {
  1060. static const struct sde_csc_cfg sde_csc_YUV2RGB_601L = {
  1061. {
  1062. /* S15.16 format */
  1063. 0x00012A00, 0x00000000, 0x00019880,
  1064. 0x00012A00, 0xFFFF9B80, 0xFFFF3000,
  1065. 0x00012A00, 0x00020480, 0x00000000,
  1066. },
  1067. /* signed bias */
  1068. { 0xfff0, 0xff80, 0xff80,},
  1069. { 0x0, 0x0, 0x0,},
  1070. /* unsigned clamp */
  1071. { 0x10, 0xeb, 0x10, 0xf0, 0x10, 0xf0,},
  1072. { 0x00, 0xff, 0x00, 0xff, 0x00, 0xff,},
  1073. };
  1074. static const struct sde_csc_cfg sde_csc10_YUV2RGB_601L = {
  1075. {
  1076. /* S15.16 format */
  1077. 0x00012A00, 0x00000000, 0x00019880,
  1078. 0x00012A00, 0xFFFF9B80, 0xFFFF3000,
  1079. 0x00012A00, 0x00020480, 0x00000000,
  1080. },
  1081. /* signed bias */
  1082. { 0xffc0, 0xfe00, 0xfe00,},
  1083. { 0x0, 0x0, 0x0,},
  1084. /* unsigned clamp */
  1085. { 0x40, 0x3ac, 0x40, 0x3c0, 0x40, 0x3c0,},
  1086. { 0x00, 0x3ff, 0x00, 0x3ff, 0x00, 0x3ff,},
  1087. };
  1088. if (!psde) {
  1089. SDE_ERROR("invalid plane\n");
  1090. return;
  1091. }
  1092. /* revert to kernel default if override not available */
  1093. if (psde->csc_usr_ptr)
  1094. psde->csc_ptr = psde->csc_usr_ptr;
  1095. else if (BIT(SDE_SSPP_CSC_10BIT) & psde->features)
  1096. psde->csc_ptr = (struct sde_csc_cfg *)&sde_csc10_YUV2RGB_601L;
  1097. else
  1098. psde->csc_ptr = (struct sde_csc_cfg *)&sde_csc_YUV2RGB_601L;
  1099. SDE_DEBUG_PLANE(psde, "using 0x%X 0x%X 0x%X...\n",
  1100. psde->csc_ptr->csc_mv[0],
  1101. psde->csc_ptr->csc_mv[1],
  1102. psde->csc_ptr->csc_mv[2]);
  1103. }
  1104. static void sde_color_process_plane_setup(struct drm_plane *plane)
  1105. {
  1106. struct sde_plane *psde;
  1107. struct sde_plane_state *pstate;
  1108. uint32_t hue, saturation, value, contrast;
  1109. struct drm_msm_memcol *memcol = NULL;
  1110. struct drm_msm_3d_gamut *vig_gamut = NULL;
  1111. struct drm_msm_igc_lut *igc = NULL;
  1112. struct drm_msm_pgc_lut *gc = NULL;
  1113. size_t memcol_sz = 0, size = 0;
  1114. struct sde_hw_cp_cfg hw_cfg = {};
  1115. struct sde_hw_ctl *ctl = _sde_plane_get_hw_ctl(plane);
  1116. psde = to_sde_plane(plane);
  1117. pstate = to_sde_plane_state(plane->state);
  1118. hue = (uint32_t) sde_plane_get_property(pstate, PLANE_PROP_HUE_ADJUST);
  1119. if (psde->pipe_hw->ops.setup_pa_hue)
  1120. psde->pipe_hw->ops.setup_pa_hue(psde->pipe_hw, &hue);
  1121. saturation = (uint32_t) sde_plane_get_property(pstate,
  1122. PLANE_PROP_SATURATION_ADJUST);
  1123. if (psde->pipe_hw->ops.setup_pa_sat)
  1124. psde->pipe_hw->ops.setup_pa_sat(psde->pipe_hw, &saturation);
  1125. value = (uint32_t) sde_plane_get_property(pstate,
  1126. PLANE_PROP_VALUE_ADJUST);
  1127. if (psde->pipe_hw->ops.setup_pa_val)
  1128. psde->pipe_hw->ops.setup_pa_val(psde->pipe_hw, &value);
  1129. contrast = (uint32_t) sde_plane_get_property(pstate,
  1130. PLANE_PROP_CONTRAST_ADJUST);
  1131. if (psde->pipe_hw->ops.setup_pa_cont)
  1132. psde->pipe_hw->ops.setup_pa_cont(psde->pipe_hw, &contrast);
  1133. if (psde->pipe_hw->ops.setup_pa_memcolor) {
  1134. /* Skin memory color setup */
  1135. memcol = msm_property_get_blob(&psde->property_info,
  1136. &pstate->property_state,
  1137. &memcol_sz,
  1138. PLANE_PROP_SKIN_COLOR);
  1139. psde->pipe_hw->ops.setup_pa_memcolor(psde->pipe_hw,
  1140. MEMCOLOR_SKIN, memcol);
  1141. /* Sky memory color setup */
  1142. memcol = msm_property_get_blob(&psde->property_info,
  1143. &pstate->property_state,
  1144. &memcol_sz,
  1145. PLANE_PROP_SKY_COLOR);
  1146. psde->pipe_hw->ops.setup_pa_memcolor(psde->pipe_hw,
  1147. MEMCOLOR_SKY, memcol);
  1148. /* Foliage memory color setup */
  1149. memcol = msm_property_get_blob(&psde->property_info,
  1150. &pstate->property_state,
  1151. &memcol_sz,
  1152. PLANE_PROP_FOLIAGE_COLOR);
  1153. psde->pipe_hw->ops.setup_pa_memcolor(psde->pipe_hw,
  1154. MEMCOLOR_FOLIAGE, memcol);
  1155. }
  1156. if (pstate->dirty & SDE_PLANE_DIRTY_VIG_GAMUT &&
  1157. psde->pipe_hw->ops.setup_vig_gamut) {
  1158. vig_gamut = msm_property_get_blob(&psde->property_info,
  1159. &pstate->property_state,
  1160. &size,
  1161. PLANE_PROP_VIG_GAMUT);
  1162. hw_cfg.last_feature = 0;
  1163. hw_cfg.ctl = ctl;
  1164. hw_cfg.len = sizeof(struct drm_msm_3d_gamut);
  1165. hw_cfg.payload = vig_gamut;
  1166. psde->pipe_hw->ops.setup_vig_gamut(psde->pipe_hw, &hw_cfg);
  1167. }
  1168. if (pstate->dirty & SDE_PLANE_DIRTY_VIG_IGC &&
  1169. psde->pipe_hw->ops.setup_vig_igc) {
  1170. igc = msm_property_get_blob(&psde->property_info,
  1171. &pstate->property_state,
  1172. &size,
  1173. PLANE_PROP_VIG_IGC);
  1174. hw_cfg.last_feature = 0;
  1175. hw_cfg.ctl = ctl;
  1176. hw_cfg.len = sizeof(struct drm_msm_igc_lut);
  1177. hw_cfg.payload = igc;
  1178. psde->pipe_hw->ops.setup_vig_igc(psde->pipe_hw, &hw_cfg);
  1179. }
  1180. if (pstate->dirty & SDE_PLANE_DIRTY_DMA_IGC &&
  1181. psde->pipe_hw->ops.setup_dma_igc) {
  1182. igc = msm_property_get_blob(&psde->property_info,
  1183. &pstate->property_state,
  1184. &size,
  1185. PLANE_PROP_DMA_IGC);
  1186. hw_cfg.last_feature = 0;
  1187. hw_cfg.ctl = ctl;
  1188. hw_cfg.len = sizeof(struct drm_msm_igc_lut);
  1189. hw_cfg.payload = igc;
  1190. psde->pipe_hw->ops.setup_dma_igc(psde->pipe_hw, &hw_cfg,
  1191. pstate->multirect_index);
  1192. }
  1193. if (pstate->dirty & SDE_PLANE_DIRTY_DMA_GC &&
  1194. psde->pipe_hw->ops.setup_dma_gc) {
  1195. gc = msm_property_get_blob(&psde->property_info,
  1196. &pstate->property_state,
  1197. &size,
  1198. PLANE_PROP_DMA_GC);
  1199. hw_cfg.last_feature = 0;
  1200. hw_cfg.ctl = ctl;
  1201. hw_cfg.len = sizeof(struct drm_msm_pgc_lut);
  1202. hw_cfg.payload = gc;
  1203. psde->pipe_hw->ops.setup_dma_gc(psde->pipe_hw, &hw_cfg,
  1204. pstate->multirect_index);
  1205. }
  1206. }
  1207. static void _sde_plane_setup_scaler(struct sde_plane *psde,
  1208. struct sde_plane_state *pstate,
  1209. const struct sde_format *fmt, bool color_fill)
  1210. {
  1211. struct sde_hw_pixel_ext *pe;
  1212. uint32_t chroma_subsmpl_h, chroma_subsmpl_v;
  1213. const struct drm_format_info *info = drm_format_info(fmt->base.pixel_format);
  1214. if (!psde || !fmt || !pstate) {
  1215. SDE_ERROR("invalid arg(s), plane %d fmt %d state %d\n",
  1216. !psde, !fmt, !pstate);
  1217. return;
  1218. }
  1219. pe = &pstate->pixel_ext;
  1220. psde->pipe_cfg.horz_decimation =
  1221. sde_plane_get_property(pstate, PLANE_PROP_H_DECIMATE);
  1222. psde->pipe_cfg.vert_decimation =
  1223. sde_plane_get_property(pstate, PLANE_PROP_V_DECIMATE);
  1224. /* don't chroma subsample if decimating */
  1225. chroma_subsmpl_h = psde->pipe_cfg.horz_decimation ? 1 : info->hsub;
  1226. chroma_subsmpl_v = psde->pipe_cfg.vert_decimation ? 1 : info->vsub;
  1227. /* update scaler */
  1228. if (psde->features & BIT(SDE_SSPP_SCALER_QSEED3) ||
  1229. (psde->features & BIT(SDE_SSPP_SCALER_QSEED3LITE))) {
  1230. int rc = -EINVAL;
  1231. if (!color_fill && !psde->debugfs_default_scale)
  1232. rc = is_qseed3_rev_qseed3lite(psde->pipe_hw->catalog) ?
  1233. _sde_plane_setup_scaler3lite_lut(psde, pstate) :
  1234. _sde_plane_setup_scaler3_lut(psde, pstate);
  1235. if (rc || pstate->scaler_check_state !=
  1236. SDE_PLANE_SCLCHECK_SCALER_V2) {
  1237. SDE_EVT32_VERBOSE(DRMID(&psde->base), color_fill,
  1238. pstate->scaler_check_state,
  1239. psde->debugfs_default_scale, rc,
  1240. psde->pipe_cfg.src_rect.w,
  1241. psde->pipe_cfg.src_rect.h,
  1242. psde->pipe_cfg.dst_rect.w,
  1243. psde->pipe_cfg.dst_rect.h,
  1244. pstate->multirect_mode);
  1245. /* calculate default config for QSEED3 */
  1246. _sde_plane_setup_scaler3(psde, pstate, fmt,
  1247. chroma_subsmpl_h, chroma_subsmpl_v);
  1248. }
  1249. } else if (pstate->scaler_check_state != SDE_PLANE_SCLCHECK_SCALER_V1 ||
  1250. color_fill || psde->debugfs_default_scale) {
  1251. uint32_t deci_dim, i;
  1252. /* calculate default configuration for QSEED2 */
  1253. memset(pe, 0, sizeof(struct sde_hw_pixel_ext));
  1254. SDE_DEBUG_PLANE(psde, "default config\n");
  1255. deci_dim = DECIMATED_DIMENSION(psde->pipe_cfg.src_rect.w,
  1256. psde->pipe_cfg.horz_decimation);
  1257. _sde_plane_setup_scaler2(psde,
  1258. deci_dim,
  1259. psde->pipe_cfg.dst_rect.w,
  1260. pe->phase_step_x,
  1261. pe->horz_filter, fmt, chroma_subsmpl_h);
  1262. if (SDE_FORMAT_IS_YUV(fmt))
  1263. deci_dim &= ~0x1;
  1264. _sde_plane_setup_pixel_ext(psde, psde->pipe_cfg.src_rect.w,
  1265. psde->pipe_cfg.dst_rect.w, deci_dim,
  1266. pe->phase_step_x,
  1267. pe->roi_w,
  1268. pe->num_ext_pxls_left,
  1269. pe->num_ext_pxls_right, pe->horz_filter, fmt,
  1270. chroma_subsmpl_h, 0);
  1271. deci_dim = DECIMATED_DIMENSION(psde->pipe_cfg.src_rect.h,
  1272. psde->pipe_cfg.vert_decimation);
  1273. _sde_plane_setup_scaler2(psde,
  1274. deci_dim,
  1275. psde->pipe_cfg.dst_rect.h,
  1276. pe->phase_step_y,
  1277. pe->vert_filter, fmt, chroma_subsmpl_v);
  1278. _sde_plane_setup_pixel_ext(psde, psde->pipe_cfg.src_rect.h,
  1279. psde->pipe_cfg.dst_rect.h, deci_dim,
  1280. pe->phase_step_y,
  1281. pe->roi_h,
  1282. pe->num_ext_pxls_top,
  1283. pe->num_ext_pxls_btm, pe->vert_filter, fmt,
  1284. chroma_subsmpl_v, 1);
  1285. for (i = 0; i < SDE_MAX_PLANES; i++) {
  1286. if (pe->num_ext_pxls_left[i] >= 0)
  1287. pe->left_rpt[i] = pe->num_ext_pxls_left[i];
  1288. else
  1289. pe->left_ftch[i] = pe->num_ext_pxls_left[i];
  1290. if (pe->num_ext_pxls_right[i] >= 0)
  1291. pe->right_rpt[i] = pe->num_ext_pxls_right[i];
  1292. else
  1293. pe->right_ftch[i] = pe->num_ext_pxls_right[i];
  1294. if (pe->num_ext_pxls_top[i] >= 0)
  1295. pe->top_rpt[i] = pe->num_ext_pxls_top[i];
  1296. else
  1297. pe->top_ftch[i] = pe->num_ext_pxls_top[i];
  1298. if (pe->num_ext_pxls_btm[i] >= 0)
  1299. pe->btm_rpt[i] = pe->num_ext_pxls_btm[i];
  1300. else
  1301. pe->btm_ftch[i] = pe->num_ext_pxls_btm[i];
  1302. }
  1303. }
  1304. if (psde->pipe_hw->ops.setup_pre_downscale)
  1305. psde->pipe_hw->ops.setup_pre_downscale(psde->pipe_hw,
  1306. &pstate->pre_down);
  1307. }
  1308. /**
  1309. * _sde_plane_color_fill - enables color fill on plane
  1310. * @psde: Pointer to SDE plane object
  1311. * @color: RGB fill color value, [23..16] Blue, [15..8] Green, [7..0] Red
  1312. * @alpha: 8-bit fill alpha value, 255 selects 100% alpha
  1313. * Returns: 0 on success
  1314. */
  1315. static int _sde_plane_color_fill(struct sde_plane *psde,
  1316. uint32_t color, uint32_t alpha)
  1317. {
  1318. const struct sde_format *fmt;
  1319. const struct drm_plane *plane;
  1320. struct sde_plane_state *pstate;
  1321. bool blend_enable = true;
  1322. if (!psde || !psde->base.state) {
  1323. SDE_ERROR("invalid plane\n");
  1324. return -EINVAL;
  1325. }
  1326. if (!psde->pipe_hw) {
  1327. SDE_ERROR_PLANE(psde, "invalid plane h/w pointer\n");
  1328. return -EINVAL;
  1329. }
  1330. plane = &psde->base;
  1331. pstate = to_sde_plane_state(plane->state);
  1332. SDE_DEBUG_PLANE(psde, "\n");
  1333. /*
  1334. * select fill format to match user property expectation,
  1335. * h/w only supports RGB variants
  1336. */
  1337. fmt = sde_get_sde_format(DRM_FORMAT_ABGR8888);
  1338. blend_enable = (SDE_DRM_BLEND_OP_OPAQUE !=
  1339. sde_plane_get_property(pstate, PLANE_PROP_BLEND_OP));
  1340. /* update sspp */
  1341. if (fmt && psde->pipe_hw->ops.setup_solidfill) {
  1342. psde->pipe_hw->ops.setup_solidfill(psde->pipe_hw,
  1343. (color & 0xFFFFFF) | ((alpha & 0xFF) << 24),
  1344. pstate->multirect_index);
  1345. /* override scaler/decimation if solid fill */
  1346. psde->pipe_cfg.src_rect.x = 0;
  1347. psde->pipe_cfg.src_rect.y = 0;
  1348. psde->pipe_cfg.src_rect.w = psde->pipe_cfg.dst_rect.w;
  1349. psde->pipe_cfg.src_rect.h = psde->pipe_cfg.dst_rect.h;
  1350. _sde_plane_setup_scaler(psde, pstate, fmt, true);
  1351. if (psde->pipe_hw->ops.setup_format)
  1352. psde->pipe_hw->ops.setup_format(psde->pipe_hw,
  1353. fmt, blend_enable,
  1354. SDE_SSPP_SOLID_FILL,
  1355. pstate->multirect_index);
  1356. if (psde->pipe_hw->ops.setup_rects)
  1357. psde->pipe_hw->ops.setup_rects(psde->pipe_hw,
  1358. &psde->pipe_cfg,
  1359. pstate->multirect_index);
  1360. if (psde->pipe_hw->ops.setup_pe)
  1361. psde->pipe_hw->ops.setup_pe(psde->pipe_hw,
  1362. &pstate->pixel_ext);
  1363. if (psde->pipe_hw->ops.setup_scaler &&
  1364. pstate->multirect_index != SDE_SSPP_RECT_1) {
  1365. psde->pipe_hw->ctl = _sde_plane_get_hw_ctl(plane);
  1366. psde->pipe_hw->ops.setup_scaler(psde->pipe_hw,
  1367. &psde->pipe_cfg, &pstate->pixel_ext,
  1368. &pstate->scaler3_cfg);
  1369. }
  1370. }
  1371. return 0;
  1372. }
  1373. /**
  1374. * sde_plane_rot_atomic_check - verify rotator update of the given state
  1375. * @plane: Pointer to drm plane
  1376. * @state: Pointer to drm plane state to be validated
  1377. * return: 0 if success; error code otherwise
  1378. */
  1379. static int sde_plane_rot_atomic_check(struct drm_plane *plane,
  1380. struct drm_plane_state *state)
  1381. {
  1382. struct sde_plane *psde;
  1383. struct sde_plane_state *pstate, *old_pstate;
  1384. int ret = 0;
  1385. u32 rotation;
  1386. if (!plane || !state) {
  1387. SDE_ERROR("invalid plane/state\n");
  1388. return -EINVAL;
  1389. }
  1390. psde = to_sde_plane(plane);
  1391. pstate = to_sde_plane_state(state);
  1392. old_pstate = to_sde_plane_state(plane->state);
  1393. /* check inline rotation and simplify the transform */
  1394. rotation = drm_rotation_simplify(
  1395. state->rotation,
  1396. DRM_MODE_ROTATE_0 | DRM_MODE_ROTATE_90 |
  1397. DRM_MODE_REFLECT_X | DRM_MODE_REFLECT_Y);
  1398. if ((rotation & DRM_MODE_ROTATE_180) ||
  1399. (rotation & DRM_MODE_ROTATE_270)) {
  1400. SDE_ERROR_PLANE(psde,
  1401. "invalid rotation transform must be simplified 0x%x\n",
  1402. rotation);
  1403. ret = -EINVAL;
  1404. goto exit;
  1405. }
  1406. if (rotation & DRM_MODE_ROTATE_90) {
  1407. struct msm_drm_private *priv = plane->dev->dev_private;
  1408. struct sde_kms *sde_kms;
  1409. const struct msm_format *msm_fmt;
  1410. const struct sde_format *fmt;
  1411. struct sde_rect src;
  1412. bool q16_data = true;
  1413. POPULATE_RECT(&src, state->src_x, state->src_y,
  1414. state->src_w, state->src_h, q16_data);
  1415. /*
  1416. * DRM framework expects rotation flag in counter-clockwise
  1417. * direction and the HW expects in clockwise direction.
  1418. * Flip the flags to match with HW.
  1419. */
  1420. rotation ^= (DRM_MODE_REFLECT_X | DRM_MODE_REFLECT_Y);
  1421. if (!psde->pipe_sblk->in_rot_maxdwnscale_rt_num ||
  1422. !psde->pipe_sblk->in_rot_maxdwnscale_rt_denom ||
  1423. !psde->pipe_sblk->in_rot_maxdwnscale_nrt ||
  1424. !psde->pipe_sblk->in_rot_maxheight ||
  1425. !psde->pipe_sblk->in_rot_format_list ||
  1426. !(psde->features & BIT(SDE_SSPP_TRUE_INLINE_ROT))) {
  1427. SDE_ERROR_PLANE(psde,
  1428. "wrong config rt:%d/%d nrt:%d fmt:%d h:%d 0x%x\n",
  1429. !psde->pipe_sblk->in_rot_maxdwnscale_rt_num,
  1430. !psde->pipe_sblk->in_rot_maxdwnscale_rt_denom,
  1431. !psde->pipe_sblk->in_rot_maxdwnscale_nrt,
  1432. !psde->pipe_sblk->in_rot_format_list,
  1433. !psde->pipe_sblk->in_rot_maxheight,
  1434. psde->features);
  1435. ret = -EINVAL;
  1436. goto exit;
  1437. }
  1438. /* check for valid height */
  1439. if (src.h > psde->pipe_sblk->in_rot_maxheight) {
  1440. SDE_ERROR_PLANE(psde,
  1441. "invalid height for inline rot:%d max:%d\n",
  1442. src.h, psde->pipe_sblk->in_rot_maxheight);
  1443. ret = -EINVAL;
  1444. goto exit;
  1445. }
  1446. if (!sde_plane_enabled(state))
  1447. goto exit;
  1448. /* check for valid formats supported by inline rot */
  1449. sde_kms = to_sde_kms(priv->kms);
  1450. msm_fmt = msm_framebuffer_format(state->fb);
  1451. fmt = to_sde_format(msm_fmt);
  1452. ret = sde_format_validate_fmt(&sde_kms->base, fmt,
  1453. psde->pipe_sblk->in_rot_format_list);
  1454. }
  1455. exit:
  1456. pstate->rotation = rotation;
  1457. return ret;
  1458. }
  1459. static bool _sde_plane_halt_requests(struct drm_plane *plane,
  1460. uint32_t xin_id, bool halt_forced_clk, bool enable)
  1461. {
  1462. struct sde_plane *psde;
  1463. struct msm_drm_private *priv;
  1464. struct sde_vbif_set_xin_halt_params halt_params;
  1465. if (!plane || !plane->dev) {
  1466. SDE_ERROR("invalid arguments\n");
  1467. return false;
  1468. }
  1469. psde = to_sde_plane(plane);
  1470. if (!psde->pipe_hw || !psde->pipe_hw->cap) {
  1471. SDE_ERROR("invalid pipe reference\n");
  1472. return false;
  1473. }
  1474. priv = plane->dev->dev_private;
  1475. if (!priv || !priv->kms) {
  1476. SDE_ERROR("invalid KMS reference\n");
  1477. return false;
  1478. }
  1479. memset(&halt_params, 0, sizeof(halt_params));
  1480. halt_params.vbif_idx = VBIF_RT;
  1481. halt_params.xin_id = xin_id;
  1482. halt_params.clk_ctrl = psde->pipe_hw->cap->clk_ctrl;
  1483. halt_params.forced_on = halt_forced_clk;
  1484. halt_params.enable = enable;
  1485. return sde_vbif_set_xin_halt(to_sde_kms(priv->kms), &halt_params);
  1486. }
  1487. void sde_plane_halt_requests(struct drm_plane *plane, bool enable)
  1488. {
  1489. struct sde_plane *psde;
  1490. if (!plane) {
  1491. SDE_ERROR("invalid plane\n");
  1492. return;
  1493. }
  1494. psde = to_sde_plane(plane);
  1495. if (!psde->pipe_hw || !psde->pipe_hw->cap) {
  1496. SDE_ERROR("invalid pipe reference\n");
  1497. return;
  1498. }
  1499. SDE_EVT32(DRMID(plane), psde->xin_halt_forced_clk, enable);
  1500. psde->xin_halt_forced_clk =
  1501. _sde_plane_halt_requests(plane, psde->pipe_hw->cap->xin_id,
  1502. psde->xin_halt_forced_clk, enable);
  1503. }
  1504. void sde_plane_secure_ctrl_xin_client(struct drm_plane *plane,
  1505. struct drm_crtc *crtc)
  1506. {
  1507. struct sde_plane *psde;
  1508. if (!plane || !crtc) {
  1509. SDE_ERROR("invalid plane/crtc\n");
  1510. return;
  1511. }
  1512. psde = to_sde_plane(plane);
  1513. if (psde->features & BIT(SDE_SSPP_BLOCK_SEC_UI))
  1514. return;
  1515. /* do all VBIF programming for the sec-ui allowed SSPP */
  1516. _sde_plane_set_qos_remap(plane, true);
  1517. _sde_plane_set_ot_limit(plane, crtc);
  1518. }
  1519. /**
  1520. * sde_plane_rot_install_properties - install plane rotator properties
  1521. * @plane: Pointer to drm plane
  1522. * @catalog: Pointer to mdss configuration
  1523. * return: none
  1524. */
  1525. static void sde_plane_rot_install_properties(struct drm_plane *plane,
  1526. struct sde_mdss_cfg *catalog)
  1527. {
  1528. struct sde_plane *psde = to_sde_plane(plane);
  1529. unsigned long supported_rotations = DRM_MODE_ROTATE_0 |
  1530. DRM_MODE_REFLECT_X | DRM_MODE_REFLECT_Y;
  1531. int ret = 0;
  1532. if (!plane || !psde) {
  1533. SDE_ERROR("invalid plane\n");
  1534. return;
  1535. } else if (!catalog) {
  1536. SDE_ERROR("invalid catalog\n");
  1537. return;
  1538. }
  1539. if (psde->features & BIT(SDE_SSPP_TRUE_INLINE_ROT))
  1540. supported_rotations |= DRM_MODE_ROTATE_0 | DRM_MODE_ROTATE_90 |
  1541. DRM_MODE_ROTATE_180 | DRM_MODE_ROTATE_270;
  1542. ret = drm_plane_create_rotation_property(plane,
  1543. DRM_MODE_ROTATE_0, supported_rotations);
  1544. if (ret) {
  1545. DRM_ERROR("create rotation property failed: %d\n", ret);
  1546. return;
  1547. }
  1548. }
  1549. void sde_plane_clear_multirect(const struct drm_plane_state *drm_state)
  1550. {
  1551. struct sde_plane_state *pstate;
  1552. if (!drm_state)
  1553. return;
  1554. pstate = to_sde_plane_state(drm_state);
  1555. pstate->multirect_index = SDE_SSPP_RECT_SOLO;
  1556. pstate->multirect_mode = SDE_SSPP_MULTIRECT_NONE;
  1557. }
  1558. /**
  1559. * multi_rect validate API allows to validate only R0 and R1 RECT
  1560. * passing for each plane. Client of this API must not pass multiple
  1561. * plane which are not sharing same XIN client. Such calls will fail
  1562. * even though kernel client is passing valid multirect configuration.
  1563. */
  1564. int sde_plane_validate_multirect_v2(struct sde_multirect_plane_states *plane)
  1565. {
  1566. struct sde_plane_state *pstate[R_MAX];
  1567. const struct drm_plane_state *drm_state[R_MAX];
  1568. struct sde_rect src[R_MAX], dst[R_MAX];
  1569. struct sde_plane *sde_plane[R_MAX];
  1570. const struct sde_format *fmt[R_MAX];
  1571. int xin_id[R_MAX];
  1572. bool q16_data = true;
  1573. int i, j, buffer_lines, width_threshold[R_MAX];
  1574. unsigned int max_tile_height = 1;
  1575. bool parallel_fetch_qualified = true;
  1576. enum sde_sspp_multirect_mode mode = SDE_SSPP_MULTIRECT_NONE;
  1577. const struct msm_format *msm_fmt;
  1578. bool const_alpha_enable = true;
  1579. for (i = 0; i < R_MAX; i++) {
  1580. drm_state[i] = i ? plane->r1 : plane->r0;
  1581. if (!drm_state[i]) {
  1582. SDE_ERROR("drm plane state is NULL\n");
  1583. return -EINVAL;
  1584. }
  1585. pstate[i] = to_sde_plane_state(drm_state[i]);
  1586. sde_plane[i] = to_sde_plane(drm_state[i]->plane);
  1587. xin_id[i] = sde_plane[i]->pipe_hw->cap->xin_id;
  1588. for (j = 0; j < i; j++) {
  1589. if (xin_id[i] != xin_id[j]) {
  1590. SDE_ERROR_PLANE(sde_plane[i],
  1591. "invalid multirect validate call base:%d xin_id:%d curr:%d xin:%d\n",
  1592. j, xin_id[j], i, xin_id[i]);
  1593. return -EINVAL;
  1594. }
  1595. }
  1596. msm_fmt = msm_framebuffer_format(drm_state[i]->fb);
  1597. if (!msm_fmt) {
  1598. SDE_ERROR_PLANE(sde_plane[i], "null fb\n");
  1599. return -EINVAL;
  1600. }
  1601. fmt[i] = to_sde_format(msm_fmt);
  1602. if (SDE_FORMAT_IS_UBWC(fmt[i]) &&
  1603. (fmt[i]->tile_height > max_tile_height))
  1604. max_tile_height = fmt[i]->tile_height;
  1605. POPULATE_RECT(&src[i], drm_state[i]->src_x, drm_state[i]->src_y,
  1606. drm_state[i]->src_w, drm_state[i]->src_h, q16_data);
  1607. POPULATE_RECT(&dst[i], drm_state[i]->crtc_x,
  1608. drm_state[i]->crtc_y, drm_state[i]->crtc_w,
  1609. drm_state[i]->crtc_h, !q16_data);
  1610. if (src[i].w != dst[i].w || src[i].h != dst[i].h) {
  1611. SDE_ERROR_PLANE(sde_plane[i],
  1612. "scaling is not supported in multirect mode\n");
  1613. return -EINVAL;
  1614. }
  1615. if (SDE_FORMAT_IS_YUV(fmt[i])) {
  1616. SDE_ERROR_PLANE(sde_plane[i],
  1617. "Unsupported format for multirect mode\n");
  1618. return -EINVAL;
  1619. }
  1620. /**
  1621. * SSPP PD_MEM is split half - one for each RECT.
  1622. * Tiled formats need 5 lines of buffering while fetching
  1623. * whereas linear formats need only 2 lines.
  1624. * So we cannot support more than half of the supported SSPP
  1625. * width for tiled formats.
  1626. */
  1627. width_threshold[i] = sde_plane[i]->pipe_sblk->maxlinewidth;
  1628. if (SDE_FORMAT_IS_UBWC(fmt[i]))
  1629. width_threshold[i] /= 2;
  1630. if (parallel_fetch_qualified && src[i].w > width_threshold[i])
  1631. parallel_fetch_qualified = false;
  1632. if (sde_plane[i]->is_virtual)
  1633. mode = sde_plane_get_property(pstate[i],
  1634. PLANE_PROP_MULTIRECT_MODE);
  1635. if (pstate[i]->const_alpha_en != const_alpha_enable)
  1636. const_alpha_enable = false;
  1637. }
  1638. buffer_lines = 2 * max_tile_height;
  1639. /**
  1640. * fallback to driver mode selection logic if client is using
  1641. * multirect plane without setting property.
  1642. *
  1643. * validate multirect mode configuration based on rectangle
  1644. */
  1645. switch (mode) {
  1646. case SDE_SSPP_MULTIRECT_NONE:
  1647. if (parallel_fetch_qualified)
  1648. mode = SDE_SSPP_MULTIRECT_PARALLEL;
  1649. else if (TIME_MULTIPLEX_RECT(dst[R1], dst[R0], buffer_lines) ||
  1650. TIME_MULTIPLEX_RECT(dst[R0], dst[R1], buffer_lines))
  1651. mode = SDE_SSPP_MULTIRECT_TIME_MX;
  1652. else
  1653. SDE_ERROR(
  1654. "planes(%d - %d) multirect mode selection fail\n",
  1655. drm_state[R0]->plane->base.id,
  1656. drm_state[R1]->plane->base.id);
  1657. break;
  1658. case SDE_SSPP_MULTIRECT_PARALLEL:
  1659. if (!parallel_fetch_qualified) {
  1660. SDE_ERROR("R0 plane:%d width_threshold:%d src_w:%d\n",
  1661. drm_state[R0]->plane->base.id,
  1662. width_threshold[R0], src[R0].w);
  1663. SDE_ERROR("R1 plane:%d width_threshold:%d src_w:%d\n",
  1664. drm_state[R1]->plane->base.id,
  1665. width_threshold[R1], src[R1].w);
  1666. SDE_ERROR("parallel fetch not qualified\n");
  1667. mode = SDE_SSPP_MULTIRECT_NONE;
  1668. }
  1669. break;
  1670. case SDE_SSPP_MULTIRECT_TIME_MX:
  1671. if (!TIME_MULTIPLEX_RECT(dst[R1], dst[R0], buffer_lines) &&
  1672. !TIME_MULTIPLEX_RECT(dst[R0], dst[R1], buffer_lines)) {
  1673. SDE_ERROR(
  1674. "buffer_lines:%d R0 plane:%d dst_y:%d dst_h:%d\n",
  1675. buffer_lines, drm_state[R0]->plane->base.id,
  1676. dst[R0].y, dst[R0].h);
  1677. SDE_ERROR(
  1678. "buffer_lines:%d R1 plane:%d dst_y:%d dst_h:%d\n",
  1679. buffer_lines, drm_state[R1]->plane->base.id,
  1680. dst[R1].y, dst[R1].h);
  1681. SDE_ERROR("time multiplexed fetch not qualified\n");
  1682. mode = SDE_SSPP_MULTIRECT_NONE;
  1683. }
  1684. break;
  1685. default:
  1686. SDE_ERROR("bad mode:%d selection\n", mode);
  1687. mode = SDE_SSPP_MULTIRECT_NONE;
  1688. break;
  1689. }
  1690. for (i = 0; i < R_MAX; i++) {
  1691. pstate[i]->multirect_mode = mode;
  1692. pstate[i]->const_alpha_en = const_alpha_enable;
  1693. }
  1694. if (mode == SDE_SSPP_MULTIRECT_NONE)
  1695. return -EINVAL;
  1696. if (sde_plane[R0]->is_virtual) {
  1697. pstate[R0]->multirect_index = SDE_SSPP_RECT_1;
  1698. pstate[R1]->multirect_index = SDE_SSPP_RECT_0;
  1699. } else {
  1700. pstate[R0]->multirect_index = SDE_SSPP_RECT_0;
  1701. pstate[R1]->multirect_index = SDE_SSPP_RECT_1;
  1702. }
  1703. SDE_DEBUG_PLANE(sde_plane[R0], "R0: %d - %d\n",
  1704. pstate[R0]->multirect_mode, pstate[R0]->multirect_index);
  1705. SDE_DEBUG_PLANE(sde_plane[R1], "R1: %d - %d\n",
  1706. pstate[R1]->multirect_mode, pstate[R1]->multirect_index);
  1707. return 0;
  1708. }
  1709. /**
  1710. * sde_plane_ctl_flush - set/clear control flush bitmask for the given plane
  1711. * @plane: Pointer to drm plane structure
  1712. * @ctl: Pointer to hardware control driver
  1713. * @set: set if true else clear
  1714. */
  1715. void sde_plane_ctl_flush(struct drm_plane *plane, struct sde_hw_ctl *ctl,
  1716. bool set)
  1717. {
  1718. if (!plane || !ctl) {
  1719. SDE_ERROR("invalid parameters\n");
  1720. return;
  1721. }
  1722. if (!ctl->ops.update_bitmask_sspp) {
  1723. SDE_ERROR("invalid ops\n");
  1724. return;
  1725. }
  1726. ctl->ops.update_bitmask_sspp(ctl, sde_plane_pipe(plane), set);
  1727. }
  1728. static int sde_plane_prepare_fb(struct drm_plane *plane,
  1729. struct drm_plane_state *new_state)
  1730. {
  1731. struct drm_framebuffer *fb = new_state->fb;
  1732. struct sde_plane *psde = to_sde_plane(plane);
  1733. struct sde_plane_state *pstate = to_sde_plane_state(new_state);
  1734. struct sde_hw_fmt_layout layout;
  1735. struct msm_gem_address_space *aspace;
  1736. int ret;
  1737. if (!fb)
  1738. return 0;
  1739. SDE_DEBUG_PLANE(psde, "FB[%u]\n", fb->base.id);
  1740. ret = _sde_plane_get_aspace(psde, pstate, &aspace);
  1741. if (ret) {
  1742. SDE_ERROR_PLANE(psde, "Failed to get aspace\n");
  1743. return ret;
  1744. }
  1745. /* cache aspace */
  1746. pstate->aspace = aspace;
  1747. /*
  1748. * when transitioning from secure to non-secure,
  1749. * plane->prepare_fb happens before the commit. In such case,
  1750. * defer the prepare_fb and handled it late, during the commit
  1751. * after attaching the domains as part of the transition
  1752. */
  1753. pstate->defer_prepare_fb = (aspace && !aspace->domain_attached) ?
  1754. true : false;
  1755. if (pstate->defer_prepare_fb) {
  1756. SDE_EVT32(DRMID(plane), psde->pipe);
  1757. SDE_DEBUG_PLANE(psde,
  1758. "domain not attached, prepare_fb handled later\n");
  1759. return 0;
  1760. }
  1761. if (pstate->aspace && fb) {
  1762. ret = msm_framebuffer_prepare(fb,
  1763. pstate->aspace);
  1764. if (ret) {
  1765. SDE_ERROR("failed to prepare framebuffer\n");
  1766. return ret;
  1767. }
  1768. }
  1769. /* validate framebuffer layout before commit */
  1770. ret = sde_format_populate_layout(pstate->aspace,
  1771. fb, &layout);
  1772. if (ret) {
  1773. SDE_ERROR_PLANE(psde, "failed to get format layout, %d\n", ret);
  1774. return ret;
  1775. }
  1776. return 0;
  1777. }
  1778. /**
  1779. * _sde_plane_fetch_halt - halts vbif transactions for a plane
  1780. * @plane: Pointer to plane
  1781. * Returns: 0 on success
  1782. */
  1783. static int _sde_plane_fetch_halt(struct drm_plane *plane)
  1784. {
  1785. struct sde_plane *psde;
  1786. int xin_id;
  1787. enum sde_clk_ctrl_type clk_ctrl;
  1788. struct msm_drm_private *priv;
  1789. struct sde_kms *sde_kms;
  1790. psde = to_sde_plane(plane);
  1791. if (!plane || !plane->dev || !psde->pipe_hw) {
  1792. SDE_ERROR("invalid arguments\n");
  1793. return -EINVAL;
  1794. }
  1795. priv = plane->dev->dev_private;
  1796. if (!priv || !priv->kms) {
  1797. SDE_ERROR("invalid KMS reference\n");
  1798. return -EINVAL;
  1799. }
  1800. sde_kms = to_sde_kms(priv->kms);
  1801. clk_ctrl = psde->pipe_hw->cap->clk_ctrl;
  1802. xin_id = psde->pipe_hw->cap->xin_id;
  1803. SDE_DEBUG_PLANE(psde, "pipe:%d xin_id:%d clk_ctrl:%d\n",
  1804. psde->pipe - SSPP_VIG0, xin_id, clk_ctrl);
  1805. SDE_EVT32_VERBOSE(psde, psde->pipe - SSPP_VIG0, xin_id, clk_ctrl);
  1806. return sde_vbif_halt_plane_xin(sde_kms, xin_id, clk_ctrl);
  1807. }
  1808. static void sde_plane_cleanup_fb(struct drm_plane *plane,
  1809. struct drm_plane_state *old_state)
  1810. {
  1811. struct sde_plane *psde = to_sde_plane(plane);
  1812. struct sde_plane_state *old_pstate;
  1813. int ret;
  1814. if (!old_state || !old_state->fb || !plane || !plane->state)
  1815. return;
  1816. old_pstate = to_sde_plane_state(old_state);
  1817. SDE_DEBUG_PLANE(psde, "FB[%u]\n", old_state->fb->base.id);
  1818. /*
  1819. * plane->state gets populated for next frame after swap_state. If
  1820. * plane->state->crtc pointer is not populated then it is not used in
  1821. * the next frame, hence making it an unused plane.
  1822. */
  1823. if ((plane->state->crtc == NULL) && !psde->is_virtual) {
  1824. SDE_DEBUG_PLANE(psde, "unused pipe:%u\n",
  1825. psde->pipe - SSPP_VIG0);
  1826. /* halt this plane now */
  1827. ret = pm_runtime_get_sync(plane->dev->dev);
  1828. if (ret < 0) {
  1829. SDE_ERROR("power resource enable failed with %d", ret);
  1830. SDE_EVT32(ret, SDE_EVTLOG_ERROR);
  1831. return;
  1832. }
  1833. ret = _sde_plane_fetch_halt(plane);
  1834. if (ret) {
  1835. SDE_ERROR_PLANE(psde,
  1836. "unused pipe %u halt failed\n",
  1837. psde->pipe - SSPP_VIG0);
  1838. SDE_EVT32(DRMID(plane), psde->pipe - SSPP_VIG0,
  1839. ret, SDE_EVTLOG_ERROR);
  1840. }
  1841. pm_runtime_put_sync(plane->dev->dev);
  1842. }
  1843. msm_framebuffer_cleanup(old_state->fb, old_pstate->aspace);
  1844. }
  1845. static void _sde_plane_sspp_atomic_check_mode_changed(struct sde_plane *psde,
  1846. struct drm_plane_state *state,
  1847. struct drm_plane_state *old_state)
  1848. {
  1849. struct sde_plane_state *pstate = to_sde_plane_state(state);
  1850. struct sde_plane_state *old_pstate = to_sde_plane_state(old_state);
  1851. struct drm_framebuffer *fb, *old_fb;
  1852. /* no need to check it again */
  1853. if (pstate->dirty == SDE_PLANE_DIRTY_ALL)
  1854. return;
  1855. if (!sde_plane_enabled(state) || !sde_plane_enabled(old_state)
  1856. || psde->is_error) {
  1857. SDE_DEBUG_PLANE(psde,
  1858. "enabling/disabling full modeset required\n");
  1859. pstate->dirty |= SDE_PLANE_DIRTY_ALL;
  1860. } else if (to_sde_plane_state(old_state)->pending) {
  1861. SDE_DEBUG_PLANE(psde, "still pending\n");
  1862. pstate->dirty |= SDE_PLANE_DIRTY_ALL;
  1863. } else if (pstate->multirect_index != old_pstate->multirect_index ||
  1864. pstate->multirect_mode != old_pstate->multirect_mode) {
  1865. SDE_DEBUG_PLANE(psde, "multirect config updated\n");
  1866. pstate->dirty |= SDE_PLANE_DIRTY_ALL;
  1867. } else if (state->src_w != old_state->src_w ||
  1868. state->src_h != old_state->src_h ||
  1869. state->src_x != old_state->src_x ||
  1870. state->src_y != old_state->src_y) {
  1871. SDE_DEBUG_PLANE(psde, "src rect updated\n");
  1872. pstate->dirty |= SDE_PLANE_DIRTY_RECTS;
  1873. } else if (state->crtc_w != old_state->crtc_w ||
  1874. state->crtc_h != old_state->crtc_h ||
  1875. state->crtc_x != old_state->crtc_x ||
  1876. state->crtc_y != old_state->crtc_y) {
  1877. SDE_DEBUG_PLANE(psde, "crtc rect updated\n");
  1878. pstate->dirty |= SDE_PLANE_DIRTY_RECTS;
  1879. } else if (pstate->excl_rect.w != old_pstate->excl_rect.w ||
  1880. pstate->excl_rect.h != old_pstate->excl_rect.h ||
  1881. pstate->excl_rect.x != old_pstate->excl_rect.x ||
  1882. pstate->excl_rect.y != old_pstate->excl_rect.y) {
  1883. SDE_DEBUG_PLANE(psde, "excl_rect updated\n");
  1884. pstate->dirty |= SDE_PLANE_DIRTY_RECTS;
  1885. } else if (pstate->rotation != old_pstate->rotation) {
  1886. SDE_DEBUG_PLANE(psde, "rotation updated 0x%x->0x%x\n",
  1887. pstate->rotation, old_pstate->rotation);
  1888. pstate->dirty |= SDE_PLANE_DIRTY_FORMAT;
  1889. }
  1890. fb = state->fb;
  1891. old_fb = old_state->fb;
  1892. if (!fb || !old_fb) {
  1893. SDE_DEBUG_PLANE(psde, "can't compare fb handles\n");
  1894. } else if ((fb->format->format != old_fb->format->format) ||
  1895. pstate->const_alpha_en != old_pstate->const_alpha_en) {
  1896. SDE_DEBUG_PLANE(psde, "format change\n");
  1897. pstate->dirty |= SDE_PLANE_DIRTY_FORMAT | SDE_PLANE_DIRTY_RECTS;
  1898. } else {
  1899. uint64_t new_mod = fb->modifier;
  1900. uint64_t old_mod = old_fb->modifier;
  1901. uint32_t *new_pitches = fb->pitches;
  1902. uint32_t *old_pitches = old_fb->pitches;
  1903. uint32_t *new_offset = fb->offsets;
  1904. uint32_t *old_offset = old_fb->offsets;
  1905. int i;
  1906. if (new_mod != old_mod) {
  1907. SDE_DEBUG_PLANE(psde,
  1908. "format modifiers change new_mode:%llu old_mode:%llu\n",
  1909. new_mod, old_mod);
  1910. pstate->dirty |= SDE_PLANE_DIRTY_FORMAT |
  1911. SDE_PLANE_DIRTY_RECTS;
  1912. }
  1913. for (i = 0; i < ARRAY_SIZE(fb->pitches); i++) {
  1914. if (new_pitches[i] != old_pitches[i]) {
  1915. SDE_DEBUG_PLANE(psde,
  1916. "pitches change plane:%d old_pitches:%u new_pitches:%u\n",
  1917. i, old_pitches[i], new_pitches[i]);
  1918. pstate->dirty |= SDE_PLANE_DIRTY_RECTS;
  1919. break;
  1920. }
  1921. }
  1922. for (i = 0; i < ARRAY_SIZE(fb->offsets); i++) {
  1923. if (new_offset[i] != old_offset[i]) {
  1924. SDE_DEBUG_PLANE(psde,
  1925. "offset change plane:%d old_offset:%u new_offset:%u\n",
  1926. i, old_offset[i], new_offset[i]);
  1927. pstate->dirty |= SDE_PLANE_DIRTY_FORMAT |
  1928. SDE_PLANE_DIRTY_RECTS;
  1929. break;
  1930. }
  1931. }
  1932. }
  1933. }
  1934. int sde_plane_validate_src_addr(struct drm_plane *plane,
  1935. unsigned long base_addr, u32 size)
  1936. {
  1937. int ret = -EINVAL;
  1938. u32 addr;
  1939. struct sde_plane *psde = to_sde_plane(plane);
  1940. if (!psde || !base_addr || !size) {
  1941. SDE_ERROR_PLANE(psde, "invalid arguments\n");
  1942. return ret;
  1943. }
  1944. if (psde->pipe_hw && psde->pipe_hw->ops.get_sourceaddress) {
  1945. addr = psde->pipe_hw->ops.get_sourceaddress(psde->pipe_hw,
  1946. is_sde_plane_virtual(plane));
  1947. if ((addr >= base_addr) && (addr < (base_addr + size)))
  1948. ret = 0;
  1949. }
  1950. return ret;
  1951. }
  1952. static inline bool _sde_plane_is_pre_downscale_enabled(
  1953. struct sde_hw_inline_pre_downscale_cfg *pre_down)
  1954. {
  1955. return pre_down->pre_downscale_x_0 || pre_down->pre_downscale_y_0;
  1956. }
  1957. static int _sde_plane_validate_scaler_v2(struct sde_plane *psde,
  1958. struct sde_plane_state *pstate,
  1959. const struct sde_format *fmt,
  1960. uint32_t img_w, uint32_t img_h,
  1961. uint32_t src_w, uint32_t src_h,
  1962. uint32_t deci_w, uint32_t deci_h)
  1963. {
  1964. struct sde_hw_inline_pre_downscale_cfg *pd_cfg;
  1965. bool pre_down_en;
  1966. int i;
  1967. if (!psde || !pstate || !fmt) {
  1968. SDE_ERROR_PLANE(psde, "invalid arguments\n");
  1969. return -EINVAL;
  1970. }
  1971. if (psde->debugfs_default_scale ||
  1972. (pstate->scaler_check_state != SDE_PLANE_SCLCHECK_SCALER_V2 &&
  1973. pstate->scaler_check_state != SDE_PLANE_SCLCHECK_SCALER_V2_CHECK))
  1974. return 0;
  1975. pd_cfg = &pstate->pre_down;
  1976. pre_down_en = _sde_plane_is_pre_downscale_enabled(pd_cfg);
  1977. pstate->scaler_check_state = SDE_PLANE_SCLCHECK_INVALID;
  1978. for (i = 0; i < SDE_MAX_PLANES; i++) {
  1979. uint32_t hor_req_pixels, hor_fetch_pixels;
  1980. uint32_t vert_req_pixels, vert_fetch_pixels;
  1981. uint32_t src_w_tmp, src_h_tmp;
  1982. uint32_t scaler_w, scaler_h;
  1983. uint32_t pre_down_ratio_x = 1, pre_down_ratio_y = 1;
  1984. bool rot;
  1985. /* re-use color plane 1's config for plane 2 */
  1986. if (i == 2)
  1987. continue;
  1988. if (pre_down_en) {
  1989. if (i == 0 && pd_cfg->pre_downscale_x_0)
  1990. pre_down_ratio_x = pd_cfg->pre_downscale_x_0;
  1991. if (i == 0 && pd_cfg->pre_downscale_y_0)
  1992. pre_down_ratio_y = pd_cfg->pre_downscale_y_0;
  1993. if ((i == 1 || i == 2) && pd_cfg->pre_downscale_x_1)
  1994. pre_down_ratio_x = pd_cfg->pre_downscale_x_1;
  1995. if ((i == 1 || i == 2) && pd_cfg->pre_downscale_y_1)
  1996. pre_down_ratio_y = pd_cfg->pre_downscale_y_1;
  1997. SDE_DEBUG_PLANE(psde, "pre_down[%d]: x:%d, y:%d\n",
  1998. i, pre_down_ratio_x, pre_down_ratio_y);
  1999. }
  2000. src_w_tmp = src_w;
  2001. src_h_tmp = src_h;
  2002. /*
  2003. * For chroma plane, width is half for the following sub sampled
  2004. * formats. Except in case of decimation, where hardware avoids
  2005. * 1 line of decimation instead of downsampling.
  2006. */
  2007. if (i == 1) {
  2008. if (!deci_w &&
  2009. (fmt->chroma_sample == SDE_CHROMA_420 ||
  2010. fmt->chroma_sample == SDE_CHROMA_H2V1))
  2011. src_w_tmp >>= 1;
  2012. if (!deci_h &&
  2013. (fmt->chroma_sample == SDE_CHROMA_420 ||
  2014. fmt->chroma_sample == SDE_CHROMA_H1V2))
  2015. src_h_tmp >>= 1;
  2016. }
  2017. hor_req_pixels = pstate->pixel_ext.roi_w[i];
  2018. vert_req_pixels = pstate->pixel_ext.roi_h[i];
  2019. hor_fetch_pixels = DECIMATED_DIMENSION(src_w_tmp +
  2020. (int8_t)(pstate->pixel_ext.left_ftch[i] & 0xFF) +
  2021. (int8_t)(pstate->pixel_ext.right_ftch[i] & 0xFF),
  2022. deci_w);
  2023. vert_fetch_pixels = DECIMATED_DIMENSION(src_h_tmp +
  2024. (int8_t)(pstate->pixel_ext.top_ftch[i] & 0xFF) +
  2025. (int8_t)(pstate->pixel_ext.btm_ftch[i] & 0xFF),
  2026. deci_h);
  2027. if ((hor_req_pixels != hor_fetch_pixels) ||
  2028. (hor_fetch_pixels > img_w) ||
  2029. (vert_req_pixels != vert_fetch_pixels) ||
  2030. (vert_fetch_pixels > img_h)) {
  2031. SDE_ERROR_PLANE(psde,
  2032. "req %d/%d, fetch %d/%d, src %dx%d\n",
  2033. hor_req_pixels, vert_req_pixels,
  2034. hor_fetch_pixels, vert_fetch_pixels,
  2035. img_w, img_h);
  2036. return -EINVAL;
  2037. }
  2038. /*
  2039. * swap the scaler src width & height for inline-rotation 90
  2040. * comparison with Pixel-Extension, as PE is based on
  2041. * pre-rotation and QSEED is based on post-rotation
  2042. */
  2043. rot = pstate->rotation & DRM_MODE_ROTATE_90;
  2044. scaler_w = rot ? pstate->scaler3_cfg.src_height[i]
  2045. : pstate->scaler3_cfg.src_width[i];
  2046. scaler_h = rot ? pstate->scaler3_cfg.src_width[i]
  2047. : pstate->scaler3_cfg.src_height[i];
  2048. /*
  2049. * Alpha plane can only be scaled using bilinear or pixel
  2050. * repeat/drop, src_width and src_height are only specified
  2051. * for Y and UV plane
  2052. */
  2053. if (i != 3 && (hor_req_pixels / pre_down_ratio_x != scaler_w ||
  2054. vert_req_pixels / pre_down_ratio_y !=
  2055. scaler_h)) {
  2056. SDE_ERROR_PLANE(psde,
  2057. "roi[%d] roi:%dx%d scaler:%dx%d src:%dx%d rot:%d pd:%d/%d\n",
  2058. i, pstate->pixel_ext.roi_w[i],
  2059. pstate->pixel_ext.roi_h[i], scaler_w, scaler_h,
  2060. src_w, src_h, rot, pre_down_ratio_x, pre_down_ratio_y);
  2061. return -EINVAL;
  2062. }
  2063. /*
  2064. * SSPP fetch , unpack output and QSEED3 input lines need
  2065. * to match for Y plane
  2066. */
  2067. if (i == 0 &&
  2068. (sde_plane_get_property(pstate, PLANE_PROP_SRC_CONFIG) &
  2069. BIT(SDE_DRM_DEINTERLACE)) &&
  2070. ((pstate->scaler3_cfg.src_height[i] != (src_h/2)) ||
  2071. (pstate->pixel_ext.roi_h[i] != (src_h/2)))) {
  2072. SDE_ERROR_PLANE(psde,
  2073. "de-interlace fail roi[%d] %d/%d, src %dx%d, src %dx%d\n",
  2074. i, pstate->pixel_ext.roi_w[i],
  2075. pstate->pixel_ext.roi_h[i],
  2076. pstate->scaler3_cfg.src_width[i],
  2077. pstate->scaler3_cfg.src_height[i],
  2078. src_w, src_h);
  2079. return -EINVAL;
  2080. }
  2081. }
  2082. pstate->scaler_check_state = SDE_PLANE_SCLCHECK_SCALER_V2;
  2083. return 0;
  2084. }
  2085. static int _sde_atomic_check_pre_downscale(struct sde_plane *psde,
  2086. struct sde_plane_state *pstate, struct sde_rect *dst,
  2087. u32 src_w, u32 src_h)
  2088. {
  2089. int ret = 0;
  2090. u32 min_ratio_numer, min_ratio_denom;
  2091. struct sde_hw_inline_pre_downscale_cfg *pd_cfg = &pstate->pre_down;
  2092. bool pd_x = pd_cfg->pre_downscale_x_0 > 1;
  2093. bool pd_y = pd_cfg->pre_downscale_y_0 > 1;
  2094. min_ratio_numer = psde->pipe_sblk->in_rot_minpredwnscale_num;
  2095. min_ratio_denom = psde->pipe_sblk->in_rot_minpredwnscale_denom;
  2096. if (pd_x && !(psde->features & BIT(SDE_SSPP_PREDOWNSCALE))) {
  2097. SDE_ERROR_PLANE(psde,
  2098. "hw does not support pre-downscale X: 0x%x\n",
  2099. psde->features);
  2100. ret = -EINVAL;
  2101. } else if (pd_y && !(psde->features & BIT(SDE_SSPP_PREDOWNSCALE_Y))) {
  2102. SDE_ERROR_PLANE(psde,
  2103. "hw does not support pre-downscale Y: 0x%x\n",
  2104. psde->features);
  2105. ret = -EINVAL;
  2106. } else if (!min_ratio_numer || !min_ratio_denom) {
  2107. SDE_ERROR_PLANE(psde,
  2108. "min downscale ratio not set! %u / %u\n",
  2109. min_ratio_numer, min_ratio_denom);
  2110. ret = -EINVAL;
  2111. /* compare pre-rotated src w/h with post-rotated dst h/w resp. */
  2112. } else if (pd_x && (src_w < mult_frac(dst->h, min_ratio_numer,
  2113. min_ratio_denom))) {
  2114. SDE_ERROR_PLANE(psde,
  2115. "failed min downscale-x check %u->%u, %u/%u\n",
  2116. src_w, dst->h, min_ratio_numer, min_ratio_denom);
  2117. ret = -EINVAL;
  2118. } else if (pd_y && (src_h < mult_frac(dst->w, min_ratio_numer,
  2119. min_ratio_denom))) {
  2120. SDE_ERROR_PLANE(psde,
  2121. "failed min downscale-y check %u->%u, %u/%u\n",
  2122. src_h, dst->w, min_ratio_numer, min_ratio_denom);
  2123. ret = -EINVAL;
  2124. }
  2125. return ret;
  2126. }
  2127. static int _sde_atomic_check_decimation_scaler(struct drm_plane_state *state,
  2128. struct sde_plane *psde, const struct sde_format *fmt,
  2129. struct sde_plane_state *pstate, struct sde_rect *src,
  2130. struct sde_rect *dst, u32 width, u32 height)
  2131. {
  2132. int ret = 0;
  2133. uint32_t deci_w, deci_h, src_deci_w, src_deci_h;
  2134. uint32_t scaler_src_w, scaler_src_h;
  2135. uint32_t max_downscale_num, max_downscale_denom;
  2136. uint32_t max_upscale, max_linewidth;
  2137. bool inline_rotation, rt_client, pre_down_en = false;
  2138. struct drm_crtc *crtc;
  2139. struct drm_crtc_state *new_cstate;
  2140. if (!state || !state->state || !state->crtc) {
  2141. SDE_ERROR_PLANE(psde, "invalid arguments\n");
  2142. return -EINVAL;
  2143. }
  2144. deci_w = sde_plane_get_property(pstate, PLANE_PROP_H_DECIMATE);
  2145. deci_h = sde_plane_get_property(pstate, PLANE_PROP_V_DECIMATE);
  2146. src_deci_w = DECIMATED_DIMENSION(src->w, deci_w);
  2147. src_deci_h = DECIMATED_DIMENSION(src->h, deci_h);
  2148. /* with inline rotator, the source of the scaler is post-rotated */
  2149. inline_rotation = pstate->rotation & DRM_MODE_ROTATE_90 ? true : false;
  2150. if (inline_rotation) {
  2151. scaler_src_w = src_deci_h;
  2152. scaler_src_h = src_deci_w;
  2153. } else {
  2154. scaler_src_w = src_deci_w;
  2155. scaler_src_h = src_deci_h;
  2156. }
  2157. max_upscale = psde->pipe_sblk->maxupscale;
  2158. max_linewidth = psde->pipe_sblk->maxlinewidth;
  2159. if (psde->features & BIT(SDE_SSPP_PREDOWNSCALE))
  2160. pre_down_en = _sde_plane_is_pre_downscale_enabled(
  2161. &pstate->pre_down);
  2162. crtc = state->crtc;
  2163. new_cstate = drm_atomic_get_new_crtc_state(state->state, crtc);
  2164. rt_client = sde_crtc_is_rt_client(crtc, new_cstate);
  2165. max_downscale_num = psde->pipe_sblk->maxdwnscale;
  2166. max_downscale_denom = 1;
  2167. /* inline rotation RT clients have a different max downscaling limit */
  2168. if (inline_rotation) {
  2169. if (rt_client && !pre_down_en) {
  2170. max_downscale_num =
  2171. psde->pipe_sblk->in_rot_minpredwnscale_num;
  2172. max_downscale_denom =
  2173. psde->pipe_sblk->in_rot_minpredwnscale_denom;
  2174. } else if (rt_client) {
  2175. max_downscale_num =
  2176. psde->pipe_sblk->in_rot_maxdwnscale_rt_num;
  2177. max_downscale_denom =
  2178. psde->pipe_sblk->in_rot_maxdwnscale_rt_denom;
  2179. } else {
  2180. max_downscale_num =
  2181. psde->pipe_sblk->in_rot_maxdwnscale_nrt;
  2182. }
  2183. }
  2184. /* decimation validation */
  2185. if ((deci_w || deci_h)
  2186. && ((deci_w > psde->pipe_sblk->maxhdeciexp)
  2187. || (deci_h > psde->pipe_sblk->maxvdeciexp))) {
  2188. SDE_ERROR_PLANE(psde, "too much decimation requested\n");
  2189. ret = -EINVAL;
  2190. } else if ((deci_w || deci_h)
  2191. && (fmt->fetch_mode != SDE_FETCH_LINEAR)) {
  2192. SDE_ERROR_PLANE(psde, "decimation requires linear fetch\n");
  2193. ret = -EINVAL;
  2194. } else if (!(psde->features & SDE_SSPP_SCALER) &&
  2195. ((src->w != dst->w) || (src->h != dst->h))) {
  2196. SDE_ERROR_PLANE(psde,
  2197. "pipe doesn't support scaling %ux%u->%ux%u\n",
  2198. src->w, src->h, dst->w, dst->h);
  2199. ret = -EINVAL;
  2200. /* check decimated source width */
  2201. } else if (src_deci_w > max_linewidth) {
  2202. SDE_ERROR_PLANE(psde,
  2203. "invalid src w:%u, deci w:%u, line w:%u\n",
  2204. src->w, src_deci_w, max_linewidth);
  2205. ret = -E2BIG;
  2206. /* check max scaler capability */
  2207. } else if (((scaler_src_w * max_upscale) < dst->w) ||
  2208. ((scaler_src_h * max_upscale) < dst->h) ||
  2209. (mult_frac(dst->w, max_downscale_num, max_downscale_denom)
  2210. < scaler_src_w) ||
  2211. (mult_frac(dst->h, max_downscale_num, max_downscale_denom)
  2212. < scaler_src_h)) {
  2213. SDE_ERROR_PLANE(psde,
  2214. "too much scaling %ux%u->%ux%u rot:%d dwn:%d/%d\n",
  2215. scaler_src_w, scaler_src_h, dst->w, dst->h,
  2216. inline_rotation, max_downscale_num,
  2217. max_downscale_denom);
  2218. ret = -E2BIG;
  2219. /* check inline pre-downscale support */
  2220. } else if (inline_rotation && pre_down_en &&
  2221. _sde_atomic_check_pre_downscale(psde, pstate, dst,
  2222. src_deci_w, src_deci_h)) {
  2223. ret = -EINVAL;
  2224. /* QSEED validation */
  2225. } else if (_sde_plane_validate_scaler_v2(psde, pstate, fmt,
  2226. width, height, src->w, src->h,
  2227. deci_w, deci_h)) {
  2228. ret = -EINVAL;
  2229. }
  2230. return ret;
  2231. }
  2232. static int _sde_atomic_check_excl_rect(struct sde_plane *psde,
  2233. struct sde_plane_state *pstate, struct sde_rect *src,
  2234. const struct sde_format *fmt, int ret)
  2235. {
  2236. /* check excl rect configs */
  2237. if (!ret && pstate->excl_rect.w && pstate->excl_rect.h) {
  2238. struct sde_rect intersect;
  2239. /*
  2240. * Check exclusion rect against src rect.
  2241. * it must intersect with source rect.
  2242. */
  2243. sde_kms_rect_intersect(src, &pstate->excl_rect, &intersect);
  2244. if (intersect.w != pstate->excl_rect.w ||
  2245. intersect.h != pstate->excl_rect.h ||
  2246. SDE_FORMAT_IS_YUV(fmt)) {
  2247. SDE_ERROR_PLANE(psde,
  2248. "invalid excl_rect:{%d,%d,%d,%d} src:{%d,%d,%d,%d}, fmt: %4.4s\n",
  2249. pstate->excl_rect.x, pstate->excl_rect.y,
  2250. pstate->excl_rect.w, pstate->excl_rect.h,
  2251. src->x, src->y, src->w, src->h,
  2252. (char *)&fmt->base.pixel_format);
  2253. ret = -EINVAL;
  2254. }
  2255. SDE_DEBUG_PLANE(psde, "excl_rect: {%d,%d,%d,%d}\n",
  2256. pstate->excl_rect.x, pstate->excl_rect.y,
  2257. pstate->excl_rect.w, pstate->excl_rect.h);
  2258. }
  2259. return ret;
  2260. }
  2261. static int sde_plane_sspp_atomic_check(struct drm_plane *plane,
  2262. struct drm_plane_state *state)
  2263. {
  2264. int ret = 0;
  2265. struct sde_plane *psde;
  2266. struct sde_plane_state *pstate;
  2267. const struct msm_format *msm_fmt;
  2268. const struct sde_format *fmt;
  2269. struct sde_rect src, dst;
  2270. uint32_t min_src_size;
  2271. bool q16_data = true;
  2272. struct drm_framebuffer *fb;
  2273. u32 width;
  2274. u32 height;
  2275. psde = to_sde_plane(plane);
  2276. pstate = to_sde_plane_state(state);
  2277. if (!psde->pipe_sblk) {
  2278. SDE_ERROR_PLANE(psde, "invalid catalog\n");
  2279. return -EINVAL;
  2280. }
  2281. /* src values are in Q16 fixed point, convert to integer */
  2282. POPULATE_RECT(&src, state->src_x, state->src_y,
  2283. state->src_w, state->src_h, q16_data);
  2284. POPULATE_RECT(&dst, state->crtc_x, state->crtc_y, state->crtc_w,
  2285. state->crtc_h, !q16_data);
  2286. SDE_DEBUG_PLANE(psde, "check %d -> %d\n",
  2287. sde_plane_enabled(plane->state), sde_plane_enabled(state));
  2288. if (!sde_plane_enabled(state))
  2289. goto modeset_update;
  2290. fb = state->fb;
  2291. width = fb ? state->fb->width : 0x0;
  2292. height = fb ? state->fb->height : 0x0;
  2293. SDE_DEBUG("plane%d sspp:%x/%dx%d/%4.4s/%llx\n",
  2294. plane->base.id,
  2295. pstate->rotation,
  2296. width, height,
  2297. fb ? (char *) &state->fb->format->format : 0x0,
  2298. fb ? state->fb->modifier : 0x0);
  2299. SDE_DEBUG("src:%dx%d %d,%d crtc:%dx%d+%d+%d\n",
  2300. state->src_w >> 16, state->src_h >> 16,
  2301. state->src_x >> 16, state->src_y >> 16,
  2302. state->crtc_w, state->crtc_h,
  2303. state->crtc_x, state->crtc_y);
  2304. msm_fmt = msm_framebuffer_format(fb);
  2305. fmt = to_sde_format(msm_fmt);
  2306. min_src_size = SDE_FORMAT_IS_YUV(fmt) ? 2 : 1;
  2307. if (SDE_FORMAT_IS_YUV(fmt) &&
  2308. (!(psde->features & SDE_SSPP_SCALER) ||
  2309. !(psde->features & (BIT(SDE_SSPP_CSC)
  2310. | BIT(SDE_SSPP_CSC_10BIT))))) {
  2311. SDE_ERROR_PLANE(psde,
  2312. "plane doesn't have scaler/csc for yuv\n");
  2313. ret = -EINVAL;
  2314. /* check src bounds */
  2315. } else if (width > MAX_IMG_WIDTH ||
  2316. height > MAX_IMG_HEIGHT ||
  2317. src.w < min_src_size || src.h < min_src_size ||
  2318. CHECK_LAYER_BOUNDS(src.x, src.w, width) ||
  2319. CHECK_LAYER_BOUNDS(src.y, src.h, height)) {
  2320. SDE_ERROR_PLANE(psde, "invalid source %u, %u, %ux%u\n",
  2321. src.x, src.y, src.w, src.h);
  2322. ret = -E2BIG;
  2323. /* valid yuv image */
  2324. } else if (SDE_FORMAT_IS_YUV(fmt) && ((src.x & 0x1) || (src.y & 0x1) ||
  2325. (src.w & 0x1) || (src.h & 0x1))) {
  2326. SDE_ERROR_PLANE(psde, "invalid yuv source %u, %u, %ux%u\n",
  2327. src.x, src.y, src.w, src.h);
  2328. ret = -EINVAL;
  2329. /* min dst support */
  2330. } else if (dst.w < 0x1 || dst.h < 0x1) {
  2331. SDE_ERROR_PLANE(psde, "invalid dest rect %u, %u, %ux%u\n",
  2332. dst.x, dst.y, dst.w, dst.h);
  2333. ret = -EINVAL;
  2334. }
  2335. if (ret)
  2336. return ret;
  2337. ret = _sde_atomic_check_decimation_scaler(state, psde, fmt, pstate,
  2338. &src, &dst, width, height);
  2339. if (ret)
  2340. return ret;
  2341. ret = _sde_atomic_check_excl_rect(psde, pstate,
  2342. &src, fmt, ret);
  2343. if (ret)
  2344. return ret;
  2345. pstate->const_alpha_en = fmt->alpha_enable &&
  2346. (SDE_DRM_BLEND_OP_OPAQUE !=
  2347. sde_plane_get_property(pstate, PLANE_PROP_BLEND_OP)) &&
  2348. (pstate->stage != SDE_STAGE_0);
  2349. modeset_update:
  2350. if (!ret)
  2351. _sde_plane_sspp_atomic_check_mode_changed(psde,
  2352. state, plane->state);
  2353. return ret;
  2354. }
  2355. static int sde_plane_atomic_check(struct drm_plane *plane,
  2356. struct drm_plane_state *state)
  2357. {
  2358. int ret = 0;
  2359. struct sde_plane *psde;
  2360. struct sde_plane_state *pstate;
  2361. if (!plane || !state) {
  2362. SDE_ERROR("invalid arg(s), plane %d state %d\n",
  2363. !plane, !state);
  2364. ret = -EINVAL;
  2365. goto exit;
  2366. }
  2367. psde = to_sde_plane(plane);
  2368. pstate = to_sde_plane_state(state);
  2369. SDE_DEBUG_PLANE(psde, "\n");
  2370. ret = sde_plane_rot_atomic_check(plane, state);
  2371. if (ret)
  2372. goto exit;
  2373. ret = sde_plane_sspp_atomic_check(plane, state);
  2374. exit:
  2375. return ret;
  2376. }
  2377. void sde_plane_flush(struct drm_plane *plane)
  2378. {
  2379. struct sde_plane *psde;
  2380. struct sde_plane_state *pstate;
  2381. if (!plane || !plane->state) {
  2382. SDE_ERROR("invalid plane\n");
  2383. return;
  2384. }
  2385. psde = to_sde_plane(plane);
  2386. pstate = to_sde_plane_state(plane->state);
  2387. /*
  2388. * These updates have to be done immediately before the plane flush
  2389. * timing, and may not be moved to the atomic_update/mode_set functions.
  2390. */
  2391. if (psde->is_error)
  2392. /* force white frame with 100% alpha pipe output on error */
  2393. _sde_plane_color_fill(psde, 0xFFFFFF, 0xFF);
  2394. else if (psde->color_fill & SDE_PLANE_COLOR_FILL_FLAG)
  2395. /* force 100% alpha */
  2396. _sde_plane_color_fill(psde, psde->color_fill, 0xFF);
  2397. else if (psde->pipe_hw && psde->csc_ptr && psde->pipe_hw->ops.setup_csc)
  2398. psde->pipe_hw->ops.setup_csc(psde->pipe_hw, psde->csc_ptr);
  2399. /* flag h/w flush complete */
  2400. if (plane->state)
  2401. pstate->pending = false;
  2402. }
  2403. /**
  2404. * sde_plane_set_error: enable/disable error condition
  2405. * @plane: pointer to drm_plane structure
  2406. */
  2407. void sde_plane_set_error(struct drm_plane *plane, bool error)
  2408. {
  2409. struct sde_plane *psde;
  2410. if (!plane)
  2411. return;
  2412. psde = to_sde_plane(plane);
  2413. psde->is_error = error;
  2414. }
  2415. static void _sde_plane_sspp_setup_sys_cache(struct sde_plane *psde,
  2416. struct sde_plane_state *pstate, const struct sde_format *fmt)
  2417. {
  2418. if (!psde->pipe_hw->ops.setup_sys_cache ||
  2419. !(psde->perf_features & BIT(SDE_PERF_SSPP_SYS_CACHE)))
  2420. return;
  2421. SDE_DEBUG("features:0x%x rotation:0x%x\n",
  2422. psde->features, pstate->rotation);
  2423. if ((pstate->rotation & DRM_MODE_ROTATE_90) &&
  2424. sde_format_is_tp10_ubwc(fmt)) {
  2425. pstate->sc_cfg.rd_en = true;
  2426. pstate->sc_cfg.rd_scid =
  2427. psde->pipe_sblk->llcc_scid;
  2428. pstate->sc_cfg.flags = SSPP_SYS_CACHE_EN_FLAG |
  2429. SSPP_SYS_CACHE_SCID;
  2430. } else {
  2431. pstate->sc_cfg.rd_en = false;
  2432. pstate->sc_cfg.rd_scid = 0x0;
  2433. pstate->sc_cfg.flags = SSPP_SYS_CACHE_EN_FLAG |
  2434. SSPP_SYS_CACHE_SCID;
  2435. }
  2436. psde->pipe_hw->ops.setup_sys_cache(
  2437. psde->pipe_hw, &pstate->sc_cfg);
  2438. }
  2439. static void _sde_plane_map_prop_to_dirty_bits(void)
  2440. {
  2441. plane_prop_array[PLANE_PROP_SCALER_V1] =
  2442. plane_prop_array[PLANE_PROP_SCALER_V2] =
  2443. plane_prop_array[PLANE_PROP_SCALER_LUT_ED] =
  2444. plane_prop_array[PLANE_PROP_SCALER_LUT_CIR] =
  2445. plane_prop_array[PLANE_PROP_SCALER_LUT_SEP] =
  2446. plane_prop_array[PLANE_PROP_H_DECIMATE] =
  2447. plane_prop_array[PLANE_PROP_V_DECIMATE] =
  2448. plane_prop_array[PLANE_PROP_SRC_CONFIG] =
  2449. plane_prop_array[PLANE_PROP_ZPOS] =
  2450. plane_prop_array[PLANE_PROP_EXCL_RECT_V1] =
  2451. SDE_PLANE_DIRTY_RECTS;
  2452. plane_prop_array[PLANE_PROP_CSC_V1] =
  2453. plane_prop_array[PLANE_PROP_CSC_DMA_V1] =
  2454. plane_prop_array[PLANE_PROP_INVERSE_PMA] =
  2455. SDE_PLANE_DIRTY_FORMAT;
  2456. plane_prop_array[PLANE_PROP_MULTIRECT_MODE] =
  2457. plane_prop_array[PLANE_PROP_COLOR_FILL] =
  2458. SDE_PLANE_DIRTY_ALL;
  2459. /* no special action required */
  2460. plane_prop_array[PLANE_PROP_INFO] =
  2461. plane_prop_array[PLANE_PROP_ALPHA] =
  2462. plane_prop_array[PLANE_PROP_INPUT_FENCE] =
  2463. plane_prop_array[PLANE_PROP_BLEND_OP] = 0;
  2464. plane_prop_array[PLANE_PROP_FB_TRANSLATION_MODE] =
  2465. SDE_PLANE_DIRTY_FB_TRANSLATION_MODE;
  2466. plane_prop_array[PLANE_PROP_PREFILL_SIZE] =
  2467. plane_prop_array[PLANE_PROP_PREFILL_TIME] =
  2468. SDE_PLANE_DIRTY_PERF;
  2469. plane_prop_array[PLANE_PROP_VIG_GAMUT] = SDE_PLANE_DIRTY_VIG_GAMUT;
  2470. plane_prop_array[PLANE_PROP_VIG_IGC] = SDE_PLANE_DIRTY_VIG_IGC;
  2471. plane_prop_array[PLANE_PROP_DMA_IGC] = SDE_PLANE_DIRTY_DMA_IGC;
  2472. plane_prop_array[PLANE_PROP_DMA_GC] = SDE_PLANE_DIRTY_DMA_GC;
  2473. plane_prop_array[PLANE_PROP_SKIN_COLOR] =
  2474. plane_prop_array[PLANE_PROP_SKY_COLOR] =
  2475. plane_prop_array[PLANE_PROP_FOLIAGE_COLOR] =
  2476. plane_prop_array[PLANE_PROP_HUE_ADJUST] =
  2477. plane_prop_array[PLANE_PROP_SATURATION_ADJUST] =
  2478. plane_prop_array[PLANE_PROP_VALUE_ADJUST] =
  2479. plane_prop_array[PLANE_PROP_CONTRAST_ADJUST] =
  2480. SDE_PLANE_DIRTY_ALL;
  2481. }
  2482. static inline bool _sde_plane_allow_uidle(struct sde_plane *psde,
  2483. struct sde_rect *src, struct sde_rect *dst)
  2484. {
  2485. u32 max_downscale = psde->catalog->uidle_cfg.max_dwnscale;
  2486. u32 downscale = (src->h * 1000)/dst->h;
  2487. return (downscale > max_downscale) ? false : true;
  2488. }
  2489. static void _sde_plane_setup_uidle(struct drm_crtc *crtc,
  2490. struct sde_plane *psde, struct sde_plane_state *pstate,
  2491. struct sde_rect *src, struct sde_rect *dst)
  2492. {
  2493. struct sde_hw_pipe_uidle_cfg cfg;
  2494. u32 line_time = sde_get_linetime(&crtc->mode); /* nS */
  2495. u32 fal1_target_idle_time_ns =
  2496. psde->catalog->uidle_cfg.fal1_target_idle_time * 1000; /* nS */
  2497. u32 fal10_target_idle_time_ns =
  2498. psde->catalog->uidle_cfg.fal10_target_idle_time * 1000; /* nS */
  2499. u32 fal10_threshold =
  2500. psde->catalog->uidle_cfg.fal10_threshold; /* uS */
  2501. if (line_time && fal10_threshold && fal10_target_idle_time_ns &&
  2502. fal1_target_idle_time_ns) {
  2503. cfg.enable = _sde_plane_allow_uidle(psde, src, dst);
  2504. cfg.fal10_threshold = fal10_threshold;
  2505. cfg.fal10_exit_threshold = fal10_threshold + 2;
  2506. cfg.fal1_threshold = 1 +
  2507. (fal1_target_idle_time_ns*1000/line_time*2)/1000;
  2508. cfg.fal_allowed_threshold = fal10_threshold +
  2509. (fal10_target_idle_time_ns*1000/line_time*2)/1000;
  2510. } else {
  2511. SDE_ERROR("invalid settings, will disable UIDLE %d %d %d %d\n",
  2512. line_time, fal10_threshold, fal10_target_idle_time_ns,
  2513. fal1_target_idle_time_ns);
  2514. memset(&cfg, 0, sizeof(struct sde_hw_pipe_uidle_cfg));
  2515. }
  2516. SDE_DEBUG_PLANE(psde,
  2517. "tholds: fal10=%d fal10_exit=%d fal1=%d fal_allowed=%d\n",
  2518. cfg.fal10_threshold, cfg.fal10_exit_threshold,
  2519. cfg.fal1_threshold, cfg.fal_allowed_threshold);
  2520. SDE_DEBUG_PLANE(psde,
  2521. "times: line:%d fal1_idle:%d fal10_idle:%d dwnscale:%d\n",
  2522. line_time, fal1_target_idle_time_ns,
  2523. fal10_target_idle_time_ns,
  2524. psde->catalog->uidle_cfg.max_dwnscale);
  2525. SDE_EVT32_VERBOSE(cfg.enable,
  2526. cfg.fal10_threshold, cfg.fal10_exit_threshold,
  2527. cfg.fal1_threshold, cfg.fal_allowed_threshold,
  2528. psde->catalog->uidle_cfg.max_dwnscale);
  2529. psde->pipe_hw->ops.setup_uidle(
  2530. psde->pipe_hw, &cfg,
  2531. pstate->multirect_index);
  2532. }
  2533. static void _sde_plane_update_secure_session(struct sde_plane *psde,
  2534. struct sde_plane_state *pstate)
  2535. {
  2536. bool enable = false;
  2537. int mode = sde_plane_get_property(pstate,
  2538. PLANE_PROP_FB_TRANSLATION_MODE);
  2539. if ((mode == SDE_DRM_FB_SEC) ||
  2540. (mode == SDE_DRM_FB_SEC_DIR_TRANS))
  2541. enable = true;
  2542. /* update secure session flag */
  2543. psde->pipe_hw->ops.setup_secure_address(psde->pipe_hw,
  2544. pstate->multirect_index,
  2545. enable);
  2546. }
  2547. static void _sde_plane_update_roi_config(struct drm_plane *plane,
  2548. struct drm_crtc *crtc, struct drm_framebuffer *fb)
  2549. {
  2550. const struct sde_format *fmt;
  2551. const struct msm_format *msm_fmt;
  2552. struct sde_plane *psde;
  2553. struct drm_plane_state *state;
  2554. struct sde_plane_state *pstate;
  2555. struct sde_rect src, dst;
  2556. const struct sde_rect *crtc_roi;
  2557. bool q16_data = true;
  2558. int idx;
  2559. psde = to_sde_plane(plane);
  2560. state = plane->state;
  2561. pstate = to_sde_plane_state(state);
  2562. msm_fmt = msm_framebuffer_format(fb);
  2563. if (!msm_fmt) {
  2564. SDE_ERROR("crtc%d plane%d: null format\n",
  2565. DRMID(crtc), DRMID(plane));
  2566. return;
  2567. }
  2568. fmt = to_sde_format(msm_fmt);
  2569. POPULATE_RECT(&src, state->src_x, state->src_y,
  2570. state->src_w, state->src_h, q16_data);
  2571. POPULATE_RECT(&dst, state->crtc_x, state->crtc_y,
  2572. state->crtc_w, state->crtc_h, !q16_data);
  2573. SDE_DEBUG_PLANE(psde,
  2574. "FB[%u] %u,%u,%ux%u->crtc%u %d,%d,%ux%u, %4.4s ubwc %d\n",
  2575. fb->base.id, src.x, src.y, src.w, src.h,
  2576. crtc->base.id, dst.x, dst.y, dst.w, dst.h,
  2577. (char *)&fmt->base.pixel_format,
  2578. SDE_FORMAT_IS_UBWC(fmt));
  2579. if (sde_plane_get_property(pstate, PLANE_PROP_SRC_CONFIG) &
  2580. BIT(SDE_DRM_DEINTERLACE)) {
  2581. SDE_DEBUG_PLANE(psde, "deinterlace\n");
  2582. for (idx = 0; idx < SDE_MAX_PLANES; ++idx)
  2583. psde->pipe_cfg.layout.plane_pitch[idx] <<= 1;
  2584. src.h /= 2;
  2585. src.y = DIV_ROUND_UP(src.y, 2);
  2586. src.y &= ~0x1;
  2587. }
  2588. /*
  2589. * adjust layer mixer position of the sspp in the presence
  2590. * of a partial update to the active lm origin
  2591. */
  2592. sde_crtc_get_crtc_roi(crtc->state, &crtc_roi);
  2593. dst.x -= crtc_roi->x;
  2594. dst.y -= crtc_roi->y;
  2595. /* check for UIDLE */
  2596. if (psde->pipe_hw->ops.setup_uidle)
  2597. _sde_plane_setup_uidle(crtc, psde, pstate, &src, &dst);
  2598. psde->pipe_cfg.src_rect = src;
  2599. psde->pipe_cfg.dst_rect = dst;
  2600. _sde_plane_setup_scaler(psde, pstate, fmt, false);
  2601. /* check for color fill */
  2602. psde->color_fill = (uint32_t)sde_plane_get_property(pstate,
  2603. PLANE_PROP_COLOR_FILL);
  2604. if (psde->color_fill & SDE_PLANE_COLOR_FILL_FLAG) {
  2605. /* skip remaining processing on color fill */
  2606. pstate->dirty = 0x0;
  2607. } else if (psde->pipe_hw->ops.setup_rects) {
  2608. psde->pipe_hw->ops.setup_rects(psde->pipe_hw,
  2609. &psde->pipe_cfg,
  2610. pstate->multirect_index);
  2611. }
  2612. if (psde->pipe_hw->ops.setup_pe &&
  2613. (pstate->multirect_index != SDE_SSPP_RECT_1))
  2614. psde->pipe_hw->ops.setup_pe(psde->pipe_hw,
  2615. &pstate->pixel_ext);
  2616. /**
  2617. * when programmed in multirect mode, scalar block will be
  2618. * bypassed. Still we need to update alpha and bitwidth
  2619. * ONLY for RECT0
  2620. */
  2621. if (psde->pipe_hw->ops.setup_scaler &&
  2622. pstate->multirect_index != SDE_SSPP_RECT_1) {
  2623. psde->pipe_hw->ctl = _sde_plane_get_hw_ctl(plane);
  2624. psde->pipe_hw->ops.setup_scaler(psde->pipe_hw,
  2625. &psde->pipe_cfg, &pstate->pixel_ext,
  2626. &pstate->scaler3_cfg);
  2627. }
  2628. /* update excl rect */
  2629. if (psde->pipe_hw->ops.setup_excl_rect)
  2630. psde->pipe_hw->ops.setup_excl_rect(psde->pipe_hw,
  2631. &pstate->excl_rect,
  2632. pstate->multirect_index);
  2633. if (psde->pipe_hw->ops.setup_multirect)
  2634. psde->pipe_hw->ops.setup_multirect(
  2635. psde->pipe_hw,
  2636. pstate->multirect_index,
  2637. pstate->multirect_mode);
  2638. }
  2639. static void _sde_plane_update_format_and_rects(struct sde_plane *psde,
  2640. struct sde_plane_state *pstate, const struct sde_format *fmt)
  2641. {
  2642. uint32_t src_flags = 0;
  2643. SDE_DEBUG_PLANE(psde, "rotation 0x%X\n", pstate->rotation);
  2644. if (pstate->rotation & DRM_MODE_REFLECT_X)
  2645. src_flags |= SDE_SSPP_FLIP_LR;
  2646. if (pstate->rotation & DRM_MODE_REFLECT_Y)
  2647. src_flags |= SDE_SSPP_FLIP_UD;
  2648. if (pstate->rotation & DRM_MODE_ROTATE_90)
  2649. src_flags |= SDE_SSPP_ROT_90;
  2650. /* update format */
  2651. psde->pipe_hw->ops.setup_format(psde->pipe_hw, fmt,
  2652. pstate->const_alpha_en, src_flags,
  2653. pstate->multirect_index);
  2654. if (psde->pipe_hw->ops.setup_cdp) {
  2655. struct sde_hw_pipe_cdp_cfg *cdp_cfg = &pstate->cdp_cfg;
  2656. memset(cdp_cfg, 0, sizeof(struct sde_hw_pipe_cdp_cfg));
  2657. cdp_cfg->enable = psde->catalog->perf.cdp_cfg
  2658. [SDE_PERF_CDP_USAGE_RT].rd_enable;
  2659. cdp_cfg->ubwc_meta_enable =
  2660. SDE_FORMAT_IS_UBWC(fmt);
  2661. cdp_cfg->tile_amortize_enable =
  2662. SDE_FORMAT_IS_UBWC(fmt) ||
  2663. SDE_FORMAT_IS_TILE(fmt);
  2664. cdp_cfg->preload_ahead = SDE_WB_CDP_PRELOAD_AHEAD_64;
  2665. psde->pipe_hw->ops.setup_cdp(psde->pipe_hw, cdp_cfg,
  2666. pstate->multirect_index);
  2667. }
  2668. _sde_plane_sspp_setup_sys_cache(psde, pstate, fmt);
  2669. /* update csc */
  2670. if (SDE_FORMAT_IS_YUV(fmt))
  2671. _sde_plane_setup_csc(psde);
  2672. else
  2673. psde->csc_ptr = 0;
  2674. if (psde->pipe_hw->ops.setup_inverse_pma) {
  2675. uint32_t pma_mode = 0;
  2676. if (fmt->alpha_enable)
  2677. pma_mode = (uint32_t) sde_plane_get_property(
  2678. pstate, PLANE_PROP_INVERSE_PMA);
  2679. psde->pipe_hw->ops.setup_inverse_pma(psde->pipe_hw,
  2680. pstate->multirect_index, pma_mode);
  2681. }
  2682. if (psde->pipe_hw->ops.setup_dgm_csc)
  2683. psde->pipe_hw->ops.setup_dgm_csc(psde->pipe_hw,
  2684. pstate->multirect_index, psde->csc_usr_ptr);
  2685. }
  2686. static void _sde_plane_update_sharpening(struct sde_plane *psde)
  2687. {
  2688. psde->sharp_cfg.strength = SHARP_STRENGTH_DEFAULT;
  2689. psde->sharp_cfg.edge_thr = SHARP_EDGE_THR_DEFAULT;
  2690. psde->sharp_cfg.smooth_thr = SHARP_SMOOTH_THR_DEFAULT;
  2691. psde->sharp_cfg.noise_thr = SHARP_NOISE_THR_DEFAULT;
  2692. psde->pipe_hw->ops.setup_sharpening(psde->pipe_hw,
  2693. &psde->sharp_cfg);
  2694. }
  2695. static void _sde_plane_update_properties(struct drm_plane *plane,
  2696. struct drm_crtc *crtc, struct drm_framebuffer *fb)
  2697. {
  2698. uint32_t nplanes;
  2699. const struct msm_format *msm_fmt;
  2700. const struct sde_format *fmt;
  2701. struct sde_plane *psde;
  2702. struct drm_plane_state *state;
  2703. struct sde_plane_state *pstate;
  2704. psde = to_sde_plane(plane);
  2705. state = plane->state;
  2706. pstate = to_sde_plane_state(state);
  2707. if (!pstate) {
  2708. SDE_ERROR("invalid plane state for plane%d\n", DRMID(plane));
  2709. return;
  2710. }
  2711. msm_fmt = msm_framebuffer_format(fb);
  2712. if (!msm_fmt) {
  2713. SDE_ERROR("crtc%d plane%d: null format\n",
  2714. DRMID(crtc), DRMID(plane));
  2715. return;
  2716. }
  2717. fmt = to_sde_format(msm_fmt);
  2718. nplanes = fmt->num_planes;
  2719. /* update secure session flag */
  2720. if (pstate->dirty & SDE_PLANE_DIRTY_FB_TRANSLATION_MODE)
  2721. _sde_plane_update_secure_session(psde, pstate);
  2722. /* update roi config */
  2723. if (pstate->dirty & SDE_PLANE_DIRTY_RECTS)
  2724. _sde_plane_update_roi_config(plane, crtc, fb);
  2725. if ((pstate->dirty & SDE_PLANE_DIRTY_FORMAT ||
  2726. pstate->dirty & SDE_PLANE_DIRTY_RECTS) &&
  2727. psde->pipe_hw->ops.setup_format)
  2728. _sde_plane_update_format_and_rects(psde, pstate, fmt);
  2729. sde_color_process_plane_setup(plane);
  2730. /* update sharpening */
  2731. if ((pstate->dirty & SDE_PLANE_DIRTY_SHARPEN) &&
  2732. psde->pipe_hw->ops.setup_sharpening)
  2733. _sde_plane_update_sharpening(psde);
  2734. _sde_plane_set_qos_lut(plane, fb);
  2735. _sde_plane_set_danger_lut(plane, fb);
  2736. if (plane->type != DRM_PLANE_TYPE_CURSOR) {
  2737. _sde_plane_set_qos_ctrl(plane, true, SDE_PLANE_QOS_PANIC_CTRL);
  2738. _sde_plane_set_ot_limit(plane, crtc);
  2739. if (pstate->dirty & SDE_PLANE_DIRTY_PERF)
  2740. _sde_plane_set_ts_prefill(plane, pstate);
  2741. }
  2742. if ((pstate->dirty & SDE_PLANE_DIRTY_ALL) == SDE_PLANE_DIRTY_ALL)
  2743. _sde_plane_set_qos_remap(plane, true);
  2744. else
  2745. _sde_plane_set_qos_remap(plane, false);
  2746. /* clear dirty */
  2747. pstate->dirty = 0x0;
  2748. }
  2749. static int sde_plane_sspp_atomic_update(struct drm_plane *plane,
  2750. struct drm_plane_state *old_state)
  2751. {
  2752. struct sde_plane *psde;
  2753. struct drm_plane_state *state;
  2754. struct sde_plane_state *pstate;
  2755. struct sde_plane_state *old_pstate;
  2756. struct drm_crtc *crtc;
  2757. struct drm_framebuffer *fb;
  2758. int idx;
  2759. int dirty_prop_flag;
  2760. if (!plane) {
  2761. SDE_ERROR("invalid plane\n");
  2762. return -EINVAL;
  2763. } else if (!plane->state) {
  2764. SDE_ERROR("invalid plane state\n");
  2765. return -EINVAL;
  2766. } else if (!old_state) {
  2767. SDE_ERROR("invalid old state\n");
  2768. return -EINVAL;
  2769. }
  2770. psde = to_sde_plane(plane);
  2771. state = plane->state;
  2772. pstate = to_sde_plane_state(state);
  2773. old_pstate = to_sde_plane_state(old_state);
  2774. crtc = state->crtc;
  2775. fb = state->fb;
  2776. if (!crtc || !fb) {
  2777. SDE_ERROR_PLANE(psde, "invalid crtc %d or fb %d\n",
  2778. !crtc, !fb);
  2779. return -EINVAL;
  2780. }
  2781. SDE_DEBUG(
  2782. "plane%d sspp:%dx%d/%4.4s/%llx/%dx%d+%d+%d/%x crtc:%dx%d+%d+%d\n",
  2783. plane->base.id,
  2784. state->fb->width, state->fb->height,
  2785. (char *) &state->fb->format->format,
  2786. state->fb->modifier,
  2787. state->src_w >> 16, state->src_h >> 16,
  2788. state->src_x >> 16, state->src_y >> 16,
  2789. pstate->rotation,
  2790. state->crtc_w, state->crtc_h,
  2791. state->crtc_x, state->crtc_y);
  2792. /* force reprogramming of all the parameters, if the flag is set */
  2793. if (psde->revalidate) {
  2794. SDE_DEBUG("plane:%d - reconfigure all the parameters\n",
  2795. plane->base.id);
  2796. pstate->dirty = SDE_PLANE_DIRTY_ALL | SDE_PLANE_DIRTY_CP;
  2797. psde->revalidate = false;
  2798. }
  2799. /* determine what needs to be refreshed */
  2800. mutex_lock(&psde->property_info.property_lock);
  2801. while ((idx = msm_property_pop_dirty(&psde->property_info,
  2802. &pstate->property_state)) >= 0) {
  2803. dirty_prop_flag = plane_prop_array[idx];
  2804. pstate->dirty |= dirty_prop_flag;
  2805. }
  2806. mutex_unlock(&psde->property_info.property_lock);
  2807. /**
  2808. * since plane_atomic_check is invoked before crtc_atomic_check
  2809. * in the commit sequence, all the parameters for updating the
  2810. * plane dirty flag will not be available during
  2811. * plane_atomic_check as some features params are updated
  2812. * in crtc_atomic_check (eg.:sDMA). So check for mode_change
  2813. * before sspp update.
  2814. */
  2815. _sde_plane_sspp_atomic_check_mode_changed(psde, state,
  2816. old_state);
  2817. /* re-program the output rects always if partial update roi changed */
  2818. if (sde_crtc_is_crtc_roi_dirty(crtc->state))
  2819. pstate->dirty |= SDE_PLANE_DIRTY_RECTS;
  2820. if (pstate->dirty & SDE_PLANE_DIRTY_RECTS)
  2821. memset(&(psde->pipe_cfg), 0, sizeof(struct sde_hw_pipe_cfg));
  2822. _sde_plane_set_scanout(plane, pstate, &psde->pipe_cfg, fb);
  2823. /* early out if nothing dirty */
  2824. if (!pstate->dirty)
  2825. return 0;
  2826. pstate->pending = true;
  2827. psde->is_rt_pipe = sde_crtc_is_rt_client(crtc, crtc->state);
  2828. _sde_plane_set_qos_ctrl(plane, false, SDE_PLANE_QOS_PANIC_CTRL);
  2829. _sde_plane_update_properties(plane, crtc, fb);
  2830. return 0;
  2831. }
  2832. static void _sde_plane_atomic_disable(struct drm_plane *plane,
  2833. struct drm_plane_state *old_state)
  2834. {
  2835. struct sde_plane *psde;
  2836. struct drm_plane_state *state;
  2837. struct sde_plane_state *pstate;
  2838. if (!plane) {
  2839. SDE_ERROR("invalid plane\n");
  2840. return;
  2841. } else if (!plane->state) {
  2842. SDE_ERROR("invalid plane state\n");
  2843. return;
  2844. } else if (!old_state) {
  2845. SDE_ERROR("invalid old state\n");
  2846. return;
  2847. }
  2848. psde = to_sde_plane(plane);
  2849. state = plane->state;
  2850. pstate = to_sde_plane_state(state);
  2851. SDE_EVT32(DRMID(plane), is_sde_plane_virtual(plane),
  2852. pstate->multirect_mode);
  2853. pstate->pending = true;
  2854. if (is_sde_plane_virtual(plane) &&
  2855. psde->pipe_hw && psde->pipe_hw->ops.setup_multirect)
  2856. psde->pipe_hw->ops.setup_multirect(psde->pipe_hw,
  2857. SDE_SSPP_RECT_SOLO, SDE_SSPP_MULTIRECT_NONE);
  2858. }
  2859. static void sde_plane_atomic_update(struct drm_plane *plane,
  2860. struct drm_plane_state *old_state)
  2861. {
  2862. struct sde_plane *psde;
  2863. struct drm_plane_state *state;
  2864. if (!plane) {
  2865. SDE_ERROR("invalid plane\n");
  2866. return;
  2867. } else if (!plane->state) {
  2868. SDE_ERROR("invalid plane state\n");
  2869. return;
  2870. }
  2871. psde = to_sde_plane(plane);
  2872. psde->is_error = false;
  2873. state = plane->state;
  2874. SDE_DEBUG_PLANE(psde, "\n");
  2875. if (!sde_plane_enabled(state)) {
  2876. _sde_plane_atomic_disable(plane, old_state);
  2877. } else {
  2878. int ret;
  2879. ret = sde_plane_sspp_atomic_update(plane, old_state);
  2880. /* atomic_check should have ensured that this doesn't fail */
  2881. WARN_ON(ret < 0);
  2882. }
  2883. }
  2884. void sde_plane_restore(struct drm_plane *plane)
  2885. {
  2886. struct sde_plane *psde;
  2887. if (!plane || !plane->state) {
  2888. SDE_ERROR("invalid plane\n");
  2889. return;
  2890. }
  2891. psde = to_sde_plane(plane);
  2892. /*
  2893. * Revalidate is only true here if idle PC occurred and
  2894. * there is no plane state update in current commit cycle.
  2895. */
  2896. if (!psde->revalidate)
  2897. return;
  2898. SDE_DEBUG_PLANE(psde, "\n");
  2899. /* last plane state is same as current state */
  2900. sde_plane_atomic_update(plane, plane->state);
  2901. }
  2902. bool sde_plane_is_cache_required(struct drm_plane *plane)
  2903. {
  2904. struct sde_plane_state *pstate;
  2905. if (!plane || !plane->state) {
  2906. SDE_ERROR("invalid plane\n");
  2907. return false;
  2908. }
  2909. pstate = to_sde_plane_state(plane->state);
  2910. /* check if llcc is required for the plane */
  2911. if (pstate->sc_cfg.rd_en)
  2912. return true;
  2913. else
  2914. return false;
  2915. }
  2916. static void _sde_plane_install_non_master_properties(struct sde_plane *psde)
  2917. {
  2918. char feature_name[256];
  2919. if (psde->pipe_sblk->maxhdeciexp) {
  2920. msm_property_install_range(&psde->property_info,
  2921. "h_decimate", 0x0, 0,
  2922. psde->pipe_sblk->maxhdeciexp, 0,
  2923. PLANE_PROP_H_DECIMATE);
  2924. }
  2925. if (psde->pipe_sblk->maxvdeciexp) {
  2926. msm_property_install_range(&psde->property_info,
  2927. "v_decimate", 0x0, 0,
  2928. psde->pipe_sblk->maxvdeciexp, 0,
  2929. PLANE_PROP_V_DECIMATE);
  2930. }
  2931. if (psde->features & BIT(SDE_SSPP_SCALER_QSEED3)) {
  2932. msm_property_install_range(
  2933. &psde->property_info, "scaler_v2",
  2934. 0x0, 0, ~0, 0, PLANE_PROP_SCALER_V2);
  2935. msm_property_install_blob(&psde->property_info,
  2936. "lut_ed", 0, PLANE_PROP_SCALER_LUT_ED);
  2937. msm_property_install_blob(&psde->property_info,
  2938. "lut_cir", 0,
  2939. PLANE_PROP_SCALER_LUT_CIR);
  2940. msm_property_install_blob(&psde->property_info,
  2941. "lut_sep", 0,
  2942. PLANE_PROP_SCALER_LUT_SEP);
  2943. } else if (psde->features & BIT(SDE_SSPP_SCALER_QSEED3LITE)) {
  2944. msm_property_install_range(
  2945. &psde->property_info, "scaler_v2",
  2946. 0x0, 0, ~0, 0, PLANE_PROP_SCALER_V2);
  2947. msm_property_install_blob(&psde->property_info,
  2948. "lut_sep", 0,
  2949. PLANE_PROP_SCALER_LUT_SEP);
  2950. } else if (psde->features & SDE_SSPP_SCALER) {
  2951. msm_property_install_range(
  2952. &psde->property_info, "scaler_v1", 0x0,
  2953. 0, ~0, 0, PLANE_PROP_SCALER_V1);
  2954. }
  2955. if (psde->features & BIT(SDE_SSPP_CSC) ||
  2956. psde->features & BIT(SDE_SSPP_CSC_10BIT))
  2957. msm_property_install_volatile_range(
  2958. &psde->property_info, "csc_v1", 0x0,
  2959. 0, ~0, 0, PLANE_PROP_CSC_V1);
  2960. if (psde->features & BIT(SDE_SSPP_HSIC)) {
  2961. snprintf(feature_name, sizeof(feature_name), "%s%d",
  2962. "SDE_SSPP_HUE_V",
  2963. psde->pipe_sblk->hsic_blk.version >> 16);
  2964. msm_property_install_range(&psde->property_info,
  2965. feature_name, 0, 0, 0xFFFFFFFF, 0,
  2966. PLANE_PROP_HUE_ADJUST);
  2967. snprintf(feature_name, sizeof(feature_name), "%s%d",
  2968. "SDE_SSPP_SATURATION_V",
  2969. psde->pipe_sblk->hsic_blk.version >> 16);
  2970. msm_property_install_range(&psde->property_info,
  2971. feature_name, 0, 0, 0xFFFFFFFF, 0,
  2972. PLANE_PROP_SATURATION_ADJUST);
  2973. snprintf(feature_name, sizeof(feature_name), "%s%d",
  2974. "SDE_SSPP_VALUE_V",
  2975. psde->pipe_sblk->hsic_blk.version >> 16);
  2976. msm_property_install_range(&psde->property_info,
  2977. feature_name, 0, 0, 0xFFFFFFFF, 0,
  2978. PLANE_PROP_VALUE_ADJUST);
  2979. snprintf(feature_name, sizeof(feature_name), "%s%d",
  2980. "SDE_SSPP_CONTRAST_V",
  2981. psde->pipe_sblk->hsic_blk.version >> 16);
  2982. msm_property_install_range(&psde->property_info,
  2983. feature_name, 0, 0, 0xFFFFFFFF, 0,
  2984. PLANE_PROP_CONTRAST_ADJUST);
  2985. }
  2986. }
  2987. /* helper to install properties which are common to planes and crtcs */
  2988. static void _sde_plane_install_properties(struct drm_plane *plane,
  2989. struct sde_mdss_cfg *catalog, u32 master_plane_id)
  2990. {
  2991. static const struct drm_prop_enum_list e_blend_op[] = {
  2992. {SDE_DRM_BLEND_OP_NOT_DEFINED, "not_defined"},
  2993. {SDE_DRM_BLEND_OP_OPAQUE, "opaque"},
  2994. {SDE_DRM_BLEND_OP_PREMULTIPLIED, "premultiplied"},
  2995. {SDE_DRM_BLEND_OP_COVERAGE, "coverage"}
  2996. };
  2997. static const struct drm_prop_enum_list e_src_config[] = {
  2998. {SDE_DRM_DEINTERLACE, "deinterlace"}
  2999. };
  3000. static const struct drm_prop_enum_list e_fb_translation_mode[] = {
  3001. {SDE_DRM_FB_NON_SEC, "non_sec"},
  3002. {SDE_DRM_FB_SEC, "sec"},
  3003. {SDE_DRM_FB_NON_SEC_DIR_TRANS, "non_sec_direct_translation"},
  3004. {SDE_DRM_FB_SEC_DIR_TRANS, "sec_direct_translation"},
  3005. };
  3006. static const struct drm_prop_enum_list e_multirect_mode[] = {
  3007. {SDE_SSPP_MULTIRECT_NONE, "none"},
  3008. {SDE_SSPP_MULTIRECT_PARALLEL, "parallel"},
  3009. {SDE_SSPP_MULTIRECT_TIME_MX, "serial"},
  3010. };
  3011. const struct sde_format_extended *format_list;
  3012. struct sde_kms_info *info;
  3013. struct sde_plane *psde = to_sde_plane(plane);
  3014. int zpos_max = 255;
  3015. int zpos_def = 0;
  3016. char feature_name[256];
  3017. if (!plane || !psde) {
  3018. SDE_ERROR("invalid plane\n");
  3019. return;
  3020. } else if (!psde->pipe_hw || !psde->pipe_sblk) {
  3021. SDE_ERROR("invalid plane, pipe_hw %d pipe_sblk %d\n",
  3022. !psde->pipe_hw, !psde->pipe_sblk);
  3023. return;
  3024. } else if (!catalog) {
  3025. SDE_ERROR("invalid catalog\n");
  3026. return;
  3027. }
  3028. psde->catalog = catalog;
  3029. if (sde_is_custom_client()) {
  3030. if (catalog->mixer_count &&
  3031. catalog->mixer[0].sblk->maxblendstages) {
  3032. zpos_max = catalog->mixer[0].sblk->maxblendstages - 1;
  3033. if (zpos_max > SDE_STAGE_MAX - SDE_STAGE_0 - 1)
  3034. zpos_max = SDE_STAGE_MAX - SDE_STAGE_0 - 1;
  3035. }
  3036. } else if (plane->type != DRM_PLANE_TYPE_PRIMARY) {
  3037. /* reserve zpos == 0 for primary planes */
  3038. zpos_def = drm_plane_index(plane) + 1;
  3039. }
  3040. msm_property_install_range(&psde->property_info, "zpos",
  3041. 0x0, 0, zpos_max, zpos_def, PLANE_PROP_ZPOS);
  3042. msm_property_install_range(&psde->property_info, "alpha",
  3043. 0x0, 0, 255, 255, PLANE_PROP_ALPHA);
  3044. /* linux default file descriptor range on each process */
  3045. msm_property_install_range(&psde->property_info, "input_fence",
  3046. 0x0, 0, INR_OPEN_MAX, 0, PLANE_PROP_INPUT_FENCE);
  3047. if (!master_plane_id)
  3048. _sde_plane_install_non_master_properties(psde);
  3049. if (psde->features & BIT(SDE_SSPP_EXCL_RECT))
  3050. msm_property_install_volatile_range(&psde->property_info,
  3051. "excl_rect_v1", 0x0, 0, ~0, 0, PLANE_PROP_EXCL_RECT_V1);
  3052. sde_plane_rot_install_properties(plane, catalog);
  3053. msm_property_install_enum(&psde->property_info, "blend_op", 0x0, 0,
  3054. e_blend_op, ARRAY_SIZE(e_blend_op), PLANE_PROP_BLEND_OP);
  3055. msm_property_install_enum(&psde->property_info, "src_config", 0x0, 1,
  3056. e_src_config, ARRAY_SIZE(e_src_config), PLANE_PROP_SRC_CONFIG);
  3057. if (psde->pipe_hw->ops.setup_solidfill)
  3058. msm_property_install_range(&psde->property_info, "color_fill",
  3059. 0, 0, 0xFFFFFFFF, 0, PLANE_PROP_COLOR_FILL);
  3060. msm_property_install_range(&psde->property_info,
  3061. "prefill_size", 0x0, 0, ~0, 0,
  3062. PLANE_PROP_PREFILL_SIZE);
  3063. msm_property_install_range(&psde->property_info,
  3064. "prefill_time", 0x0, 0, ~0, 0,
  3065. PLANE_PROP_PREFILL_TIME);
  3066. info = kzalloc(sizeof(struct sde_kms_info), GFP_KERNEL);
  3067. if (!info) {
  3068. SDE_ERROR("failed to allocate info memory\n");
  3069. return;
  3070. }
  3071. msm_property_install_blob(&psde->property_info, "capabilities",
  3072. DRM_MODE_PROP_IMMUTABLE, PLANE_PROP_INFO);
  3073. sde_kms_info_reset(info);
  3074. if (!master_plane_id) {
  3075. format_list = psde->pipe_sblk->format_list;
  3076. } else {
  3077. format_list = psde->pipe_sblk->virt_format_list;
  3078. sde_kms_info_add_keyint(info, "primary_smart_plane_id",
  3079. master_plane_id);
  3080. msm_property_install_enum(&psde->property_info,
  3081. "multirect_mode", 0x0, 0, e_multirect_mode,
  3082. ARRAY_SIZE(e_multirect_mode),
  3083. PLANE_PROP_MULTIRECT_MODE);
  3084. }
  3085. if (format_list) {
  3086. sde_kms_info_start(info, "pixel_formats");
  3087. while (format_list->fourcc_format) {
  3088. sde_kms_info_append_format(info,
  3089. format_list->fourcc_format,
  3090. format_list->modifier);
  3091. ++format_list;
  3092. }
  3093. sde_kms_info_stop(info);
  3094. }
  3095. if (psde->pipe_hw && psde->pipe_hw->ops.get_scaler_ver)
  3096. sde_kms_info_add_keyint(info, "scaler_step_ver",
  3097. psde->pipe_hw->ops.get_scaler_ver(psde->pipe_hw));
  3098. sde_kms_info_add_keyint(info, "max_linewidth",
  3099. psde->pipe_sblk->maxlinewidth);
  3100. sde_kms_info_add_keyint(info, "max_upscale",
  3101. psde->pipe_sblk->maxupscale);
  3102. sde_kms_info_add_keyint(info, "max_downscale",
  3103. psde->pipe_sblk->maxdwnscale);
  3104. sde_kms_info_add_keyint(info, "max_horizontal_deci",
  3105. psde->pipe_sblk->maxhdeciexp);
  3106. sde_kms_info_add_keyint(info, "max_vertical_deci",
  3107. psde->pipe_sblk->maxvdeciexp);
  3108. sde_kms_info_add_keyint(info, "max_per_pipe_bw",
  3109. psde->pipe_sblk->max_per_pipe_bw * 1000LL);
  3110. sde_kms_info_add_keyint(info, "max_per_pipe_bw_high",
  3111. psde->pipe_sblk->max_per_pipe_bw_high * 1000LL);
  3112. if ((!master_plane_id &&
  3113. (psde->features & BIT(SDE_SSPP_INVERSE_PMA))) ||
  3114. (psde->features & BIT(SDE_SSPP_DGM_INVERSE_PMA))) {
  3115. msm_property_install_range(&psde->property_info,
  3116. "inverse_pma", 0x0, 0, 1, 0, PLANE_PROP_INVERSE_PMA);
  3117. sde_kms_info_add_keyint(info, "inverse_pma", 1);
  3118. }
  3119. if (psde->features & BIT(SDE_SSPP_DGM_CSC)) {
  3120. msm_property_install_volatile_range(
  3121. &psde->property_info, "csc_dma_v1", 0x0,
  3122. 0, ~0, 0, PLANE_PROP_CSC_DMA_V1);
  3123. sde_kms_info_add_keyint(info, "csc_dma_v1", 1);
  3124. }
  3125. if (psde->features & BIT(SDE_SSPP_SEC_UI_ALLOWED))
  3126. sde_kms_info_add_keyint(info, "sec_ui_allowed", 1);
  3127. if (psde->features & BIT(SDE_SSPP_BLOCK_SEC_UI))
  3128. sde_kms_info_add_keyint(info, "block_sec_ui", 1);
  3129. if (psde->features & BIT(SDE_SSPP_TRUE_INLINE_ROT)) {
  3130. const struct sde_format_extended *inline_rot_fmt_list;
  3131. sde_kms_info_add_keyint(info, "true_inline_rot_rev",
  3132. catalog->true_inline_rot_rev);
  3133. sde_kms_info_add_keyint(info,
  3134. "true_inline_dwnscale_rt",
  3135. (int) (psde->pipe_sblk->in_rot_maxdwnscale_rt_num /
  3136. psde->pipe_sblk->in_rot_maxdwnscale_rt_denom));
  3137. sde_kms_info_add_keyint(info,
  3138. "true_inline_dwnscale_rt_numerator",
  3139. psde->pipe_sblk->in_rot_maxdwnscale_rt_num);
  3140. sde_kms_info_add_keyint(info,
  3141. "true_inline_dwnscale_rt_denominator",
  3142. psde->pipe_sblk->in_rot_maxdwnscale_rt_denom);
  3143. sde_kms_info_add_keyint(info, "true_inline_dwnscale_nrt",
  3144. psde->pipe_sblk->in_rot_maxdwnscale_nrt);
  3145. sde_kms_info_add_keyint(info, "true_inline_max_height",
  3146. psde->pipe_sblk->in_rot_maxheight);
  3147. inline_rot_fmt_list = psde->pipe_sblk->in_rot_format_list;
  3148. if (inline_rot_fmt_list) {
  3149. sde_kms_info_start(info, "inline_rot_pixel_formats");
  3150. while (inline_rot_fmt_list->fourcc_format) {
  3151. sde_kms_info_append_format(info,
  3152. inline_rot_fmt_list->fourcc_format,
  3153. inline_rot_fmt_list->modifier);
  3154. ++inline_rot_fmt_list;
  3155. }
  3156. sde_kms_info_stop(info);
  3157. }
  3158. }
  3159. msm_property_set_blob(&psde->property_info, &psde->blob_info,
  3160. info->data, SDE_KMS_INFO_DATALEN(info),
  3161. PLANE_PROP_INFO);
  3162. kfree(info);
  3163. if (psde->features & BIT(SDE_SSPP_MEMCOLOR)) {
  3164. snprintf(feature_name, sizeof(feature_name), "%s%d",
  3165. "SDE_SSPP_SKIN_COLOR_V",
  3166. psde->pipe_sblk->memcolor_blk.version >> 16);
  3167. msm_property_install_blob(&psde->property_info, feature_name, 0,
  3168. PLANE_PROP_SKIN_COLOR);
  3169. snprintf(feature_name, sizeof(feature_name), "%s%d",
  3170. "SDE_SSPP_SKY_COLOR_V",
  3171. psde->pipe_sblk->memcolor_blk.version >> 16);
  3172. msm_property_install_blob(&psde->property_info, feature_name, 0,
  3173. PLANE_PROP_SKY_COLOR);
  3174. snprintf(feature_name, sizeof(feature_name), "%s%d",
  3175. "SDE_SSPP_FOLIAGE_COLOR_V",
  3176. psde->pipe_sblk->memcolor_blk.version >> 16);
  3177. msm_property_install_blob(&psde->property_info, feature_name, 0,
  3178. PLANE_PROP_FOLIAGE_COLOR);
  3179. }
  3180. if (psde->features & BIT(SDE_SSPP_VIG_GAMUT)) {
  3181. snprintf(feature_name, sizeof(feature_name), "%s%d",
  3182. "SDE_VIG_3D_LUT_GAMUT_V",
  3183. psde->pipe_sblk->gamut_blk.version >> 16);
  3184. msm_property_install_blob(&psde->property_info, feature_name, 0,
  3185. PLANE_PROP_VIG_GAMUT);
  3186. }
  3187. if (psde->features & BIT(SDE_SSPP_VIG_IGC)) {
  3188. snprintf(feature_name, sizeof(feature_name), "%s%d",
  3189. "SDE_VIG_1D_LUT_IGC_V",
  3190. psde->pipe_sblk->igc_blk[0].version >> 16);
  3191. msm_property_install_blob(&psde->property_info, feature_name, 0,
  3192. PLANE_PROP_VIG_IGC);
  3193. }
  3194. if (psde->features & BIT(SDE_SSPP_DMA_IGC)) {
  3195. snprintf(feature_name, sizeof(feature_name), "%s%d",
  3196. "SDE_DGM_1D_LUT_IGC_V",
  3197. psde->pipe_sblk->igc_blk[0].version >> 16);
  3198. msm_property_install_blob(&psde->property_info, feature_name, 0,
  3199. PLANE_PROP_DMA_IGC);
  3200. }
  3201. if (psde->features & BIT(SDE_SSPP_DMA_GC)) {
  3202. snprintf(feature_name, sizeof(feature_name), "%s%d",
  3203. "SDE_DGM_1D_LUT_GC_V",
  3204. psde->pipe_sblk->gc_blk[0].version >> 16);
  3205. msm_property_install_blob(&psde->property_info, feature_name, 0,
  3206. PLANE_PROP_DMA_GC);
  3207. }
  3208. msm_property_install_enum(&psde->property_info, "fb_translation_mode",
  3209. 0x0,
  3210. 0, e_fb_translation_mode,
  3211. ARRAY_SIZE(e_fb_translation_mode),
  3212. PLANE_PROP_FB_TRANSLATION_MODE);
  3213. }
  3214. static inline void _sde_plane_set_csc_v1(struct sde_plane *psde,
  3215. void __user *usr_ptr)
  3216. {
  3217. struct sde_drm_csc_v1 csc_v1;
  3218. int i;
  3219. if (!psde) {
  3220. SDE_ERROR("invalid plane\n");
  3221. return;
  3222. }
  3223. psde->csc_usr_ptr = NULL;
  3224. if (!usr_ptr) {
  3225. SDE_DEBUG_PLANE(psde, "csc data removed\n");
  3226. return;
  3227. }
  3228. if (copy_from_user(&csc_v1, usr_ptr, sizeof(csc_v1))) {
  3229. SDE_ERROR_PLANE(psde, "failed to copy csc data\n");
  3230. return;
  3231. }
  3232. /* populate from user space */
  3233. for (i = 0; i < SDE_CSC_MATRIX_COEFF_SIZE; ++i)
  3234. psde->csc_cfg.csc_mv[i] = csc_v1.ctm_coeff[i] >> 16;
  3235. for (i = 0; i < SDE_CSC_BIAS_SIZE; ++i) {
  3236. psde->csc_cfg.csc_pre_bv[i] = csc_v1.pre_bias[i];
  3237. psde->csc_cfg.csc_post_bv[i] = csc_v1.post_bias[i];
  3238. }
  3239. for (i = 0; i < SDE_CSC_CLAMP_SIZE; ++i) {
  3240. psde->csc_cfg.csc_pre_lv[i] = csc_v1.pre_clamp[i];
  3241. psde->csc_cfg.csc_post_lv[i] = csc_v1.post_clamp[i];
  3242. }
  3243. psde->csc_usr_ptr = &psde->csc_cfg;
  3244. }
  3245. static inline void _sde_plane_set_scaler_v1(struct sde_plane *psde,
  3246. struct sde_plane_state *pstate, void __user *usr)
  3247. {
  3248. struct sde_drm_scaler_v1 scale_v1;
  3249. struct sde_hw_pixel_ext *pe;
  3250. int i;
  3251. if (!psde || !pstate) {
  3252. SDE_ERROR("invalid argument(s)\n");
  3253. return;
  3254. }
  3255. pstate->scaler_check_state = SDE_PLANE_SCLCHECK_NONE;
  3256. if (!usr) {
  3257. SDE_DEBUG_PLANE(psde, "scale data removed\n");
  3258. return;
  3259. }
  3260. if (copy_from_user(&scale_v1, usr, sizeof(scale_v1))) {
  3261. SDE_ERROR_PLANE(psde, "failed to copy scale data\n");
  3262. return;
  3263. }
  3264. /* force property to be dirty, even if the pointer didn't change */
  3265. msm_property_set_dirty(&psde->property_info,
  3266. &pstate->property_state, PLANE_PROP_SCALER_V1);
  3267. /* populate from user space */
  3268. pe = &pstate->pixel_ext;
  3269. memset(pe, 0, sizeof(struct sde_hw_pixel_ext));
  3270. for (i = 0; i < SDE_MAX_PLANES; i++) {
  3271. pe->init_phase_x[i] = scale_v1.init_phase_x[i];
  3272. pe->phase_step_x[i] = scale_v1.phase_step_x[i];
  3273. pe->init_phase_y[i] = scale_v1.init_phase_y[i];
  3274. pe->phase_step_y[i] = scale_v1.phase_step_y[i];
  3275. pe->horz_filter[i] = scale_v1.horz_filter[i];
  3276. pe->vert_filter[i] = scale_v1.vert_filter[i];
  3277. }
  3278. for (i = 0; i < SDE_MAX_PLANES; i++) {
  3279. pe->left_ftch[i] = scale_v1.pe.left_ftch[i];
  3280. pe->right_ftch[i] = scale_v1.pe.right_ftch[i];
  3281. pe->left_rpt[i] = scale_v1.pe.left_rpt[i];
  3282. pe->right_rpt[i] = scale_v1.pe.right_rpt[i];
  3283. pe->roi_w[i] = scale_v1.pe.num_ext_pxls_lr[i];
  3284. pe->top_ftch[i] = scale_v1.pe.top_ftch[i];
  3285. pe->btm_ftch[i] = scale_v1.pe.btm_ftch[i];
  3286. pe->top_rpt[i] = scale_v1.pe.top_rpt[i];
  3287. pe->btm_rpt[i] = scale_v1.pe.btm_rpt[i];
  3288. pe->roi_h[i] = scale_v1.pe.num_ext_pxls_tb[i];
  3289. }
  3290. pstate->scaler_check_state = SDE_PLANE_SCLCHECK_SCALER_V1;
  3291. SDE_EVT32_VERBOSE(DRMID(&psde->base));
  3292. SDE_DEBUG_PLANE(psde, "user property data copied\n");
  3293. }
  3294. static void _sde_plane_clear_predownscale_settings(
  3295. struct sde_plane_state *pstate)
  3296. {
  3297. pstate->pre_down.pre_downscale_x_0 = 0;
  3298. pstate->pre_down.pre_downscale_x_1 = 0;
  3299. pstate->pre_down.pre_downscale_y_0 = 0;
  3300. pstate->pre_down.pre_downscale_y_1 = 0;
  3301. }
  3302. static inline void _sde_plane_set_scaler_v2(struct sde_plane *psde,
  3303. struct sde_plane_state *pstate, void __user *usr)
  3304. {
  3305. struct sde_drm_scaler_v2 scale_v2;
  3306. struct sde_hw_pixel_ext *pe;
  3307. int i;
  3308. struct sde_hw_scaler3_cfg *cfg;
  3309. struct sde_hw_inline_pre_downscale_cfg *pd_cfg;
  3310. if (!psde || !pstate) {
  3311. SDE_ERROR("invalid argument(s)\n");
  3312. return;
  3313. }
  3314. cfg = &pstate->scaler3_cfg;
  3315. pd_cfg = &pstate->pre_down;
  3316. pstate->scaler_check_state = SDE_PLANE_SCLCHECK_NONE;
  3317. if (!usr) {
  3318. SDE_DEBUG_PLANE(psde, "scale data removed\n");
  3319. cfg->enable = 0;
  3320. _sde_plane_clear_predownscale_settings(pstate);
  3321. goto end;
  3322. }
  3323. if (copy_from_user(&scale_v2, usr, sizeof(scale_v2))) {
  3324. SDE_ERROR_PLANE(psde, "failed to copy scale data\n");
  3325. return;
  3326. }
  3327. /* detach/ignore user data if 'disabled' */
  3328. if (!scale_v2.enable) {
  3329. SDE_DEBUG_PLANE(psde, "scale data removed\n");
  3330. cfg->enable = 0;
  3331. _sde_plane_clear_predownscale_settings(pstate);
  3332. goto end;
  3333. }
  3334. /* populate from user space */
  3335. sde_set_scaler_v2(cfg, &scale_v2);
  3336. if (psde->features & BIT(SDE_SSPP_PREDOWNSCALE)) {
  3337. pd_cfg->pre_downscale_x_0 = scale_v2.pre_downscale_x_0;
  3338. pd_cfg->pre_downscale_x_1 = scale_v2.pre_downscale_x_1;
  3339. pd_cfg->pre_downscale_y_0 = scale_v2.pre_downscale_y_0;
  3340. pd_cfg->pre_downscale_y_1 = scale_v2.pre_downscale_y_1;
  3341. }
  3342. pe = &pstate->pixel_ext;
  3343. memset(pe, 0, sizeof(struct sde_hw_pixel_ext));
  3344. for (i = 0; i < SDE_MAX_PLANES; i++) {
  3345. pe->left_ftch[i] = scale_v2.pe.left_ftch[i];
  3346. pe->right_ftch[i] = scale_v2.pe.right_ftch[i];
  3347. pe->left_rpt[i] = scale_v2.pe.left_rpt[i];
  3348. pe->right_rpt[i] = scale_v2.pe.right_rpt[i];
  3349. pe->roi_w[i] = scale_v2.pe.num_ext_pxls_lr[i];
  3350. pe->top_ftch[i] = scale_v2.pe.top_ftch[i];
  3351. pe->btm_ftch[i] = scale_v2.pe.btm_ftch[i];
  3352. pe->top_rpt[i] = scale_v2.pe.top_rpt[i];
  3353. pe->btm_rpt[i] = scale_v2.pe.btm_rpt[i];
  3354. pe->roi_h[i] = scale_v2.pe.num_ext_pxls_tb[i];
  3355. }
  3356. pstate->scaler_check_state = SDE_PLANE_SCLCHECK_SCALER_V2_CHECK;
  3357. end:
  3358. /* force property to be dirty, even if the pointer didn't change */
  3359. msm_property_set_dirty(&psde->property_info,
  3360. &pstate->property_state, PLANE_PROP_SCALER_V2);
  3361. SDE_EVT32_VERBOSE(DRMID(&psde->base), cfg->enable, cfg->de.enable,
  3362. cfg->src_width[0], cfg->src_height[0],
  3363. cfg->dst_width, cfg->dst_height);
  3364. SDE_DEBUG_PLANE(psde, "user property data copied\n");
  3365. }
  3366. static void _sde_plane_set_excl_rect_v1(struct sde_plane *psde,
  3367. struct sde_plane_state *pstate, void __user *usr_ptr)
  3368. {
  3369. struct drm_clip_rect excl_rect_v1;
  3370. if (!psde || !pstate) {
  3371. SDE_ERROR("invalid argument(s)\n");
  3372. return;
  3373. }
  3374. if (!usr_ptr) {
  3375. memset(&pstate->excl_rect, 0, sizeof(pstate->excl_rect));
  3376. SDE_DEBUG_PLANE(psde, "excl_rect data cleared\n");
  3377. return;
  3378. }
  3379. if (copy_from_user(&excl_rect_v1, usr_ptr, sizeof(excl_rect_v1))) {
  3380. SDE_ERROR_PLANE(psde, "failed to copy excl_rect data\n");
  3381. return;
  3382. }
  3383. /* populate from user space */
  3384. pstate->excl_rect.x = excl_rect_v1.x1;
  3385. pstate->excl_rect.y = excl_rect_v1.y1;
  3386. pstate->excl_rect.w = excl_rect_v1.x2 - excl_rect_v1.x1;
  3387. pstate->excl_rect.h = excl_rect_v1.y2 - excl_rect_v1.y1;
  3388. SDE_DEBUG_PLANE(psde, "excl_rect: {%d,%d,%d,%d}\n",
  3389. pstate->excl_rect.x, pstate->excl_rect.y,
  3390. pstate->excl_rect.w, pstate->excl_rect.h);
  3391. }
  3392. static int sde_plane_atomic_set_property(struct drm_plane *plane,
  3393. struct drm_plane_state *state, struct drm_property *property,
  3394. uint64_t val)
  3395. {
  3396. struct sde_plane *psde = plane ? to_sde_plane(plane) : NULL;
  3397. struct sde_plane_state *pstate;
  3398. int idx, ret = -EINVAL;
  3399. SDE_DEBUG_PLANE(psde, "\n");
  3400. if (!plane) {
  3401. SDE_ERROR("invalid plane\n");
  3402. } else if (!state) {
  3403. SDE_ERROR_PLANE(psde, "invalid state\n");
  3404. } else {
  3405. pstate = to_sde_plane_state(state);
  3406. ret = msm_property_atomic_set(&psde->property_info,
  3407. &pstate->property_state, property, val);
  3408. if (!ret) {
  3409. idx = msm_property_index(&psde->property_info,
  3410. property);
  3411. switch (idx) {
  3412. case PLANE_PROP_INPUT_FENCE:
  3413. _sde_plane_set_input_fence(psde, pstate, val);
  3414. break;
  3415. case PLANE_PROP_CSC_V1:
  3416. case PLANE_PROP_CSC_DMA_V1:
  3417. _sde_plane_set_csc_v1(psde, (void __user *)val);
  3418. break;
  3419. case PLANE_PROP_SCALER_V1:
  3420. _sde_plane_set_scaler_v1(psde, pstate,
  3421. (void *)(uintptr_t)val);
  3422. break;
  3423. case PLANE_PROP_SCALER_V2:
  3424. _sde_plane_set_scaler_v2(psde, pstate,
  3425. (void *)(uintptr_t)val);
  3426. break;
  3427. case PLANE_PROP_EXCL_RECT_V1:
  3428. _sde_plane_set_excl_rect_v1(psde, pstate,
  3429. (void *)(uintptr_t)val);
  3430. break;
  3431. default:
  3432. /* nothing to do */
  3433. break;
  3434. }
  3435. }
  3436. }
  3437. SDE_DEBUG_PLANE(psde, "%s[%d] <= 0x%llx ret=%d\n",
  3438. property->name, property->base.id, val, ret);
  3439. return ret;
  3440. }
  3441. static int sde_plane_atomic_get_property(struct drm_plane *plane,
  3442. const struct drm_plane_state *state,
  3443. struct drm_property *property, uint64_t *val)
  3444. {
  3445. struct sde_plane *psde = plane ? to_sde_plane(plane) : NULL;
  3446. struct sde_plane_state *pstate;
  3447. int ret = -EINVAL;
  3448. if (!plane) {
  3449. SDE_ERROR("invalid plane\n");
  3450. } else if (!state) {
  3451. SDE_ERROR("invalid state\n");
  3452. } else {
  3453. SDE_DEBUG_PLANE(psde, "\n");
  3454. pstate = to_sde_plane_state(state);
  3455. ret = msm_property_atomic_get(&psde->property_info,
  3456. &pstate->property_state, property, val);
  3457. }
  3458. return ret;
  3459. }
  3460. int sde_plane_helper_reset_custom_properties(struct drm_plane *plane,
  3461. struct drm_plane_state *plane_state)
  3462. {
  3463. struct sde_plane *psde;
  3464. struct sde_plane_state *pstate;
  3465. struct drm_property *drm_prop;
  3466. enum msm_mdp_plane_property prop_idx;
  3467. if (!plane || !plane_state) {
  3468. SDE_ERROR("invalid params\n");
  3469. return -EINVAL;
  3470. }
  3471. psde = to_sde_plane(plane);
  3472. pstate = to_sde_plane_state(plane_state);
  3473. for (prop_idx = 0; prop_idx < PLANE_PROP_COUNT; prop_idx++) {
  3474. uint64_t val = pstate->property_values[prop_idx].value;
  3475. uint64_t def;
  3476. int ret;
  3477. drm_prop = msm_property_index_to_drm_property(
  3478. &psde->property_info, prop_idx);
  3479. if (!drm_prop) {
  3480. /* not all props will be installed, based on caps */
  3481. SDE_DEBUG_PLANE(psde, "invalid property index %d\n",
  3482. prop_idx);
  3483. continue;
  3484. }
  3485. def = msm_property_get_default(&psde->property_info, prop_idx);
  3486. if (val == def)
  3487. continue;
  3488. SDE_DEBUG_PLANE(psde, "set prop %s idx %d from %llu to %llu\n",
  3489. drm_prop->name, prop_idx, val, def);
  3490. ret = sde_plane_atomic_set_property(plane, plane_state,
  3491. drm_prop, def);
  3492. if (ret) {
  3493. SDE_ERROR_PLANE(psde,
  3494. "set property failed, idx %d ret %d\n",
  3495. prop_idx, ret);
  3496. continue;
  3497. }
  3498. }
  3499. return 0;
  3500. }
  3501. static void sde_plane_destroy(struct drm_plane *plane)
  3502. {
  3503. struct sde_plane *psde = plane ? to_sde_plane(plane) : NULL;
  3504. SDE_DEBUG_PLANE(psde, "\n");
  3505. if (psde) {
  3506. _sde_plane_set_qos_ctrl(plane, false, SDE_PLANE_QOS_PANIC_CTRL);
  3507. if (psde->blob_info)
  3508. drm_property_blob_put(psde->blob_info);
  3509. msm_property_destroy(&psde->property_info);
  3510. mutex_destroy(&psde->lock);
  3511. /* this will destroy the states as well */
  3512. drm_plane_cleanup(plane);
  3513. if (psde->pipe_hw)
  3514. sde_hw_sspp_destroy(psde->pipe_hw);
  3515. kfree(psde);
  3516. }
  3517. }
  3518. static void sde_plane_destroy_state(struct drm_plane *plane,
  3519. struct drm_plane_state *state)
  3520. {
  3521. struct sde_plane *psde;
  3522. struct sde_plane_state *pstate;
  3523. if (!plane || !state) {
  3524. SDE_ERROR("invalid arg(s), plane %d state %d\n",
  3525. !plane, !state);
  3526. return;
  3527. }
  3528. psde = to_sde_plane(plane);
  3529. pstate = to_sde_plane_state(state);
  3530. SDE_DEBUG_PLANE(psde, "\n");
  3531. /* remove ref count for frame buffers */
  3532. if (state->fb)
  3533. drm_framebuffer_put(state->fb);
  3534. /* remove ref count for fence */
  3535. if (pstate->input_fence)
  3536. sde_sync_put(pstate->input_fence);
  3537. /* destroy value helper */
  3538. msm_property_destroy_state(&psde->property_info, pstate,
  3539. &pstate->property_state);
  3540. }
  3541. static struct drm_plane_state *
  3542. sde_plane_duplicate_state(struct drm_plane *plane)
  3543. {
  3544. struct sde_plane *psde;
  3545. struct sde_plane_state *pstate;
  3546. struct sde_plane_state *old_state;
  3547. struct drm_property *drm_prop;
  3548. uint64_t input_fence_default;
  3549. if (!plane) {
  3550. SDE_ERROR("invalid plane\n");
  3551. return NULL;
  3552. } else if (!plane->state) {
  3553. SDE_ERROR("invalid plane state\n");
  3554. return NULL;
  3555. }
  3556. old_state = to_sde_plane_state(plane->state);
  3557. psde = to_sde_plane(plane);
  3558. pstate = msm_property_alloc_state(&psde->property_info);
  3559. if (!pstate) {
  3560. SDE_ERROR_PLANE(psde, "failed to allocate state\n");
  3561. return NULL;
  3562. }
  3563. SDE_DEBUG_PLANE(psde, "\n");
  3564. /* duplicate value helper */
  3565. msm_property_duplicate_state(&psde->property_info, old_state, pstate,
  3566. &pstate->property_state, pstate->property_values);
  3567. /* clear out any input fence */
  3568. pstate->input_fence = 0;
  3569. input_fence_default = msm_property_get_default(
  3570. &psde->property_info, PLANE_PROP_INPUT_FENCE);
  3571. drm_prop = msm_property_index_to_drm_property(
  3572. &psde->property_info, PLANE_PROP_INPUT_FENCE);
  3573. if (msm_property_atomic_set(&psde->property_info,
  3574. &pstate->property_state, drm_prop,
  3575. input_fence_default))
  3576. SDE_DEBUG_PLANE(psde,
  3577. "error clearing duplicated input fence\n");
  3578. pstate->dirty = 0x0;
  3579. pstate->pending = false;
  3580. __drm_atomic_helper_plane_duplicate_state(plane, &pstate->base);
  3581. return &pstate->base;
  3582. }
  3583. static void sde_plane_reset(struct drm_plane *plane)
  3584. {
  3585. struct sde_plane *psde;
  3586. struct sde_plane_state *pstate;
  3587. if (!plane) {
  3588. SDE_ERROR("invalid plane\n");
  3589. return;
  3590. }
  3591. psde = to_sde_plane(plane);
  3592. SDE_DEBUG_PLANE(psde, "\n");
  3593. if (plane->state && !sde_crtc_is_reset_required(plane->state->crtc)) {
  3594. SDE_DEBUG_PLANE(psde, "avoid reset for plane\n");
  3595. return;
  3596. }
  3597. /* remove previous state, if present */
  3598. if (plane->state) {
  3599. sde_plane_destroy_state(plane, plane->state);
  3600. plane->state = 0;
  3601. }
  3602. pstate = msm_property_alloc_state(&psde->property_info);
  3603. if (!pstate) {
  3604. SDE_ERROR_PLANE(psde, "failed to allocate state\n");
  3605. return;
  3606. }
  3607. /* reset value helper */
  3608. msm_property_reset_state(&psde->property_info, pstate,
  3609. &pstate->property_state,
  3610. pstate->property_values);
  3611. pstate->base.plane = plane;
  3612. plane->state = &pstate->base;
  3613. }
  3614. u32 sde_plane_get_ubwc_error(struct drm_plane *plane)
  3615. {
  3616. u32 ubwc_error = 0;
  3617. struct sde_plane *psde;
  3618. if (!plane) {
  3619. SDE_ERROR("invalid plane\n");
  3620. return 0;
  3621. }
  3622. psde = to_sde_plane(plane);
  3623. if (!psde->is_virtual && psde->pipe_hw->ops.get_ubwc_error)
  3624. ubwc_error = psde->pipe_hw->ops.get_ubwc_error(psde->pipe_hw);
  3625. return ubwc_error;
  3626. }
  3627. void sde_plane_clear_ubwc_error(struct drm_plane *plane)
  3628. {
  3629. struct sde_plane *psde;
  3630. if (!plane) {
  3631. SDE_ERROR("invalid plane\n");
  3632. return;
  3633. }
  3634. psde = to_sde_plane(plane);
  3635. if (psde->pipe_hw->ops.clear_ubwc_error)
  3636. psde->pipe_hw->ops.clear_ubwc_error(psde->pipe_hw);
  3637. }
  3638. #ifdef CONFIG_DEBUG_FS
  3639. static ssize_t _sde_plane_danger_read(struct file *file,
  3640. char __user *buff, size_t count, loff_t *ppos)
  3641. {
  3642. struct sde_kms *kms = file->private_data;
  3643. struct sde_mdss_cfg *cfg = kms->catalog;
  3644. int len = 0;
  3645. char buf[40] = {'\0'};
  3646. if (!cfg)
  3647. return -ENODEV;
  3648. if (*ppos)
  3649. return 0; /* the end */
  3650. len = snprintf(buf, sizeof(buf), "%d\n", !kms->has_danger_ctrl);
  3651. if (len < 0 || len >= sizeof(buf))
  3652. return 0;
  3653. if ((count < sizeof(buf)) || copy_to_user(buff, buf, len))
  3654. return -EFAULT;
  3655. *ppos += len; /* increase offset */
  3656. return len;
  3657. }
  3658. static void _sde_plane_set_danger_state(struct sde_kms *kms, bool enable)
  3659. {
  3660. struct drm_plane *plane;
  3661. drm_for_each_plane(plane, kms->dev) {
  3662. if (plane->fb && plane->state) {
  3663. sde_plane_danger_signal_ctrl(plane, enable);
  3664. SDE_DEBUG("plane:%d img:%dx%d ",
  3665. plane->base.id, plane->fb->width,
  3666. plane->fb->height);
  3667. SDE_DEBUG("src[%d,%d,%d,%d] dst[%d,%d,%d,%d]\n",
  3668. plane->state->src_x >> 16,
  3669. plane->state->src_y >> 16,
  3670. plane->state->src_w >> 16,
  3671. plane->state->src_h >> 16,
  3672. plane->state->crtc_x, plane->state->crtc_y,
  3673. plane->state->crtc_w, plane->state->crtc_h);
  3674. } else {
  3675. SDE_DEBUG("Inactive plane:%d\n", plane->base.id);
  3676. }
  3677. }
  3678. }
  3679. static ssize_t _sde_plane_danger_write(struct file *file,
  3680. const char __user *user_buf, size_t count, loff_t *ppos)
  3681. {
  3682. struct sde_kms *kms = file->private_data;
  3683. struct sde_mdss_cfg *cfg = kms->catalog;
  3684. int disable_panic;
  3685. char buf[10];
  3686. if (!cfg)
  3687. return -EFAULT;
  3688. if (count >= sizeof(buf))
  3689. return -EFAULT;
  3690. if (copy_from_user(buf, user_buf, count))
  3691. return -EFAULT;
  3692. buf[count] = 0; /* end of string */
  3693. if (kstrtoint(buf, 0, &disable_panic))
  3694. return -EFAULT;
  3695. if (disable_panic) {
  3696. /* Disable panic signal for all active pipes */
  3697. SDE_DEBUG("Disabling danger:\n");
  3698. _sde_plane_set_danger_state(kms, false);
  3699. kms->has_danger_ctrl = false;
  3700. } else {
  3701. /* Enable panic signal for all active pipes */
  3702. SDE_DEBUG("Enabling danger:\n");
  3703. kms->has_danger_ctrl = true;
  3704. _sde_plane_set_danger_state(kms, true);
  3705. }
  3706. return count;
  3707. }
  3708. static const struct file_operations sde_plane_danger_enable = {
  3709. .open = simple_open,
  3710. .read = _sde_plane_danger_read,
  3711. .write = _sde_plane_danger_write,
  3712. };
  3713. static int _sde_plane_init_debugfs(struct drm_plane *plane)
  3714. {
  3715. struct sde_plane *psde;
  3716. struct sde_kms *kms;
  3717. struct msm_drm_private *priv;
  3718. const struct sde_sspp_sub_blks *sblk = 0;
  3719. const struct sde_sspp_cfg *cfg = 0;
  3720. if (!plane || !plane->dev) {
  3721. SDE_ERROR("invalid arguments\n");
  3722. return -EINVAL;
  3723. }
  3724. priv = plane->dev->dev_private;
  3725. if (!priv || !priv->kms) {
  3726. SDE_ERROR("invalid KMS reference\n");
  3727. return -EINVAL;
  3728. }
  3729. kms = to_sde_kms(priv->kms);
  3730. psde = to_sde_plane(plane);
  3731. if (psde && psde->pipe_hw)
  3732. cfg = psde->pipe_hw->cap;
  3733. if (cfg)
  3734. sblk = cfg->sblk;
  3735. if (!sblk)
  3736. return 0;
  3737. /* create overall sub-directory for the pipe */
  3738. psde->debugfs_root =
  3739. debugfs_create_dir(psde->pipe_name,
  3740. plane->dev->primary->debugfs_root);
  3741. if (!psde->debugfs_root)
  3742. return -ENOMEM;
  3743. /* don't error check these */
  3744. debugfs_create_x32("features", 0400,
  3745. psde->debugfs_root, &psde->features);
  3746. if (cfg->features & BIT(SDE_SSPP_SCALER_QSEED3) ||
  3747. cfg->features & BIT(SDE_SSPP_SCALER_QSEED3LITE) ||
  3748. cfg->features & BIT(SDE_SSPP_SCALER_QSEED2))
  3749. debugfs_create_bool("default_scaling",
  3750. 0600,
  3751. psde->debugfs_root,
  3752. &psde->debugfs_default_scale);
  3753. if (cfg->features & BIT(SDE_SSPP_TRUE_INLINE_ROT)) {
  3754. debugfs_create_u32("in_rot_max_downscale_rt_num",
  3755. 0600,
  3756. psde->debugfs_root,
  3757. (u32 *) &psde->pipe_sblk->in_rot_maxdwnscale_rt_num);
  3758. debugfs_create_u32("in_rot_max_downscale_rt_denom",
  3759. 0600,
  3760. psde->debugfs_root,
  3761. (u32 *) &psde->pipe_sblk->in_rot_maxdwnscale_rt_denom);
  3762. debugfs_create_u32("in_rot_max_downscale_nrt",
  3763. 0600,
  3764. psde->debugfs_root,
  3765. (u32 *) &psde->pipe_sblk->in_rot_maxdwnscale_nrt);
  3766. debugfs_create_u32("in_rot_max_height",
  3767. 0600,
  3768. psde->debugfs_root,
  3769. (u32 *) &psde->pipe_sblk->in_rot_maxheight);
  3770. }
  3771. debugfs_create_u32("xin_id",
  3772. 0400,
  3773. psde->debugfs_root,
  3774. (u32 *) &cfg->xin_id);
  3775. debugfs_create_x32("creq_vblank",
  3776. 0600,
  3777. psde->debugfs_root,
  3778. (u32 *) &sblk->creq_vblank);
  3779. debugfs_create_x32("danger_vblank",
  3780. 0600,
  3781. psde->debugfs_root,
  3782. (u32 *) &sblk->danger_vblank);
  3783. debugfs_create_file("disable_danger",
  3784. 0600,
  3785. psde->debugfs_root,
  3786. kms, &sde_plane_danger_enable);
  3787. return 0;
  3788. }
  3789. static void _sde_plane_destroy_debugfs(struct drm_plane *plane)
  3790. {
  3791. struct sde_plane *psde;
  3792. if (!plane)
  3793. return;
  3794. psde = to_sde_plane(plane);
  3795. debugfs_remove_recursive(psde->debugfs_root);
  3796. }
  3797. #else
  3798. static int _sde_plane_init_debugfs(struct drm_plane *plane)
  3799. {
  3800. return 0;
  3801. }
  3802. static void _sde_plane_destroy_debugfs(struct drm_plane *plane)
  3803. {
  3804. }
  3805. #endif
  3806. static int sde_plane_late_register(struct drm_plane *plane)
  3807. {
  3808. return _sde_plane_init_debugfs(plane);
  3809. }
  3810. static void sde_plane_early_unregister(struct drm_plane *plane)
  3811. {
  3812. _sde_plane_destroy_debugfs(plane);
  3813. }
  3814. static const struct drm_plane_funcs sde_plane_funcs = {
  3815. .update_plane = drm_atomic_helper_update_plane,
  3816. .disable_plane = drm_atomic_helper_disable_plane,
  3817. .destroy = sde_plane_destroy,
  3818. .atomic_set_property = sde_plane_atomic_set_property,
  3819. .atomic_get_property = sde_plane_atomic_get_property,
  3820. .reset = sde_plane_reset,
  3821. .atomic_duplicate_state = sde_plane_duplicate_state,
  3822. .atomic_destroy_state = sde_plane_destroy_state,
  3823. .late_register = sde_plane_late_register,
  3824. .early_unregister = sde_plane_early_unregister,
  3825. };
  3826. static const struct drm_plane_helper_funcs sde_plane_helper_funcs = {
  3827. .prepare_fb = sde_plane_prepare_fb,
  3828. .cleanup_fb = sde_plane_cleanup_fb,
  3829. .atomic_check = sde_plane_atomic_check,
  3830. .atomic_update = sde_plane_atomic_update,
  3831. };
  3832. enum sde_sspp sde_plane_pipe(struct drm_plane *plane)
  3833. {
  3834. return plane ? to_sde_plane(plane)->pipe : SSPP_NONE;
  3835. }
  3836. bool is_sde_plane_virtual(struct drm_plane *plane)
  3837. {
  3838. return plane ? to_sde_plane(plane)->is_virtual : false;
  3839. }
  3840. /* initialize plane */
  3841. struct drm_plane *sde_plane_init(struct drm_device *dev,
  3842. uint32_t pipe, bool primary_plane,
  3843. unsigned long possible_crtcs, u32 master_plane_id)
  3844. {
  3845. struct drm_plane *plane = NULL, *master_plane = NULL;
  3846. const struct sde_format_extended *format_list;
  3847. struct sde_plane *psde;
  3848. struct msm_drm_private *priv;
  3849. struct sde_kms *kms;
  3850. enum drm_plane_type type;
  3851. int ret = -EINVAL;
  3852. if (!dev) {
  3853. SDE_ERROR("[%u]device is NULL\n", pipe);
  3854. goto exit;
  3855. }
  3856. priv = dev->dev_private;
  3857. if (!priv) {
  3858. SDE_ERROR("[%u]private data is NULL\n", pipe);
  3859. goto exit;
  3860. }
  3861. if (!priv->kms) {
  3862. SDE_ERROR("[%u]invalid KMS reference\n", pipe);
  3863. goto exit;
  3864. }
  3865. kms = to_sde_kms(priv->kms);
  3866. if (!kms->catalog) {
  3867. SDE_ERROR("[%u]invalid catalog reference\n", pipe);
  3868. goto exit;
  3869. }
  3870. /* create and zero local structure */
  3871. psde = kzalloc(sizeof(*psde), GFP_KERNEL);
  3872. if (!psde) {
  3873. SDE_ERROR("[%u]failed to allocate local plane struct\n", pipe);
  3874. ret = -ENOMEM;
  3875. goto exit;
  3876. }
  3877. /* cache local stuff for later */
  3878. plane = &psde->base;
  3879. psde->pipe = pipe;
  3880. psde->is_virtual = (master_plane_id != 0);
  3881. INIT_LIST_HEAD(&psde->mplane_list);
  3882. master_plane = drm_plane_find(dev, NULL, master_plane_id);
  3883. if (master_plane) {
  3884. struct sde_plane *mpsde = to_sde_plane(master_plane);
  3885. list_add_tail(&psde->mplane_list, &mpsde->mplane_list);
  3886. }
  3887. /* initialize underlying h/w driver */
  3888. psde->pipe_hw = sde_hw_sspp_init(pipe, kms->mmio, kms->catalog,
  3889. master_plane_id != 0);
  3890. if (IS_ERR(psde->pipe_hw)) {
  3891. SDE_ERROR("[%u]SSPP init failed\n", pipe);
  3892. ret = PTR_ERR(psde->pipe_hw);
  3893. goto clean_plane;
  3894. } else if (!psde->pipe_hw->cap || !psde->pipe_hw->cap->sblk) {
  3895. SDE_ERROR("[%u]SSPP init returned invalid cfg\n", pipe);
  3896. goto clean_sspp;
  3897. }
  3898. /* cache features mask for later */
  3899. psde->features = psde->pipe_hw->cap->features;
  3900. psde->perf_features = psde->pipe_hw->cap->perf_features;
  3901. psde->pipe_sblk = psde->pipe_hw->cap->sblk;
  3902. if (!psde->pipe_sblk) {
  3903. SDE_ERROR("[%u]invalid sblk\n", pipe);
  3904. goto clean_sspp;
  3905. }
  3906. if (!master_plane_id)
  3907. format_list = psde->pipe_sblk->format_list;
  3908. else
  3909. format_list = psde->pipe_sblk->virt_format_list;
  3910. psde->nformats = sde_populate_formats(format_list,
  3911. psde->formats,
  3912. 0,
  3913. ARRAY_SIZE(psde->formats));
  3914. if (!psde->nformats) {
  3915. SDE_ERROR("[%u]no valid formats for plane\n", pipe);
  3916. goto clean_sspp;
  3917. }
  3918. if (psde->features & BIT(SDE_SSPP_CURSOR))
  3919. type = DRM_PLANE_TYPE_CURSOR;
  3920. else if (primary_plane)
  3921. type = DRM_PLANE_TYPE_PRIMARY;
  3922. else
  3923. type = DRM_PLANE_TYPE_OVERLAY;
  3924. ret = drm_universal_plane_init(dev, plane, 0xff, &sde_plane_funcs,
  3925. psde->formats, psde->nformats,
  3926. NULL, type, NULL);
  3927. if (ret)
  3928. goto clean_sspp;
  3929. /* Populate static array of plane property flags */
  3930. _sde_plane_map_prop_to_dirty_bits();
  3931. /* success! finalize initialization */
  3932. drm_plane_helper_add(plane, &sde_plane_helper_funcs);
  3933. msm_property_init(&psde->property_info, &plane->base, dev,
  3934. priv->plane_property, psde->property_data,
  3935. PLANE_PROP_COUNT, PLANE_PROP_BLOBCOUNT,
  3936. sizeof(struct sde_plane_state));
  3937. _sde_plane_install_properties(plane, kms->catalog, master_plane_id);
  3938. /* save user friendly pipe name for later */
  3939. snprintf(psde->pipe_name, SDE_NAME_SIZE, "plane%u", plane->base.id);
  3940. mutex_init(&psde->lock);
  3941. SDE_DEBUG("%s created for pipe:%u id:%u virtual:%u\n", psde->pipe_name,
  3942. pipe, plane->base.id, master_plane_id);
  3943. return plane;
  3944. clean_sspp:
  3945. if (psde && psde->pipe_hw)
  3946. sde_hw_sspp_destroy(psde->pipe_hw);
  3947. clean_plane:
  3948. kfree(psde);
  3949. exit:
  3950. return ERR_PTR(ret);
  3951. }