dp_main.c 230 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298829983008301830283038304830583068307830883098310831183128313831483158316831783188319832083218322832383248325832683278328832983308331833283338334833583368337833883398340834183428343834483458346834783488349835083518352835383548355835683578358835983608361836283638364836583668367836883698370837183728373837483758376837783788379838083818382838383848385838683878388838983908391839283938394839583968397839883998400840184028403840484058406840784088409841084118412841384148415841684178418841984208421842284238424842584268427842884298430843184328433843484358436843784388439844084418442
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. #ifndef REMOVE_PKT_LOG
  59. #include <pktlog_ac_api.h>
  60. #include <pktlog_ac.h>
  61. #endif
  62. #endif
  63. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  64. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  65. uint8_t *peer_mac_addr,
  66. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  67. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  68. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  69. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  70. #define DP_INTR_POLL_TIMER_MS 10
  71. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  72. #define DP_MCS_LENGTH (6*MAX_MCS)
  73. #define DP_NSS_LENGTH (6*SS_COUNT)
  74. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  75. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  76. #define DP_MAX_MCS_STRING_LEN 30
  77. #define DP_CURR_FW_STATS_AVAIL 19
  78. #define DP_HTT_DBG_EXT_STATS_MAX 256
  79. #define DP_MAX_SLEEP_TIME 100
  80. #ifdef IPA_OFFLOAD
  81. /* Exclude IPA rings from the interrupt context */
  82. #define TX_RING_MASK_VAL 0xb
  83. #define RX_RING_MASK_VAL 0x7
  84. #else
  85. #define TX_RING_MASK_VAL 0xF
  86. #define RX_RING_MASK_VAL 0xF
  87. #endif
  88. #define STR_MAXLEN 64
  89. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  90. /* PPDU stats mask sent to FW to enable enhanced stats */
  91. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  92. /* PPDU stats mask sent to FW to support debug sniffer feature */
  93. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  94. /* PPDU stats mask sent to FW to support BPR feature*/
  95. #define DP_PPDU_STATS_CFG_BPR 0x2000
  96. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  97. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  98. DP_PPDU_STATS_CFG_ENH_STATS)
  99. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  100. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  101. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  102. #define RNG_ERR "SRNG setup failed for"
  103. /**
  104. * default_dscp_tid_map - Default DSCP-TID mapping
  105. *
  106. * DSCP TID
  107. * 000000 0
  108. * 001000 1
  109. * 010000 2
  110. * 011000 3
  111. * 100000 4
  112. * 101000 5
  113. * 110000 6
  114. * 111000 7
  115. */
  116. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  117. 0, 0, 0, 0, 0, 0, 0, 0,
  118. 1, 1, 1, 1, 1, 1, 1, 1,
  119. 2, 2, 2, 2, 2, 2, 2, 2,
  120. 3, 3, 3, 3, 3, 3, 3, 3,
  121. 4, 4, 4, 4, 4, 4, 4, 4,
  122. 5, 5, 5, 5, 5, 5, 5, 5,
  123. 6, 6, 6, 6, 6, 6, 6, 6,
  124. 7, 7, 7, 7, 7, 7, 7, 7,
  125. };
  126. /*
  127. * struct dp_rate_debug
  128. *
  129. * @mcs_type: print string for a given mcs
  130. * @valid: valid mcs rate?
  131. */
  132. struct dp_rate_debug {
  133. char mcs_type[DP_MAX_MCS_STRING_LEN];
  134. uint8_t valid;
  135. };
  136. #define MCS_VALID 1
  137. #define MCS_INVALID 0
  138. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  139. {
  140. {"OFDM 48 Mbps", MCS_VALID},
  141. {"OFDM 24 Mbps", MCS_VALID},
  142. {"OFDM 12 Mbps", MCS_VALID},
  143. {"OFDM 6 Mbps ", MCS_VALID},
  144. {"OFDM 54 Mbps", MCS_VALID},
  145. {"OFDM 36 Mbps", MCS_VALID},
  146. {"OFDM 18 Mbps", MCS_VALID},
  147. {"OFDM 9 Mbps ", MCS_VALID},
  148. {"INVALID ", MCS_INVALID},
  149. {"INVALID ", MCS_INVALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_INVALID},
  152. {"INVALID ", MCS_VALID},
  153. },
  154. {
  155. {"CCK 11 Mbps Long ", MCS_VALID},
  156. {"CCK 5.5 Mbps Long ", MCS_VALID},
  157. {"CCK 2 Mbps Long ", MCS_VALID},
  158. {"CCK 1 Mbps Long ", MCS_VALID},
  159. {"CCK 11 Mbps Short ", MCS_VALID},
  160. {"CCK 5.5 Mbps Short", MCS_VALID},
  161. {"CCK 2 Mbps Short ", MCS_VALID},
  162. {"INVALID ", MCS_INVALID},
  163. {"INVALID ", MCS_INVALID},
  164. {"INVALID ", MCS_INVALID},
  165. {"INVALID ", MCS_INVALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_VALID},
  168. },
  169. {
  170. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  171. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  172. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  173. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  174. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  175. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  176. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  177. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  178. {"INVALID ", MCS_INVALID},
  179. {"INVALID ", MCS_INVALID},
  180. {"INVALID ", MCS_INVALID},
  181. {"INVALID ", MCS_INVALID},
  182. {"INVALID ", MCS_VALID},
  183. },
  184. {
  185. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  186. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  187. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  188. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  189. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  190. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  191. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  192. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  193. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  194. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  195. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  196. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  197. {"INVALID ", MCS_VALID},
  198. },
  199. {
  200. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  201. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  202. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  203. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  204. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  205. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  206. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  207. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  208. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  209. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  210. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  211. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  212. {"INVALID ", MCS_VALID},
  213. }
  214. };
  215. /**
  216. * @brief Cpu ring map types
  217. */
  218. enum dp_cpu_ring_map_types {
  219. DP_DEFAULT_MAP,
  220. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  221. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  222. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  223. DP_CPU_RING_MAP_MAX
  224. };
  225. /**
  226. * @brief Cpu to tx ring map
  227. */
  228. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  229. {0x0, 0x1, 0x2, 0x0},
  230. {0x1, 0x2, 0x1, 0x2},
  231. {0x0, 0x2, 0x0, 0x2},
  232. {0x2, 0x2, 0x2, 0x2}
  233. };
  234. /**
  235. * @brief Select the type of statistics
  236. */
  237. enum dp_stats_type {
  238. STATS_FW = 0,
  239. STATS_HOST = 1,
  240. STATS_TYPE_MAX = 2,
  241. };
  242. /**
  243. * @brief General Firmware statistics options
  244. *
  245. */
  246. enum dp_fw_stats {
  247. TXRX_FW_STATS_INVALID = -1,
  248. };
  249. /**
  250. * dp_stats_mapping_table - Firmware and Host statistics
  251. * currently supported
  252. */
  253. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  254. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  261. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  262. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  263. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  264. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  265. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  266. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  267. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  268. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  269. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  270. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  271. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  272. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  273. /* Last ENUM for HTT FW STATS */
  274. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  275. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  276. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  277. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  278. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  279. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  280. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  281. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  282. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  283. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  284. };
  285. /* MCL specific functions */
  286. #ifdef CONFIG_MCL
  287. /**
  288. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  289. * @soc: pointer to dp_soc handle
  290. * @intr_ctx_num: interrupt context number for which mon mask is needed
  291. *
  292. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  293. * This function is returning 0, since in interrupt mode(softirq based RX),
  294. * we donot want to process monitor mode rings in a softirq.
  295. *
  296. * So, in case packet log is enabled for SAP/STA/P2P modes,
  297. * regular interrupt processing will not process monitor mode rings. It would be
  298. * done in a separate timer context.
  299. *
  300. * Return: 0
  301. */
  302. static inline
  303. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  304. {
  305. return 0;
  306. }
  307. /*
  308. * dp_service_mon_rings()- timer to reap monitor rings
  309. * reqd as we are not getting ppdu end interrupts
  310. * @arg: SoC Handle
  311. *
  312. * Return:
  313. *
  314. */
  315. static void dp_service_mon_rings(void *arg)
  316. {
  317. struct dp_soc *soc = (struct dp_soc *)arg;
  318. int ring = 0, work_done, mac_id;
  319. struct dp_pdev *pdev = NULL;
  320. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  321. pdev = soc->pdev_list[ring];
  322. if (!pdev)
  323. continue;
  324. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  325. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  326. pdev->pdev_id);
  327. work_done = dp_mon_process(soc, mac_for_pdev,
  328. QCA_NAPI_BUDGET);
  329. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  330. FL("Reaped %d descs from Monitor rings"),
  331. work_done);
  332. }
  333. }
  334. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  335. }
  336. #ifndef REMOVE_PKT_LOG
  337. /**
  338. * dp_pkt_log_init() - API to initialize packet log
  339. * @ppdev: physical device handle
  340. * @scn: HIF context
  341. *
  342. * Return: none
  343. */
  344. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  345. {
  346. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  347. if (handle->pkt_log_init) {
  348. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  349. "%s: Packet log not initialized", __func__);
  350. return;
  351. }
  352. pktlog_sethandle(&handle->pl_dev, scn);
  353. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  354. if (pktlogmod_init(scn)) {
  355. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  356. "%s: pktlogmod_init failed", __func__);
  357. handle->pkt_log_init = false;
  358. } else {
  359. handle->pkt_log_init = true;
  360. }
  361. }
  362. /**
  363. * dp_pkt_log_con_service() - connect packet log service
  364. * @ppdev: physical device handle
  365. * @scn: device context
  366. *
  367. * Return: none
  368. */
  369. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  370. {
  371. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  372. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  373. pktlog_htc_attach();
  374. }
  375. /**
  376. * dp_pktlogmod_exit() - API to cleanup pktlog info
  377. * @handle: Pdev handle
  378. *
  379. * Return: none
  380. */
  381. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  382. {
  383. void *scn = (void *)handle->soc->hif_handle;
  384. if (!scn) {
  385. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  386. "%s: Invalid hif(scn) handle", __func__);
  387. return;
  388. }
  389. pktlogmod_exit(scn);
  390. handle->pkt_log_init = false;
  391. }
  392. #endif
  393. #else
  394. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  395. /**
  396. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  397. * @soc: pointer to dp_soc handle
  398. * @intr_ctx_num: interrupt context number for which mon mask is needed
  399. *
  400. * Return: mon mask value
  401. */
  402. static inline
  403. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  404. {
  405. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  406. }
  407. #endif
  408. /**
  409. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  410. * @cdp_opaque_vdev: pointer to cdp_vdev
  411. *
  412. * Return: pointer to dp_vdev
  413. */
  414. static
  415. struct dp_vdev * dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  416. {
  417. return (struct dp_vdev *)cdp_opaque_vdev;
  418. }
  419. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  420. struct cdp_peer *peer_hdl,
  421. uint8_t *mac_addr,
  422. enum cdp_txrx_ast_entry_type type,
  423. uint32_t flags)
  424. {
  425. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  426. (struct dp_peer *)peer_hdl,
  427. mac_addr,
  428. type,
  429. flags);
  430. }
  431. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  432. void *ast_entry_hdl)
  433. {
  434. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  435. qdf_spin_lock_bh(&soc->ast_lock);
  436. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  437. (struct dp_ast_entry *)ast_entry_hdl);
  438. qdf_spin_unlock_bh(&soc->ast_lock);
  439. }
  440. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  441. struct cdp_peer *peer_hdl,
  442. uint8_t *wds_macaddr,
  443. uint32_t flags)
  444. {
  445. int status = -1;
  446. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  447. struct dp_ast_entry *ast_entry = NULL;
  448. qdf_spin_lock_bh(&soc->ast_lock);
  449. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  450. if (ast_entry) {
  451. status = dp_peer_update_ast(soc,
  452. (struct dp_peer *)peer_hdl,
  453. ast_entry, flags);
  454. }
  455. qdf_spin_unlock_bh(&soc->ast_lock);
  456. return status;
  457. }
  458. /*
  459. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  460. * @soc_handle: Datapath SOC handle
  461. * @wds_macaddr: WDS entry MAC Address
  462. * Return: None
  463. */
  464. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  465. uint8_t *wds_macaddr, void *vdev_handle)
  466. {
  467. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  468. struct dp_ast_entry *ast_entry = NULL;
  469. qdf_spin_lock_bh(&soc->ast_lock);
  470. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  471. if (ast_entry) {
  472. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  473. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF)) {
  474. ast_entry->is_active = TRUE;
  475. }
  476. }
  477. qdf_spin_unlock_bh(&soc->ast_lock);
  478. }
  479. /*
  480. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  481. * @soc: Datapath SOC handle
  482. *
  483. * Return: None
  484. */
  485. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  486. void *vdev_hdl)
  487. {
  488. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  489. struct dp_pdev *pdev;
  490. struct dp_vdev *vdev;
  491. struct dp_peer *peer;
  492. struct dp_ast_entry *ase, *temp_ase;
  493. int i;
  494. qdf_spin_lock_bh(&soc->ast_lock);
  495. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  496. pdev = soc->pdev_list[i];
  497. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  498. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  499. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  500. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  501. if ((ase->type ==
  502. CDP_TXRX_AST_TYPE_STATIC) ||
  503. (ase->type ==
  504. CDP_TXRX_AST_TYPE_SELF))
  505. continue;
  506. ase->is_active = TRUE;
  507. }
  508. }
  509. }
  510. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  511. }
  512. qdf_spin_unlock_bh(&soc->ast_lock);
  513. }
  514. /*
  515. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  516. * @soc: Datapath SOC handle
  517. *
  518. * Return: None
  519. */
  520. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  521. {
  522. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  523. struct dp_pdev *pdev;
  524. struct dp_vdev *vdev;
  525. struct dp_peer *peer;
  526. struct dp_ast_entry *ase, *temp_ase;
  527. int i;
  528. qdf_spin_lock_bh(&soc->ast_lock);
  529. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  530. pdev = soc->pdev_list[i];
  531. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  532. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  533. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  534. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  535. if ((ase->type ==
  536. CDP_TXRX_AST_TYPE_STATIC) ||
  537. (ase->type ==
  538. CDP_TXRX_AST_TYPE_SELF))
  539. continue;
  540. dp_peer_del_ast(soc, ase);
  541. }
  542. }
  543. }
  544. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  545. }
  546. qdf_spin_unlock_bh(&soc->ast_lock);
  547. }
  548. static void *dp_peer_ast_hash_find_wifi3(struct cdp_soc_t *soc_hdl,
  549. uint8_t *ast_mac_addr)
  550. {
  551. struct dp_ast_entry *ast_entry;
  552. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  553. qdf_spin_lock_bh(&soc->ast_lock);
  554. ast_entry = dp_peer_ast_hash_find(soc, ast_mac_addr);
  555. qdf_spin_unlock_bh(&soc->ast_lock);
  556. return (void *)ast_entry;
  557. }
  558. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  559. void *ast_entry_hdl)
  560. {
  561. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  562. (struct dp_ast_entry *)ast_entry_hdl);
  563. }
  564. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  565. void *ast_entry_hdl)
  566. {
  567. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  568. (struct dp_ast_entry *)ast_entry_hdl);
  569. }
  570. static void dp_peer_ast_set_type_wifi3(
  571. struct cdp_soc_t *soc_hdl,
  572. void *ast_entry_hdl,
  573. enum cdp_txrx_ast_entry_type type)
  574. {
  575. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  576. (struct dp_ast_entry *)ast_entry_hdl,
  577. type);
  578. }
  579. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  580. struct cdp_soc_t *soc_hdl,
  581. void *ast_entry_hdl)
  582. {
  583. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  584. }
  585. /**
  586. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  587. * @ring_num: ring num of the ring being queried
  588. * @grp_mask: the grp_mask array for the ring type in question.
  589. *
  590. * The grp_mask array is indexed by group number and the bit fields correspond
  591. * to ring numbers. We are finding which interrupt group a ring belongs to.
  592. *
  593. * Return: the index in the grp_mask array with the ring number.
  594. * -QDF_STATUS_E_NOENT if no entry is found
  595. */
  596. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  597. {
  598. int ext_group_num;
  599. int mask = 1 << ring_num;
  600. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  601. ext_group_num++) {
  602. if (mask & grp_mask[ext_group_num])
  603. return ext_group_num;
  604. }
  605. return -QDF_STATUS_E_NOENT;
  606. }
  607. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  608. enum hal_ring_type ring_type,
  609. int ring_num)
  610. {
  611. int *grp_mask;
  612. switch (ring_type) {
  613. case WBM2SW_RELEASE:
  614. /* dp_tx_comp_handler - soc->tx_comp_ring */
  615. if (ring_num < 3)
  616. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  617. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  618. else if (ring_num == 3) {
  619. /* sw treats this as a separate ring type */
  620. grp_mask = &soc->wlan_cfg_ctx->
  621. int_rx_wbm_rel_ring_mask[0];
  622. ring_num = 0;
  623. } else {
  624. qdf_assert(0);
  625. return -QDF_STATUS_E_NOENT;
  626. }
  627. break;
  628. case REO_EXCEPTION:
  629. /* dp_rx_err_process - &soc->reo_exception_ring */
  630. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  631. break;
  632. case REO_DST:
  633. /* dp_rx_process - soc->reo_dest_ring */
  634. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  635. break;
  636. case REO_STATUS:
  637. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  638. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  639. break;
  640. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  641. case RXDMA_MONITOR_STATUS:
  642. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  643. case RXDMA_MONITOR_DST:
  644. /* dp_mon_process */
  645. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  646. break;
  647. case RXDMA_DST:
  648. /* dp_rxdma_err_process */
  649. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  650. break;
  651. case RXDMA_BUF:
  652. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  653. break;
  654. case RXDMA_MONITOR_BUF:
  655. /* TODO: support low_thresh interrupt */
  656. return -QDF_STATUS_E_NOENT;
  657. break;
  658. case TCL_DATA:
  659. case TCL_CMD:
  660. case REO_CMD:
  661. case SW2WBM_RELEASE:
  662. case WBM_IDLE_LINK:
  663. /* normally empty SW_TO_HW rings */
  664. return -QDF_STATUS_E_NOENT;
  665. break;
  666. case TCL_STATUS:
  667. case REO_REINJECT:
  668. /* misc unused rings */
  669. return -QDF_STATUS_E_NOENT;
  670. break;
  671. case CE_SRC:
  672. case CE_DST:
  673. case CE_DST_STATUS:
  674. /* CE_rings - currently handled by hif */
  675. default:
  676. return -QDF_STATUS_E_NOENT;
  677. break;
  678. }
  679. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  680. }
  681. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  682. *ring_params, int ring_type, int ring_num)
  683. {
  684. int msi_group_number;
  685. int msi_data_count;
  686. int ret;
  687. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  688. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  689. &msi_data_count, &msi_data_start,
  690. &msi_irq_start);
  691. if (ret)
  692. return;
  693. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  694. ring_num);
  695. if (msi_group_number < 0) {
  696. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  697. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  698. ring_type, ring_num);
  699. ring_params->msi_addr = 0;
  700. ring_params->msi_data = 0;
  701. return;
  702. }
  703. if (msi_group_number > msi_data_count) {
  704. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  705. FL("2 msi_groups will share an msi; msi_group_num %d"),
  706. msi_group_number);
  707. QDF_ASSERT(0);
  708. }
  709. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  710. ring_params->msi_addr = addr_low;
  711. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  712. ring_params->msi_data = (msi_group_number % msi_data_count)
  713. + msi_data_start;
  714. ring_params->flags |= HAL_SRNG_MSI_INTR;
  715. }
  716. /**
  717. * dp_print_ast_stats() - Dump AST table contents
  718. * @soc: Datapath soc handle
  719. *
  720. * return void
  721. */
  722. #ifdef FEATURE_AST
  723. static void dp_print_ast_stats(struct dp_soc *soc)
  724. {
  725. uint8_t i;
  726. uint8_t num_entries = 0;
  727. struct dp_vdev *vdev;
  728. struct dp_pdev *pdev;
  729. struct dp_peer *peer;
  730. struct dp_ast_entry *ase, *tmp_ase;
  731. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  732. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS"};
  733. DP_PRINT_STATS("AST Stats:");
  734. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  735. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  736. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  737. DP_PRINT_STATS("AST Table:");
  738. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  739. pdev = soc->pdev_list[i];
  740. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  741. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  742. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  743. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  744. DP_PRINT_STATS("%6d mac_addr = %pM"
  745. " peer_mac_addr = %pM"
  746. " type = %s"
  747. " next_hop = %d"
  748. " is_active = %d"
  749. " is_bss = %d"
  750. " ast_idx = %d"
  751. " pdev_id = %d"
  752. " vdev_id = %d",
  753. ++num_entries,
  754. ase->mac_addr.raw,
  755. ase->peer->mac_addr.raw,
  756. type[ase->type],
  757. ase->next_hop,
  758. ase->is_active,
  759. ase->is_bss,
  760. ase->ast_idx,
  761. ase->pdev_id,
  762. ase->vdev_id);
  763. }
  764. }
  765. }
  766. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  767. }
  768. }
  769. #else
  770. static void dp_print_ast_stats(struct dp_soc *soc)
  771. {
  772. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  773. return;
  774. }
  775. #endif
  776. static void dp_print_peer_table(struct dp_vdev *vdev)
  777. {
  778. struct dp_peer *peer = NULL;
  779. DP_PRINT_STATS("Dumping Peer Table Stats:");
  780. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  781. if (!peer) {
  782. DP_PRINT_STATS("Invalid Peer");
  783. return;
  784. }
  785. DP_PRINT_STATS(" peer_mac_addr = %pM"
  786. " nawds_enabled = %d"
  787. " bss_peer = %d"
  788. " wapi = %d"
  789. " wds_enabled = %d"
  790. " delete in progress = %d",
  791. peer->mac_addr.raw,
  792. peer->nawds_enabled,
  793. peer->bss_peer,
  794. peer->wapi,
  795. peer->wds_enabled,
  796. peer->delete_in_progress);
  797. }
  798. }
  799. /*
  800. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  801. */
  802. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  803. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  804. {
  805. void *hal_soc = soc->hal_soc;
  806. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  807. /* TODO: See if we should get align size from hal */
  808. uint32_t ring_base_align = 8;
  809. struct hal_srng_params ring_params;
  810. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  811. /* TODO: Currently hal layer takes care of endianness related settings.
  812. * See if these settings need to passed from DP layer
  813. */
  814. ring_params.flags = 0;
  815. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  816. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  817. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  818. srng->hal_srng = NULL;
  819. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  820. srng->num_entries = num_entries;
  821. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  822. soc->osdev, soc->osdev->dev, srng->alloc_size,
  823. &(srng->base_paddr_unaligned));
  824. if (!srng->base_vaddr_unaligned) {
  825. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  826. FL("alloc failed - ring_type: %d, ring_num %d"),
  827. ring_type, ring_num);
  828. return QDF_STATUS_E_NOMEM;
  829. }
  830. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  831. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  832. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  833. ((unsigned long)(ring_params.ring_base_vaddr) -
  834. (unsigned long)srng->base_vaddr_unaligned);
  835. ring_params.num_entries = num_entries;
  836. if (soc->intr_mode == DP_INTR_MSI) {
  837. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  838. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  839. FL("Using MSI for ring_type: %d, ring_num %d"),
  840. ring_type, ring_num);
  841. } else {
  842. ring_params.msi_data = 0;
  843. ring_params.msi_addr = 0;
  844. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  845. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  846. ring_type, ring_num);
  847. }
  848. /*
  849. * Setup interrupt timer and batch counter thresholds for
  850. * interrupt mitigation based on ring type
  851. */
  852. if (ring_type == REO_DST) {
  853. ring_params.intr_timer_thres_us =
  854. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  855. ring_params.intr_batch_cntr_thres_entries =
  856. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  857. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  858. ring_params.intr_timer_thres_us =
  859. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  860. ring_params.intr_batch_cntr_thres_entries =
  861. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  862. } else {
  863. ring_params.intr_timer_thres_us =
  864. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  865. ring_params.intr_batch_cntr_thres_entries =
  866. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  867. }
  868. /* Enable low threshold interrupts for rx buffer rings (regular and
  869. * monitor buffer rings.
  870. * TODO: See if this is required for any other ring
  871. */
  872. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  873. (ring_type == RXDMA_MONITOR_STATUS)) {
  874. /* TODO: Setting low threshold to 1/8th of ring size
  875. * see if this needs to be configurable
  876. */
  877. ring_params.low_threshold = num_entries >> 3;
  878. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  879. ring_params.intr_timer_thres_us =
  880. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  881. ring_params.intr_batch_cntr_thres_entries = 0;
  882. }
  883. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  884. mac_id, &ring_params);
  885. if (!srng->hal_srng) {
  886. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  887. srng->alloc_size,
  888. srng->base_vaddr_unaligned,
  889. srng->base_paddr_unaligned, 0);
  890. }
  891. return 0;
  892. }
  893. /**
  894. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  895. * Any buffers allocated and attached to ring entries are expected to be freed
  896. * before calling this function.
  897. */
  898. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  899. int ring_type, int ring_num)
  900. {
  901. if (!srng->hal_srng) {
  902. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  903. FL("Ring type: %d, num:%d not setup"),
  904. ring_type, ring_num);
  905. return;
  906. }
  907. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  908. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  909. srng->alloc_size,
  910. srng->base_vaddr_unaligned,
  911. srng->base_paddr_unaligned, 0);
  912. srng->hal_srng = NULL;
  913. }
  914. /* TODO: Need this interface from HIF */
  915. void *hif_get_hal_handle(void *hif_handle);
  916. /*
  917. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  918. * @dp_ctx: DP SOC handle
  919. * @budget: Number of frames/descriptors that can be processed in one shot
  920. *
  921. * Return: remaining budget/quota for the soc device
  922. */
  923. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  924. {
  925. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  926. struct dp_soc *soc = int_ctx->soc;
  927. int ring = 0;
  928. uint32_t work_done = 0;
  929. int budget = dp_budget;
  930. uint8_t tx_mask = int_ctx->tx_ring_mask;
  931. uint8_t rx_mask = int_ctx->rx_ring_mask;
  932. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  933. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  934. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  935. uint32_t remaining_quota = dp_budget;
  936. struct dp_pdev *pdev = NULL;
  937. int mac_id;
  938. /* Process Tx completion interrupts first to return back buffers */
  939. while (tx_mask) {
  940. if (tx_mask & 0x1) {
  941. work_done = dp_tx_comp_handler(soc,
  942. soc->tx_comp_ring[ring].hal_srng,
  943. remaining_quota);
  944. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  945. "tx mask 0x%x ring %d, budget %d, work_done %d",
  946. tx_mask, ring, budget, work_done);
  947. budget -= work_done;
  948. if (budget <= 0)
  949. goto budget_done;
  950. remaining_quota = budget;
  951. }
  952. tx_mask = tx_mask >> 1;
  953. ring++;
  954. }
  955. /* Process REO Exception ring interrupt */
  956. if (rx_err_mask) {
  957. work_done = dp_rx_err_process(soc,
  958. soc->reo_exception_ring.hal_srng,
  959. remaining_quota);
  960. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  961. "REO Exception Ring: work_done %d budget %d",
  962. work_done, budget);
  963. budget -= work_done;
  964. if (budget <= 0) {
  965. goto budget_done;
  966. }
  967. remaining_quota = budget;
  968. }
  969. /* Process Rx WBM release ring interrupt */
  970. if (rx_wbm_rel_mask) {
  971. work_done = dp_rx_wbm_err_process(soc,
  972. soc->rx_rel_ring.hal_srng, remaining_quota);
  973. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  974. "WBM Release Ring: work_done %d budget %d",
  975. work_done, budget);
  976. budget -= work_done;
  977. if (budget <= 0) {
  978. goto budget_done;
  979. }
  980. remaining_quota = budget;
  981. }
  982. /* Process Rx interrupts */
  983. if (rx_mask) {
  984. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  985. if (rx_mask & (1 << ring)) {
  986. work_done = dp_rx_process(int_ctx,
  987. soc->reo_dest_ring[ring].hal_srng,
  988. ring,
  989. remaining_quota);
  990. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  991. "rx mask 0x%x ring %d, work_done %d budget %d",
  992. rx_mask, ring, work_done, budget);
  993. budget -= work_done;
  994. if (budget <= 0)
  995. goto budget_done;
  996. remaining_quota = budget;
  997. }
  998. }
  999. for (ring = 0; ring < MAX_RX_MAC_RINGS; ring++) {
  1000. work_done = dp_rxdma_err_process(soc, ring,
  1001. remaining_quota);
  1002. budget -= work_done;
  1003. }
  1004. }
  1005. if (reo_status_mask)
  1006. dp_reo_status_ring_handler(soc);
  1007. /* Process LMAC interrupts */
  1008. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1009. pdev = soc->pdev_list[ring];
  1010. if (pdev == NULL)
  1011. continue;
  1012. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1013. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1014. pdev->pdev_id);
  1015. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1016. work_done = dp_mon_process(soc, mac_for_pdev,
  1017. remaining_quota);
  1018. budget -= work_done;
  1019. if (budget <= 0)
  1020. goto budget_done;
  1021. remaining_quota = budget;
  1022. }
  1023. if (int_ctx->rxdma2host_ring_mask &
  1024. (1 << mac_for_pdev)) {
  1025. work_done = dp_rxdma_err_process(soc,
  1026. mac_for_pdev,
  1027. remaining_quota);
  1028. budget -= work_done;
  1029. if (budget <= 0)
  1030. goto budget_done;
  1031. remaining_quota = budget;
  1032. }
  1033. if (int_ctx->host2rxdma_ring_mask &
  1034. (1 << mac_for_pdev)) {
  1035. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1036. union dp_rx_desc_list_elem_t *tail = NULL;
  1037. struct dp_srng *rx_refill_buf_ring =
  1038. &pdev->rx_refill_buf_ring;
  1039. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1040. 1);
  1041. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1042. rx_refill_buf_ring,
  1043. &soc->rx_desc_buf[mac_for_pdev], 0,
  1044. &desc_list, &tail);
  1045. }
  1046. }
  1047. }
  1048. qdf_lro_flush(int_ctx->lro_ctx);
  1049. budget_done:
  1050. return dp_budget - budget;
  1051. }
  1052. /* dp_interrupt_timer()- timer poll for interrupts
  1053. *
  1054. * @arg: SoC Handle
  1055. *
  1056. * Return:
  1057. *
  1058. */
  1059. static void dp_interrupt_timer(void *arg)
  1060. {
  1061. struct dp_soc *soc = (struct dp_soc *) arg;
  1062. int i;
  1063. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1064. for (i = 0;
  1065. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1066. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1067. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1068. }
  1069. }
  1070. /*
  1071. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  1072. * @txrx_soc: DP SOC handle
  1073. *
  1074. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1075. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1076. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1077. *
  1078. * Return: 0 for success. nonzero for failure.
  1079. */
  1080. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1081. {
  1082. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1083. int i;
  1084. soc->intr_mode = DP_INTR_POLL;
  1085. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1086. soc->intr_ctx[i].dp_intr_id = i;
  1087. soc->intr_ctx[i].tx_ring_mask =
  1088. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1089. soc->intr_ctx[i].rx_ring_mask =
  1090. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1091. soc->intr_ctx[i].rx_mon_ring_mask =
  1092. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1093. soc->intr_ctx[i].rx_err_ring_mask =
  1094. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1095. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1096. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1097. soc->intr_ctx[i].reo_status_ring_mask =
  1098. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1099. soc->intr_ctx[i].rxdma2host_ring_mask =
  1100. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1101. soc->intr_ctx[i].soc = soc;
  1102. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1103. }
  1104. qdf_timer_init(soc->osdev, &soc->int_timer,
  1105. dp_interrupt_timer, (void *)soc,
  1106. QDF_TIMER_TYPE_WAKE_APPS);
  1107. return QDF_STATUS_SUCCESS;
  1108. }
  1109. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1110. #if defined(CONFIG_MCL)
  1111. extern int con_mode_monitor;
  1112. /*
  1113. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1114. * @txrx_soc: DP SOC handle
  1115. *
  1116. * Call the appropriate attach function based on the mode of operation.
  1117. * This is a WAR for enabling monitor mode.
  1118. *
  1119. * Return: 0 for success. nonzero for failure.
  1120. */
  1121. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1122. {
  1123. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1124. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1125. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1126. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1127. "%s: Poll mode", __func__);
  1128. return dp_soc_attach_poll(txrx_soc);
  1129. } else {
  1130. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1131. "%s: Interrupt mode", __func__);
  1132. return dp_soc_interrupt_attach(txrx_soc);
  1133. }
  1134. }
  1135. #else
  1136. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1137. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1138. {
  1139. return dp_soc_attach_poll(txrx_soc);
  1140. }
  1141. #else
  1142. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1143. {
  1144. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1145. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1146. return dp_soc_attach_poll(txrx_soc);
  1147. else
  1148. return dp_soc_interrupt_attach(txrx_soc);
  1149. }
  1150. #endif
  1151. #endif
  1152. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1153. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1154. {
  1155. int j;
  1156. int num_irq = 0;
  1157. int tx_mask =
  1158. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1159. int rx_mask =
  1160. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1161. int rx_mon_mask =
  1162. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1163. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1164. soc->wlan_cfg_ctx, intr_ctx_num);
  1165. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1166. soc->wlan_cfg_ctx, intr_ctx_num);
  1167. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1168. soc->wlan_cfg_ctx, intr_ctx_num);
  1169. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1170. soc->wlan_cfg_ctx, intr_ctx_num);
  1171. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1172. soc->wlan_cfg_ctx, intr_ctx_num);
  1173. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1174. if (tx_mask & (1 << j)) {
  1175. irq_id_map[num_irq++] =
  1176. (wbm2host_tx_completions_ring1 - j);
  1177. }
  1178. if (rx_mask & (1 << j)) {
  1179. irq_id_map[num_irq++] =
  1180. (reo2host_destination_ring1 - j);
  1181. }
  1182. if (rxdma2host_ring_mask & (1 << j)) {
  1183. irq_id_map[num_irq++] =
  1184. rxdma2host_destination_ring_mac1 -
  1185. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1186. }
  1187. if (host2rxdma_ring_mask & (1 << j)) {
  1188. irq_id_map[num_irq++] =
  1189. host2rxdma_host_buf_ring_mac1 -
  1190. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1191. }
  1192. if (rx_mon_mask & (1 << j)) {
  1193. irq_id_map[num_irq++] =
  1194. ppdu_end_interrupts_mac1 -
  1195. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1196. irq_id_map[num_irq++] =
  1197. rxdma2host_monitor_status_ring_mac1 -
  1198. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1199. }
  1200. if (rx_wbm_rel_ring_mask & (1 << j))
  1201. irq_id_map[num_irq++] = wbm2host_rx_release;
  1202. if (rx_err_ring_mask & (1 << j))
  1203. irq_id_map[num_irq++] = reo2host_exception;
  1204. if (reo_status_ring_mask & (1 << j))
  1205. irq_id_map[num_irq++] = reo2host_status;
  1206. }
  1207. *num_irq_r = num_irq;
  1208. }
  1209. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1210. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1211. int msi_vector_count, int msi_vector_start)
  1212. {
  1213. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1214. soc->wlan_cfg_ctx, intr_ctx_num);
  1215. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1216. soc->wlan_cfg_ctx, intr_ctx_num);
  1217. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1218. soc->wlan_cfg_ctx, intr_ctx_num);
  1219. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1220. soc->wlan_cfg_ctx, intr_ctx_num);
  1221. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1222. soc->wlan_cfg_ctx, intr_ctx_num);
  1223. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1224. soc->wlan_cfg_ctx, intr_ctx_num);
  1225. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1226. soc->wlan_cfg_ctx, intr_ctx_num);
  1227. unsigned int vector =
  1228. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1229. int num_irq = 0;
  1230. soc->intr_mode = DP_INTR_MSI;
  1231. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1232. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1233. irq_id_map[num_irq++] =
  1234. pld_get_msi_irq(soc->osdev->dev, vector);
  1235. *num_irq_r = num_irq;
  1236. }
  1237. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1238. int *irq_id_map, int *num_irq)
  1239. {
  1240. int msi_vector_count, ret;
  1241. uint32_t msi_base_data, msi_vector_start;
  1242. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1243. &msi_vector_count,
  1244. &msi_base_data,
  1245. &msi_vector_start);
  1246. if (ret)
  1247. return dp_soc_interrupt_map_calculate_integrated(soc,
  1248. intr_ctx_num, irq_id_map, num_irq);
  1249. else
  1250. dp_soc_interrupt_map_calculate_msi(soc,
  1251. intr_ctx_num, irq_id_map, num_irq,
  1252. msi_vector_count, msi_vector_start);
  1253. }
  1254. /*
  1255. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1256. * @txrx_soc: DP SOC handle
  1257. *
  1258. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1259. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1260. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1261. *
  1262. * Return: 0 for success. nonzero for failure.
  1263. */
  1264. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1265. {
  1266. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1267. int i = 0;
  1268. int num_irq = 0;
  1269. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1270. int ret = 0;
  1271. /* Map of IRQ ids registered with one interrupt context */
  1272. int irq_id_map[HIF_MAX_GRP_IRQ];
  1273. int tx_mask =
  1274. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1275. int rx_mask =
  1276. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1277. int rx_mon_mask =
  1278. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1279. int rx_err_ring_mask =
  1280. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1281. int rx_wbm_rel_ring_mask =
  1282. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1283. int reo_status_ring_mask =
  1284. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1285. int rxdma2host_ring_mask =
  1286. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1287. int host2rxdma_ring_mask =
  1288. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1289. soc->intr_ctx[i].dp_intr_id = i;
  1290. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1291. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1292. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1293. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1294. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1295. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1296. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1297. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1298. soc->intr_ctx[i].soc = soc;
  1299. num_irq = 0;
  1300. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1301. &num_irq);
  1302. ret = hif_register_ext_group(soc->hif_handle,
  1303. num_irq, irq_id_map, dp_service_srngs,
  1304. &soc->intr_ctx[i], "dp_intr",
  1305. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1306. if (ret) {
  1307. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1308. FL("failed, ret = %d"), ret);
  1309. return QDF_STATUS_E_FAILURE;
  1310. }
  1311. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1312. }
  1313. hif_configure_ext_group_interrupts(soc->hif_handle);
  1314. return QDF_STATUS_SUCCESS;
  1315. }
  1316. /*
  1317. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1318. * @txrx_soc: DP SOC handle
  1319. *
  1320. * Return: void
  1321. */
  1322. static void dp_soc_interrupt_detach(void *txrx_soc)
  1323. {
  1324. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1325. int i;
  1326. if (soc->intr_mode == DP_INTR_POLL) {
  1327. qdf_timer_stop(&soc->int_timer);
  1328. qdf_timer_free(&soc->int_timer);
  1329. } else {
  1330. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1331. }
  1332. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1333. soc->intr_ctx[i].tx_ring_mask = 0;
  1334. soc->intr_ctx[i].rx_ring_mask = 0;
  1335. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1336. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1337. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1338. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1339. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1340. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1341. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1342. }
  1343. }
  1344. #define AVG_MAX_MPDUS_PER_TID 128
  1345. #define AVG_TIDS_PER_CLIENT 2
  1346. #define AVG_FLOWS_PER_TID 2
  1347. #define AVG_MSDUS_PER_FLOW 128
  1348. #define AVG_MSDUS_PER_MPDU 4
  1349. /*
  1350. * Allocate and setup link descriptor pool that will be used by HW for
  1351. * various link and queue descriptors and managed by WBM
  1352. */
  1353. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1354. {
  1355. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1356. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1357. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1358. uint32_t num_mpdus_per_link_desc =
  1359. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1360. uint32_t num_msdus_per_link_desc =
  1361. hal_num_msdus_per_link_desc(soc->hal_soc);
  1362. uint32_t num_mpdu_links_per_queue_desc =
  1363. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1364. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1365. uint32_t total_link_descs, total_mem_size;
  1366. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1367. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1368. uint32_t num_link_desc_banks;
  1369. uint32_t last_bank_size = 0;
  1370. uint32_t entry_size, num_entries;
  1371. int i;
  1372. uint32_t desc_id = 0;
  1373. /* Only Tx queue descriptors are allocated from common link descriptor
  1374. * pool Rx queue descriptors are not included in this because (REO queue
  1375. * extension descriptors) they are expected to be allocated contiguously
  1376. * with REO queue descriptors
  1377. */
  1378. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1379. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1380. num_mpdu_queue_descs = num_mpdu_link_descs /
  1381. num_mpdu_links_per_queue_desc;
  1382. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1383. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1384. num_msdus_per_link_desc;
  1385. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1386. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1387. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1388. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1389. /* Round up to power of 2 */
  1390. total_link_descs = 1;
  1391. while (total_link_descs < num_entries)
  1392. total_link_descs <<= 1;
  1393. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1394. FL("total_link_descs: %u, link_desc_size: %d"),
  1395. total_link_descs, link_desc_size);
  1396. total_mem_size = total_link_descs * link_desc_size;
  1397. total_mem_size += link_desc_align;
  1398. if (total_mem_size <= max_alloc_size) {
  1399. num_link_desc_banks = 0;
  1400. last_bank_size = total_mem_size;
  1401. } else {
  1402. num_link_desc_banks = (total_mem_size) /
  1403. (max_alloc_size - link_desc_align);
  1404. last_bank_size = total_mem_size %
  1405. (max_alloc_size - link_desc_align);
  1406. }
  1407. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1408. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1409. total_mem_size, num_link_desc_banks);
  1410. for (i = 0; i < num_link_desc_banks; i++) {
  1411. soc->link_desc_banks[i].base_vaddr_unaligned =
  1412. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1413. max_alloc_size,
  1414. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1415. soc->link_desc_banks[i].size = max_alloc_size;
  1416. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1417. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1418. ((unsigned long)(
  1419. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1420. link_desc_align));
  1421. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1422. soc->link_desc_banks[i].base_paddr_unaligned) +
  1423. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1424. (unsigned long)(
  1425. soc->link_desc_banks[i].base_vaddr_unaligned));
  1426. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1427. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1428. FL("Link descriptor memory alloc failed"));
  1429. goto fail;
  1430. }
  1431. }
  1432. if (last_bank_size) {
  1433. /* Allocate last bank in case total memory required is not exact
  1434. * multiple of max_alloc_size
  1435. */
  1436. soc->link_desc_banks[i].base_vaddr_unaligned =
  1437. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1438. last_bank_size,
  1439. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1440. soc->link_desc_banks[i].size = last_bank_size;
  1441. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1442. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1443. ((unsigned long)(
  1444. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1445. link_desc_align));
  1446. soc->link_desc_banks[i].base_paddr =
  1447. (unsigned long)(
  1448. soc->link_desc_banks[i].base_paddr_unaligned) +
  1449. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1450. (unsigned long)(
  1451. soc->link_desc_banks[i].base_vaddr_unaligned));
  1452. }
  1453. /* Allocate and setup link descriptor idle list for HW internal use */
  1454. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1455. total_mem_size = entry_size * total_link_descs;
  1456. if (total_mem_size <= max_alloc_size) {
  1457. void *desc;
  1458. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1459. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1460. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1461. FL("Link desc idle ring setup failed"));
  1462. goto fail;
  1463. }
  1464. hal_srng_access_start_unlocked(soc->hal_soc,
  1465. soc->wbm_idle_link_ring.hal_srng);
  1466. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1467. soc->link_desc_banks[i].base_paddr; i++) {
  1468. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1469. ((unsigned long)(
  1470. soc->link_desc_banks[i].base_vaddr) -
  1471. (unsigned long)(
  1472. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1473. / link_desc_size;
  1474. unsigned long paddr = (unsigned long)(
  1475. soc->link_desc_banks[i].base_paddr);
  1476. while (num_entries && (desc = hal_srng_src_get_next(
  1477. soc->hal_soc,
  1478. soc->wbm_idle_link_ring.hal_srng))) {
  1479. hal_set_link_desc_addr(desc,
  1480. LINK_DESC_COOKIE(desc_id, i), paddr);
  1481. num_entries--;
  1482. desc_id++;
  1483. paddr += link_desc_size;
  1484. }
  1485. }
  1486. hal_srng_access_end_unlocked(soc->hal_soc,
  1487. soc->wbm_idle_link_ring.hal_srng);
  1488. } else {
  1489. uint32_t num_scatter_bufs;
  1490. uint32_t num_entries_per_buf;
  1491. uint32_t rem_entries;
  1492. uint8_t *scatter_buf_ptr;
  1493. uint16_t scatter_buf_num;
  1494. soc->wbm_idle_scatter_buf_size =
  1495. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1496. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1497. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1498. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1499. soc->hal_soc, total_mem_size,
  1500. soc->wbm_idle_scatter_buf_size);
  1501. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1502. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1503. FL("scatter bufs size out of bounds"));
  1504. goto fail;
  1505. }
  1506. for (i = 0; i < num_scatter_bufs; i++) {
  1507. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1508. qdf_mem_alloc_consistent(soc->osdev,
  1509. soc->osdev->dev,
  1510. soc->wbm_idle_scatter_buf_size,
  1511. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1512. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1513. QDF_TRACE(QDF_MODULE_ID_DP,
  1514. QDF_TRACE_LEVEL_ERROR,
  1515. FL("Scatter list memory alloc failed"));
  1516. goto fail;
  1517. }
  1518. }
  1519. /* Populate idle list scatter buffers with link descriptor
  1520. * pointers
  1521. */
  1522. scatter_buf_num = 0;
  1523. scatter_buf_ptr = (uint8_t *)(
  1524. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1525. rem_entries = num_entries_per_buf;
  1526. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1527. soc->link_desc_banks[i].base_paddr; i++) {
  1528. uint32_t num_link_descs =
  1529. (soc->link_desc_banks[i].size -
  1530. ((unsigned long)(
  1531. soc->link_desc_banks[i].base_vaddr) -
  1532. (unsigned long)(
  1533. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1534. / link_desc_size;
  1535. unsigned long paddr = (unsigned long)(
  1536. soc->link_desc_banks[i].base_paddr);
  1537. while (num_link_descs) {
  1538. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1539. LINK_DESC_COOKIE(desc_id, i), paddr);
  1540. num_link_descs--;
  1541. desc_id++;
  1542. paddr += link_desc_size;
  1543. rem_entries--;
  1544. if (rem_entries) {
  1545. scatter_buf_ptr += entry_size;
  1546. } else {
  1547. rem_entries = num_entries_per_buf;
  1548. scatter_buf_num++;
  1549. if (scatter_buf_num >= num_scatter_bufs)
  1550. break;
  1551. scatter_buf_ptr = (uint8_t *)(
  1552. soc->wbm_idle_scatter_buf_base_vaddr[
  1553. scatter_buf_num]);
  1554. }
  1555. }
  1556. }
  1557. /* Setup link descriptor idle list in HW */
  1558. hal_setup_link_idle_list(soc->hal_soc,
  1559. soc->wbm_idle_scatter_buf_base_paddr,
  1560. soc->wbm_idle_scatter_buf_base_vaddr,
  1561. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1562. (uint32_t)(scatter_buf_ptr -
  1563. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1564. scatter_buf_num-1])), total_link_descs);
  1565. }
  1566. return 0;
  1567. fail:
  1568. if (soc->wbm_idle_link_ring.hal_srng) {
  1569. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1570. WBM_IDLE_LINK, 0);
  1571. }
  1572. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1573. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1574. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1575. soc->wbm_idle_scatter_buf_size,
  1576. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1577. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1578. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1579. }
  1580. }
  1581. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1582. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1583. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1584. soc->link_desc_banks[i].size,
  1585. soc->link_desc_banks[i].base_vaddr_unaligned,
  1586. soc->link_desc_banks[i].base_paddr_unaligned,
  1587. 0);
  1588. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1589. }
  1590. }
  1591. return QDF_STATUS_E_FAILURE;
  1592. }
  1593. /*
  1594. * Free link descriptor pool that was setup HW
  1595. */
  1596. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1597. {
  1598. int i;
  1599. if (soc->wbm_idle_link_ring.hal_srng) {
  1600. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1601. WBM_IDLE_LINK, 0);
  1602. }
  1603. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1604. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1605. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1606. soc->wbm_idle_scatter_buf_size,
  1607. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1608. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1609. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1610. }
  1611. }
  1612. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1613. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1614. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1615. soc->link_desc_banks[i].size,
  1616. soc->link_desc_banks[i].base_vaddr_unaligned,
  1617. soc->link_desc_banks[i].base_paddr_unaligned,
  1618. 0);
  1619. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1620. }
  1621. }
  1622. }
  1623. #define REO_DST_RING_SIZE_QCA6290 1024
  1624. #define REO_DST_RING_SIZE_QCA8074 2048
  1625. /*
  1626. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1627. * @soc: Datapath SOC handle
  1628. *
  1629. * This is a timer function used to age out stale AST nodes from
  1630. * AST table
  1631. */
  1632. #ifdef FEATURE_WDS
  1633. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1634. {
  1635. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1636. struct dp_pdev *pdev;
  1637. struct dp_vdev *vdev;
  1638. struct dp_peer *peer;
  1639. struct dp_ast_entry *ase, *temp_ase;
  1640. int i;
  1641. qdf_spin_lock_bh(&soc->ast_lock);
  1642. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1643. pdev = soc->pdev_list[i];
  1644. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1645. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1646. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1647. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1648. /*
  1649. * Do not expire static ast entries
  1650. * and HM WDS entries
  1651. */
  1652. if (ase->type != CDP_TXRX_AST_TYPE_WDS)
  1653. continue;
  1654. if (ase->is_active) {
  1655. ase->is_active = FALSE;
  1656. continue;
  1657. }
  1658. DP_STATS_INC(soc, ast.aged_out, 1);
  1659. dp_peer_del_ast(soc, ase);
  1660. }
  1661. }
  1662. }
  1663. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1664. }
  1665. qdf_spin_unlock_bh(&soc->ast_lock);
  1666. if (qdf_atomic_read(&soc->cmn_init_done))
  1667. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1668. }
  1669. /*
  1670. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1671. * @soc: Datapath SOC handle
  1672. *
  1673. * Return: None
  1674. */
  1675. static void dp_soc_wds_attach(struct dp_soc *soc)
  1676. {
  1677. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1678. dp_wds_aging_timer_fn, (void *)soc,
  1679. QDF_TIMER_TYPE_WAKE_APPS);
  1680. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1681. }
  1682. /*
  1683. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1684. * @txrx_soc: DP SOC handle
  1685. *
  1686. * Return: None
  1687. */
  1688. static void dp_soc_wds_detach(struct dp_soc *soc)
  1689. {
  1690. qdf_timer_stop(&soc->wds_aging_timer);
  1691. qdf_timer_free(&soc->wds_aging_timer);
  1692. }
  1693. #else
  1694. static void dp_soc_wds_attach(struct dp_soc *soc)
  1695. {
  1696. }
  1697. static void dp_soc_wds_detach(struct dp_soc *soc)
  1698. {
  1699. }
  1700. #endif
  1701. /*
  1702. * dp_soc_reset_ring_map() - Reset cpu ring map
  1703. * @soc: Datapath soc handler
  1704. *
  1705. * This api resets the default cpu ring map
  1706. */
  1707. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1708. {
  1709. uint8_t i;
  1710. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1711. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1712. if (nss_config == 1) {
  1713. /*
  1714. * Setting Tx ring map for one nss offloaded radio
  1715. */
  1716. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1717. } else if (nss_config == 2) {
  1718. /*
  1719. * Setting Tx ring for two nss offloaded radios
  1720. */
  1721. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1722. } else {
  1723. /*
  1724. * Setting Tx ring map for all nss offloaded radios
  1725. */
  1726. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1727. }
  1728. }
  1729. }
  1730. /*
  1731. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1732. * @dp_soc - DP soc handle
  1733. * @ring_type - ring type
  1734. * @ring_num - ring_num
  1735. *
  1736. * return 0 or 1
  1737. */
  1738. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1739. {
  1740. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1741. uint8_t status = 0;
  1742. switch (ring_type) {
  1743. case WBM2SW_RELEASE:
  1744. case REO_DST:
  1745. case RXDMA_BUF:
  1746. status = ((nss_config) & (1 << ring_num));
  1747. break;
  1748. default:
  1749. break;
  1750. }
  1751. return status;
  1752. }
  1753. /*
  1754. * dp_soc_reset_intr_mask() - reset interrupt mask
  1755. * @dp_soc - DP Soc handle
  1756. *
  1757. * Return: Return void
  1758. */
  1759. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1760. {
  1761. uint8_t j;
  1762. int *grp_mask = NULL;
  1763. int group_number, mask, num_ring;
  1764. /* number of tx ring */
  1765. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1766. /*
  1767. * group mask for tx completion ring.
  1768. */
  1769. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1770. /* loop and reset the mask for only offloaded ring */
  1771. for (j = 0; j < num_ring; j++) {
  1772. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1773. continue;
  1774. }
  1775. /*
  1776. * Group number corresponding to tx offloaded ring.
  1777. */
  1778. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1779. if (group_number < 0) {
  1780. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1781. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1782. WBM2SW_RELEASE, j);
  1783. return;
  1784. }
  1785. /* reset the tx mask for offloaded ring */
  1786. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1787. mask &= (~(1 << j));
  1788. /*
  1789. * reset the interrupt mask for offloaded ring.
  1790. */
  1791. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1792. }
  1793. /* number of rx rings */
  1794. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1795. /*
  1796. * group mask for reo destination ring.
  1797. */
  1798. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1799. /* loop and reset the mask for only offloaded ring */
  1800. for (j = 0; j < num_ring; j++) {
  1801. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1802. continue;
  1803. }
  1804. /*
  1805. * Group number corresponding to rx offloaded ring.
  1806. */
  1807. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1808. if (group_number < 0) {
  1809. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1810. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1811. REO_DST, j);
  1812. return;
  1813. }
  1814. /* set the interrupt mask for offloaded ring */
  1815. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1816. mask &= (~(1 << j));
  1817. /*
  1818. * set the interrupt mask to zero for rx offloaded radio.
  1819. */
  1820. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1821. }
  1822. /*
  1823. * group mask for Rx buffer refill ring
  1824. */
  1825. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1826. /* loop and reset the mask for only offloaded ring */
  1827. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1828. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1829. continue;
  1830. }
  1831. /*
  1832. * Group number corresponding to rx offloaded ring.
  1833. */
  1834. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1835. if (group_number < 0) {
  1836. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1837. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1838. REO_DST, j);
  1839. return;
  1840. }
  1841. /* set the interrupt mask for offloaded ring */
  1842. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1843. group_number);
  1844. mask &= (~(1 << j));
  1845. /*
  1846. * set the interrupt mask to zero for rx offloaded radio.
  1847. */
  1848. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1849. group_number, mask);
  1850. }
  1851. }
  1852. #ifdef IPA_OFFLOAD
  1853. /**
  1854. * dp_reo_remap_config() - configure reo remap register value based
  1855. * nss configuration.
  1856. * based on offload_radio value below remap configuration
  1857. * get applied.
  1858. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1859. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1860. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1861. * 3 - both Radios handled by NSS (remap not required)
  1862. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1863. *
  1864. * @remap1: output parameter indicates reo remap 1 register value
  1865. * @remap2: output parameter indicates reo remap 2 register value
  1866. * Return: bool type, true if remap is configured else false.
  1867. */
  1868. static bool dp_reo_remap_config(struct dp_soc *soc,
  1869. uint32_t *remap1,
  1870. uint32_t *remap2)
  1871. {
  1872. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1873. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1874. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1875. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1876. return true;
  1877. }
  1878. #else
  1879. static bool dp_reo_remap_config(struct dp_soc *soc,
  1880. uint32_t *remap1,
  1881. uint32_t *remap2)
  1882. {
  1883. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1884. switch (offload_radio) {
  1885. case 0:
  1886. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1887. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1888. (0x3 << 18) | (0x4 << 21)) << 8;
  1889. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1890. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1891. (0x3 << 18) | (0x4 << 21)) << 8;
  1892. break;
  1893. case 1:
  1894. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1895. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1896. (0x2 << 18) | (0x3 << 21)) << 8;
  1897. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1898. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1899. (0x4 << 18) | (0x2 << 21)) << 8;
  1900. break;
  1901. case 2:
  1902. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1903. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1904. (0x1 << 18) | (0x3 << 21)) << 8;
  1905. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1906. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1907. (0x4 << 18) | (0x1 << 21)) << 8;
  1908. break;
  1909. case 3:
  1910. /* return false if both radios are offloaded to NSS */
  1911. return false;
  1912. }
  1913. return true;
  1914. }
  1915. #endif
  1916. /*
  1917. * dp_reo_frag_dst_set() - configure reo register to set the
  1918. * fragment destination ring
  1919. * @soc : Datapath soc
  1920. * @frag_dst_ring : output parameter to set fragment destination ring
  1921. *
  1922. * Based on offload_radio below fragment destination rings is selected
  1923. * 0 - TCL
  1924. * 1 - SW1
  1925. * 2 - SW2
  1926. * 3 - SW3
  1927. * 4 - SW4
  1928. * 5 - Release
  1929. * 6 - FW
  1930. * 7 - alternate select
  1931. *
  1932. * return: void
  1933. */
  1934. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  1935. {
  1936. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1937. switch (offload_radio) {
  1938. case 0:
  1939. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  1940. break;
  1941. case 3:
  1942. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  1943. break;
  1944. default:
  1945. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1946. FL("dp_reo_frag_dst_set invalid offload radio config"));
  1947. break;
  1948. }
  1949. }
  1950. /*
  1951. * dp_soc_cmn_setup() - Common SoC level initializion
  1952. * @soc: Datapath SOC handle
  1953. *
  1954. * This is an internal function used to setup common SOC data structures,
  1955. * to be called from PDEV attach after receiving HW mode capabilities from FW
  1956. */
  1957. static int dp_soc_cmn_setup(struct dp_soc *soc)
  1958. {
  1959. int i;
  1960. struct hal_reo_params reo_params;
  1961. int tx_ring_size;
  1962. int tx_comp_ring_size;
  1963. int reo_dst_ring_size;
  1964. uint32_t entries;
  1965. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  1966. if (qdf_atomic_read(&soc->cmn_init_done))
  1967. return 0;
  1968. if (dp_hw_link_desc_pool_setup(soc))
  1969. goto fail1;
  1970. soc_cfg_ctx = soc->wlan_cfg_ctx;
  1971. /* Setup SRNG rings */
  1972. /* Common rings */
  1973. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  1974. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  1975. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1976. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  1977. goto fail1;
  1978. }
  1979. soc->num_tcl_data_rings = 0;
  1980. /* Tx data rings */
  1981. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  1982. soc->num_tcl_data_rings =
  1983. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  1984. tx_comp_ring_size =
  1985. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  1986. tx_ring_size =
  1987. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  1988. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1989. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  1990. TCL_DATA, i, 0, tx_ring_size)) {
  1991. QDF_TRACE(QDF_MODULE_ID_DP,
  1992. QDF_TRACE_LEVEL_ERROR,
  1993. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  1994. goto fail1;
  1995. }
  1996. /*
  1997. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  1998. * count
  1999. */
  2000. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2001. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2002. QDF_TRACE(QDF_MODULE_ID_DP,
  2003. QDF_TRACE_LEVEL_ERROR,
  2004. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2005. goto fail1;
  2006. }
  2007. }
  2008. } else {
  2009. /* This will be incremented during per pdev ring setup */
  2010. soc->num_tcl_data_rings = 0;
  2011. }
  2012. if (dp_tx_soc_attach(soc)) {
  2013. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2014. FL("dp_tx_soc_attach failed"));
  2015. goto fail1;
  2016. }
  2017. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2018. /* TCL command and status rings */
  2019. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2020. entries)) {
  2021. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2022. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2023. goto fail1;
  2024. }
  2025. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2026. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2027. entries)) {
  2028. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2029. FL("dp_srng_setup failed for tcl_status_ring"));
  2030. goto fail1;
  2031. }
  2032. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2033. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2034. * descriptors
  2035. */
  2036. /* Rx data rings */
  2037. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2038. soc->num_reo_dest_rings =
  2039. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2040. QDF_TRACE(QDF_MODULE_ID_DP,
  2041. QDF_TRACE_LEVEL_INFO,
  2042. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2043. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2044. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2045. i, 0, reo_dst_ring_size)) {
  2046. QDF_TRACE(QDF_MODULE_ID_DP,
  2047. QDF_TRACE_LEVEL_ERROR,
  2048. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2049. goto fail1;
  2050. }
  2051. }
  2052. } else {
  2053. /* This will be incremented during per pdev ring setup */
  2054. soc->num_reo_dest_rings = 0;
  2055. }
  2056. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2057. /* LMAC RxDMA to SW Rings configuration */
  2058. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2059. /* Only valid for MCL */
  2060. struct dp_pdev *pdev = soc->pdev_list[0];
  2061. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2062. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2063. RXDMA_DST, 0, i,
  2064. entries)) {
  2065. QDF_TRACE(QDF_MODULE_ID_DP,
  2066. QDF_TRACE_LEVEL_ERROR,
  2067. FL(RNG_ERR "rxdma_err_dst_ring"));
  2068. goto fail1;
  2069. }
  2070. }
  2071. }
  2072. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2073. /* REO reinjection ring */
  2074. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2075. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2076. entries)) {
  2077. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2078. FL("dp_srng_setup failed for reo_reinject_ring"));
  2079. goto fail1;
  2080. }
  2081. /* Rx release ring */
  2082. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2083. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2084. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2085. FL("dp_srng_setup failed for rx_rel_ring"));
  2086. goto fail1;
  2087. }
  2088. /* Rx exception ring */
  2089. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2090. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2091. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2092. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2093. FL("dp_srng_setup failed for reo_exception_ring"));
  2094. goto fail1;
  2095. }
  2096. /* REO command and status rings */
  2097. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2098. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2099. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2100. FL("dp_srng_setup failed for reo_cmd_ring"));
  2101. goto fail1;
  2102. }
  2103. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2104. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2105. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2106. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2107. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2108. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2109. FL("dp_srng_setup failed for reo_status_ring"));
  2110. goto fail1;
  2111. }
  2112. qdf_spinlock_create(&soc->ast_lock);
  2113. dp_soc_wds_attach(soc);
  2114. /* Reset the cpu ring map if radio is NSS offloaded */
  2115. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2116. dp_soc_reset_cpu_ring_map(soc);
  2117. dp_soc_reset_intr_mask(soc);
  2118. }
  2119. /* Setup HW REO */
  2120. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2121. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2122. /*
  2123. * Reo ring remap is not required if both radios
  2124. * are offloaded to NSS
  2125. */
  2126. if (!dp_reo_remap_config(soc,
  2127. &reo_params.remap1,
  2128. &reo_params.remap2))
  2129. goto out;
  2130. reo_params.rx_hash_enabled = true;
  2131. }
  2132. /* setup the global rx defrag waitlist */
  2133. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2134. soc->rx.defrag.timeout_ms =
  2135. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2136. soc->rx.flags.defrag_timeout_check =
  2137. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2138. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2139. out:
  2140. /*
  2141. * set the fragment destination ring
  2142. */
  2143. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2144. hal_reo_setup(soc->hal_soc, &reo_params);
  2145. qdf_atomic_set(&soc->cmn_init_done, 1);
  2146. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2147. return 0;
  2148. fail1:
  2149. /*
  2150. * Cleanup will be done as part of soc_detach, which will
  2151. * be called on pdev attach failure
  2152. */
  2153. return QDF_STATUS_E_FAILURE;
  2154. }
  2155. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2156. static void dp_lro_hash_setup(struct dp_soc *soc)
  2157. {
  2158. struct cdp_lro_hash_config lro_hash;
  2159. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2160. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2161. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2162. FL("LRO disabled RX hash disabled"));
  2163. return;
  2164. }
  2165. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2166. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2167. lro_hash.lro_enable = 1;
  2168. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2169. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2170. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2171. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2172. }
  2173. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2174. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2175. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2176. LRO_IPV4_SEED_ARR_SZ));
  2177. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2178. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2179. LRO_IPV6_SEED_ARR_SZ));
  2180. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2181. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2182. lro_hash.lro_enable, lro_hash.tcp_flag,
  2183. lro_hash.tcp_flag_mask);
  2184. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2185. QDF_TRACE_LEVEL_ERROR,
  2186. (void *)lro_hash.toeplitz_hash_ipv4,
  2187. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2188. LRO_IPV4_SEED_ARR_SZ));
  2189. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2190. QDF_TRACE_LEVEL_ERROR,
  2191. (void *)lro_hash.toeplitz_hash_ipv6,
  2192. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2193. LRO_IPV6_SEED_ARR_SZ));
  2194. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2195. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2196. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2197. (soc->ctrl_psoc, &lro_hash);
  2198. }
  2199. /*
  2200. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2201. * @soc: data path SoC handle
  2202. * @pdev: Physical device handle
  2203. *
  2204. * Return: 0 - success, > 0 - failure
  2205. */
  2206. #ifdef QCA_HOST2FW_RXBUF_RING
  2207. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2208. struct dp_pdev *pdev)
  2209. {
  2210. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2211. int max_mac_rings;
  2212. int i;
  2213. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2214. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2215. for (i = 0; i < max_mac_rings; i++) {
  2216. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2217. "%s: pdev_id %d mac_id %d",
  2218. __func__, pdev->pdev_id, i);
  2219. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2220. RXDMA_BUF, 1, i,
  2221. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2222. QDF_TRACE(QDF_MODULE_ID_DP,
  2223. QDF_TRACE_LEVEL_ERROR,
  2224. FL("failed rx mac ring setup"));
  2225. return QDF_STATUS_E_FAILURE;
  2226. }
  2227. }
  2228. return QDF_STATUS_SUCCESS;
  2229. }
  2230. #else
  2231. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2232. struct dp_pdev *pdev)
  2233. {
  2234. return QDF_STATUS_SUCCESS;
  2235. }
  2236. #endif
  2237. /**
  2238. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2239. * @pdev - DP_PDEV handle
  2240. *
  2241. * Return: void
  2242. */
  2243. static inline void
  2244. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2245. {
  2246. uint8_t map_id;
  2247. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2248. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  2249. sizeof(default_dscp_tid_map));
  2250. }
  2251. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  2252. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  2253. pdev->dscp_tid_map[map_id],
  2254. map_id);
  2255. }
  2256. }
  2257. #ifdef QCA_SUPPORT_SON
  2258. /**
  2259. * dp_mark_peer_inact(): Update peer inactivity status
  2260. * @peer_handle - datapath peer handle
  2261. *
  2262. * Return: void
  2263. */
  2264. void dp_mark_peer_inact(void *peer_handle, bool inactive)
  2265. {
  2266. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2267. struct dp_pdev *pdev;
  2268. struct dp_soc *soc;
  2269. bool inactive_old;
  2270. if (!peer)
  2271. return;
  2272. pdev = peer->vdev->pdev;
  2273. soc = pdev->soc;
  2274. inactive_old = peer->peer_bs_inact_flag == 1;
  2275. if (!inactive)
  2276. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2277. peer->peer_bs_inact_flag = inactive ? 1 : 0;
  2278. if (inactive_old != inactive) {
  2279. /**
  2280. * Note: a node lookup can happen in RX datapath context
  2281. * when a node changes from inactive to active (at most once
  2282. * per inactivity timeout threshold)
  2283. */
  2284. if (soc->cdp_soc.ol_ops->record_act_change) {
  2285. soc->cdp_soc.ol_ops->record_act_change(
  2286. (void *)pdev->ctrl_pdev,
  2287. peer->mac_addr.raw, !inactive);
  2288. }
  2289. }
  2290. }
  2291. /**
  2292. * dp_txrx_peer_find_inact_timeout_handler(): Inactivity timeout function
  2293. *
  2294. * Periodically checks the inactivity status
  2295. */
  2296. static os_timer_func(dp_txrx_peer_find_inact_timeout_handler)
  2297. {
  2298. struct dp_pdev *pdev;
  2299. struct dp_vdev *vdev;
  2300. struct dp_peer *peer;
  2301. struct dp_soc *soc;
  2302. int i;
  2303. OS_GET_TIMER_ARG(soc, struct dp_soc *);
  2304. qdf_spin_lock(&soc->peer_ref_mutex);
  2305. for (i = 0; i < soc->pdev_count; i++) {
  2306. pdev = soc->pdev_list[i];
  2307. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2308. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2309. if (vdev->opmode != wlan_op_mode_ap)
  2310. continue;
  2311. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2312. if (!peer->authorize) {
  2313. /**
  2314. * Inactivity check only interested in
  2315. * connected node
  2316. */
  2317. continue;
  2318. }
  2319. if (peer->peer_bs_inact > soc->pdev_bs_inact_reload) {
  2320. /**
  2321. * This check ensures we do not wait extra long
  2322. * due to the potential race condition
  2323. */
  2324. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2325. }
  2326. if (peer->peer_bs_inact > 0) {
  2327. /* Do not let it wrap around */
  2328. peer->peer_bs_inact--;
  2329. }
  2330. if (peer->peer_bs_inact == 0)
  2331. dp_mark_peer_inact(peer, true);
  2332. }
  2333. }
  2334. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2335. }
  2336. qdf_spin_unlock(&soc->peer_ref_mutex);
  2337. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  2338. soc->pdev_bs_inact_interval * 1000);
  2339. }
  2340. /**
  2341. * dp_free_inact_timer(): free inact timer
  2342. * @timer - inact timer handle
  2343. *
  2344. * Return: bool
  2345. */
  2346. void dp_free_inact_timer(struct dp_soc *soc)
  2347. {
  2348. qdf_timer_free(&soc->pdev_bs_inact_timer);
  2349. }
  2350. #else
  2351. void dp_mark_peer_inact(void *peer, bool inactive)
  2352. {
  2353. return;
  2354. }
  2355. void dp_free_inact_timer(struct dp_soc *soc)
  2356. {
  2357. return;
  2358. }
  2359. #endif
  2360. #ifdef IPA_OFFLOAD
  2361. /**
  2362. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2363. * @soc: data path instance
  2364. * @pdev: core txrx pdev context
  2365. *
  2366. * Return: QDF_STATUS_SUCCESS: success
  2367. * QDF_STATUS_E_RESOURCES: Error return
  2368. */
  2369. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2370. struct dp_pdev *pdev)
  2371. {
  2372. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2373. int entries;
  2374. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2375. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2376. /* Setup second Rx refill buffer ring */
  2377. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2378. IPA_RX_REFILL_BUF_RING_IDX,
  2379. pdev->pdev_id,
  2380. entries)) {
  2381. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2382. FL("dp_srng_setup failed second rx refill ring"));
  2383. return QDF_STATUS_E_FAILURE;
  2384. }
  2385. return QDF_STATUS_SUCCESS;
  2386. }
  2387. /**
  2388. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2389. * @soc: data path instance
  2390. * @pdev: core txrx pdev context
  2391. *
  2392. * Return: void
  2393. */
  2394. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2395. struct dp_pdev *pdev)
  2396. {
  2397. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2398. IPA_RX_REFILL_BUF_RING_IDX);
  2399. }
  2400. #else
  2401. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2402. struct dp_pdev *pdev)
  2403. {
  2404. return QDF_STATUS_SUCCESS;
  2405. }
  2406. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2407. struct dp_pdev *pdev)
  2408. {
  2409. }
  2410. #endif
  2411. #ifndef QCA_WIFI_QCA6390
  2412. static
  2413. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2414. {
  2415. int mac_id = 0;
  2416. int pdev_id = pdev->pdev_id;
  2417. int entries;
  2418. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2419. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2420. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2421. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2422. entries = wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2423. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2424. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2425. entries)) {
  2426. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2427. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2428. return QDF_STATUS_E_NOMEM;
  2429. }
  2430. entries = wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2431. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2432. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2433. entries)) {
  2434. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2435. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2436. return QDF_STATUS_E_NOMEM;
  2437. }
  2438. entries = wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2439. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2440. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2441. entries)) {
  2442. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2443. FL(RNG_ERR "rxdma_mon_status_ring"));
  2444. return QDF_STATUS_E_NOMEM;
  2445. }
  2446. entries = wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2447. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2448. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2449. entries)) {
  2450. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2451. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2452. return QDF_STATUS_E_NOMEM;
  2453. }
  2454. }
  2455. return QDF_STATUS_SUCCESS;
  2456. }
  2457. #else
  2458. static QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2459. {
  2460. return QDF_STATUS_SUCCESS;
  2461. }
  2462. #endif
  2463. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2464. * @pdev_hdl: pdev handle
  2465. */
  2466. #ifdef ATH_SUPPORT_EXT_STAT
  2467. void dp_iterate_update_peer_list(void *pdev_hdl)
  2468. {
  2469. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2470. struct dp_vdev *vdev = NULL;
  2471. struct dp_peer *peer = NULL;
  2472. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2473. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2474. dp_cal_client_update_peer_stats(&peer->stats);
  2475. }
  2476. }
  2477. }
  2478. #else
  2479. void dp_iterate_update_peer_list(void *pdev_hdl)
  2480. {
  2481. }
  2482. #endif
  2483. /*
  2484. * dp_pdev_attach_wifi3() - attach txrx pdev
  2485. * @ctrl_pdev: Opaque PDEV object
  2486. * @txrx_soc: Datapath SOC handle
  2487. * @htc_handle: HTC handle for host-target interface
  2488. * @qdf_osdev: QDF OS device
  2489. * @pdev_id: PDEV ID
  2490. *
  2491. * Return: DP PDEV handle on success, NULL on failure
  2492. */
  2493. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2494. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2495. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2496. {
  2497. int tx_ring_size;
  2498. int tx_comp_ring_size;
  2499. int reo_dst_ring_size;
  2500. int entries;
  2501. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2502. int nss_cfg;
  2503. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2504. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2505. if (!pdev) {
  2506. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2507. FL("DP PDEV memory allocation failed"));
  2508. goto fail0;
  2509. }
  2510. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2511. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2512. if (!pdev->wlan_cfg_ctx) {
  2513. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2514. FL("pdev cfg_attach failed"));
  2515. qdf_mem_free(pdev);
  2516. goto fail0;
  2517. }
  2518. /*
  2519. * set nss pdev config based on soc config
  2520. */
  2521. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2522. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2523. (nss_cfg & (1 << pdev_id)));
  2524. pdev->soc = soc;
  2525. pdev->ctrl_pdev = ctrl_pdev;
  2526. pdev->pdev_id = pdev_id;
  2527. soc->pdev_list[pdev_id] = pdev;
  2528. soc->pdev_count++;
  2529. TAILQ_INIT(&pdev->vdev_list);
  2530. qdf_spinlock_create(&pdev->vdev_list_lock);
  2531. pdev->vdev_count = 0;
  2532. qdf_spinlock_create(&pdev->tx_mutex);
  2533. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2534. TAILQ_INIT(&pdev->neighbour_peers_list);
  2535. pdev->neighbour_peers_added = false;
  2536. if (dp_soc_cmn_setup(soc)) {
  2537. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2538. FL("dp_soc_cmn_setup failed"));
  2539. goto fail1;
  2540. }
  2541. /* Setup per PDEV TCL rings if configured */
  2542. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2543. tx_ring_size =
  2544. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2545. tx_comp_ring_size =
  2546. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2547. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2548. pdev_id, pdev_id, tx_ring_size)) {
  2549. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2550. FL("dp_srng_setup failed for tcl_data_ring"));
  2551. goto fail1;
  2552. }
  2553. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2554. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2555. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2556. FL("dp_srng_setup failed for tx_comp_ring"));
  2557. goto fail1;
  2558. }
  2559. soc->num_tcl_data_rings++;
  2560. }
  2561. /* Tx specific init */
  2562. if (dp_tx_pdev_attach(pdev)) {
  2563. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2564. FL("dp_tx_pdev_attach failed"));
  2565. goto fail1;
  2566. }
  2567. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2568. /* Setup per PDEV REO rings if configured */
  2569. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2570. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2571. pdev_id, pdev_id, reo_dst_ring_size)) {
  2572. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2573. FL("dp_srng_setup failed for reo_dest_ringn"));
  2574. goto fail1;
  2575. }
  2576. soc->num_reo_dest_rings++;
  2577. }
  2578. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2579. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2580. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2581. FL("dp_srng_setup failed rx refill ring"));
  2582. goto fail1;
  2583. }
  2584. if (dp_rxdma_ring_setup(soc, pdev)) {
  2585. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2586. FL("RXDMA ring config failed"));
  2587. goto fail1;
  2588. }
  2589. if (dp_mon_rings_setup(soc, pdev)) {
  2590. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2591. FL("MONITOR rings setup failed"));
  2592. goto fail1;
  2593. }
  2594. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2595. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2596. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2597. 0, pdev_id,
  2598. entries)) {
  2599. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2600. FL(RNG_ERR "rxdma_err_dst_ring"));
  2601. goto fail1;
  2602. }
  2603. }
  2604. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2605. goto fail1;
  2606. if (dp_ipa_ring_resource_setup(soc, pdev))
  2607. goto fail1;
  2608. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2609. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2610. FL("dp_ipa_uc_attach failed"));
  2611. goto fail1;
  2612. }
  2613. /* Rx specific init */
  2614. if (dp_rx_pdev_attach(pdev)) {
  2615. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2616. FL("dp_rx_pdev_attach failed"));
  2617. goto fail0;
  2618. }
  2619. DP_STATS_INIT(pdev);
  2620. /* Monitor filter init */
  2621. pdev->mon_filter_mode = MON_FILTER_ALL;
  2622. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2623. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2624. pdev->fp_data_filter = FILTER_DATA_ALL;
  2625. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2626. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2627. pdev->mo_data_filter = FILTER_DATA_ALL;
  2628. dp_local_peer_id_pool_init(pdev);
  2629. dp_dscp_tid_map_setup(pdev);
  2630. /* Rx monitor mode specific init */
  2631. if (dp_rx_pdev_mon_attach(pdev)) {
  2632. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2633. "dp_rx_pdev_attach failed");
  2634. goto fail1;
  2635. }
  2636. if (dp_wdi_event_attach(pdev)) {
  2637. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2638. "dp_wdi_evet_attach failed");
  2639. goto fail1;
  2640. }
  2641. /* set the reo destination during initialization */
  2642. pdev->reo_dest = pdev->pdev_id + 1;
  2643. /*
  2644. * initialize ppdu tlv list
  2645. */
  2646. TAILQ_INIT(&pdev->ppdu_info_list);
  2647. pdev->tlv_count = 0;
  2648. pdev->list_depth = 0;
  2649. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2650. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2651. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2652. TRUE);
  2653. /* initlialize cal client timer */
  2654. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2655. &dp_iterate_update_peer_list);
  2656. return (struct cdp_pdev *)pdev;
  2657. fail1:
  2658. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2659. fail0:
  2660. return NULL;
  2661. }
  2662. /*
  2663. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2664. * @soc: data path SoC handle
  2665. * @pdev: Physical device handle
  2666. *
  2667. * Return: void
  2668. */
  2669. #ifdef QCA_HOST2FW_RXBUF_RING
  2670. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2671. struct dp_pdev *pdev)
  2672. {
  2673. int max_mac_rings =
  2674. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2675. int i;
  2676. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2677. max_mac_rings : MAX_RX_MAC_RINGS;
  2678. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2679. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2680. RXDMA_BUF, 1);
  2681. qdf_timer_free(&soc->mon_reap_timer);
  2682. }
  2683. #else
  2684. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2685. struct dp_pdev *pdev)
  2686. {
  2687. }
  2688. #endif
  2689. /*
  2690. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2691. * @pdev: device object
  2692. *
  2693. * Return: void
  2694. */
  2695. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2696. {
  2697. struct dp_neighbour_peer *peer = NULL;
  2698. struct dp_neighbour_peer *temp_peer = NULL;
  2699. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2700. neighbour_peer_list_elem, temp_peer) {
  2701. /* delete this peer from the list */
  2702. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2703. peer, neighbour_peer_list_elem);
  2704. qdf_mem_free(peer);
  2705. }
  2706. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2707. }
  2708. /**
  2709. * dp_htt_ppdu_stats_detach() - detach stats resources
  2710. * @pdev: Datapath PDEV handle
  2711. *
  2712. * Return: void
  2713. */
  2714. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2715. {
  2716. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2717. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2718. ppdu_info_list_elem, ppdu_info_next) {
  2719. if (!ppdu_info)
  2720. break;
  2721. qdf_assert_always(ppdu_info->nbuf);
  2722. qdf_nbuf_free(ppdu_info->nbuf);
  2723. qdf_mem_free(ppdu_info);
  2724. }
  2725. }
  2726. #ifndef QCA_WIFI_QCA6390
  2727. static
  2728. void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2729. int mac_id)
  2730. {
  2731. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2732. RXDMA_MONITOR_BUF, 0);
  2733. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2734. RXDMA_MONITOR_DST, 0);
  2735. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2736. RXDMA_MONITOR_STATUS, 0);
  2737. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2738. RXDMA_MONITOR_DESC, 0);
  2739. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2740. RXDMA_DST, 0);
  2741. }
  2742. #else
  2743. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2744. int mac_id)
  2745. {
  2746. }
  2747. #endif
  2748. /*
  2749. * dp_pdev_detach_wifi3() - detach txrx pdev
  2750. * @txrx_pdev: Datapath PDEV handle
  2751. * @force: Force detach
  2752. *
  2753. */
  2754. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2755. {
  2756. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2757. struct dp_soc *soc = pdev->soc;
  2758. qdf_nbuf_t curr_nbuf, next_nbuf;
  2759. int mac_id;
  2760. dp_wdi_event_detach(pdev);
  2761. dp_tx_pdev_detach(pdev);
  2762. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2763. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2764. TCL_DATA, pdev->pdev_id);
  2765. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2766. WBM2SW_RELEASE, pdev->pdev_id);
  2767. }
  2768. dp_pktlogmod_exit(pdev);
  2769. dp_rx_pdev_detach(pdev);
  2770. dp_rx_pdev_mon_detach(pdev);
  2771. dp_neighbour_peers_detach(pdev);
  2772. qdf_spinlock_destroy(&pdev->tx_mutex);
  2773. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2774. dp_ipa_uc_detach(soc, pdev);
  2775. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2776. /* Cleanup per PDEV REO rings if configured */
  2777. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2778. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2779. REO_DST, pdev->pdev_id);
  2780. }
  2781. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2782. dp_rxdma_ring_cleanup(soc, pdev);
  2783. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2784. dp_mon_ring_deinit(soc, pdev, mac_id);
  2785. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2786. RXDMA_DST, 0);
  2787. }
  2788. curr_nbuf = pdev->invalid_peer_head_msdu;
  2789. while (curr_nbuf) {
  2790. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2791. qdf_nbuf_free(curr_nbuf);
  2792. curr_nbuf = next_nbuf;
  2793. }
  2794. dp_htt_ppdu_stats_detach(pdev);
  2795. qdf_nbuf_free(pdev->sojourn_buf);
  2796. dp_cal_client_detach(&pdev->cal_client_ctx);
  2797. soc->pdev_list[pdev->pdev_id] = NULL;
  2798. soc->pdev_count--;
  2799. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2800. qdf_mem_free(pdev->dp_txrx_handle);
  2801. qdf_mem_free(pdev);
  2802. }
  2803. /*
  2804. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2805. * @soc: DP SOC handle
  2806. */
  2807. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2808. {
  2809. struct reo_desc_list_node *desc;
  2810. struct dp_rx_tid *rx_tid;
  2811. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2812. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2813. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2814. rx_tid = &desc->rx_tid;
  2815. qdf_mem_unmap_nbytes_single(soc->osdev,
  2816. rx_tid->hw_qdesc_paddr,
  2817. QDF_DMA_BIDIRECTIONAL,
  2818. rx_tid->hw_qdesc_alloc_size);
  2819. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2820. qdf_mem_free(desc);
  2821. }
  2822. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2823. qdf_list_destroy(&soc->reo_desc_freelist);
  2824. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2825. }
  2826. /*
  2827. * dp_soc_detach_wifi3() - Detach txrx SOC
  2828. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2829. */
  2830. static void dp_soc_detach_wifi3(void *txrx_soc)
  2831. {
  2832. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2833. int i;
  2834. qdf_atomic_set(&soc->cmn_init_done, 0);
  2835. qdf_flush_work(&soc->htt_stats.work);
  2836. qdf_disable_work(&soc->htt_stats.work);
  2837. /* Free pending htt stats messages */
  2838. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2839. dp_free_inact_timer(soc);
  2840. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2841. if (soc->pdev_list[i])
  2842. dp_pdev_detach_wifi3(
  2843. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2844. }
  2845. dp_peer_find_detach(soc);
  2846. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2847. * SW descriptors
  2848. */
  2849. /* Free the ring memories */
  2850. /* Common rings */
  2851. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2852. dp_tx_soc_detach(soc);
  2853. /* Tx data rings */
  2854. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2855. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2856. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2857. TCL_DATA, i);
  2858. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2859. WBM2SW_RELEASE, i);
  2860. }
  2861. }
  2862. /* TCL command and status rings */
  2863. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2864. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2865. /* Rx data rings */
  2866. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2867. soc->num_reo_dest_rings =
  2868. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2869. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2870. /* TODO: Get number of rings and ring sizes
  2871. * from wlan_cfg
  2872. */
  2873. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2874. REO_DST, i);
  2875. }
  2876. }
  2877. /* REO reinjection ring */
  2878. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2879. /* Rx release ring */
  2880. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2881. /* Rx exception ring */
  2882. /* TODO: Better to store ring_type and ring_num in
  2883. * dp_srng during setup
  2884. */
  2885. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2886. /* REO command and status rings */
  2887. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2888. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2889. dp_hw_link_desc_pool_cleanup(soc);
  2890. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2891. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2892. htt_soc_detach(soc->htt_handle);
  2893. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  2894. dp_reo_cmdlist_destroy(soc);
  2895. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2896. dp_reo_desc_freelist_destroy(soc);
  2897. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2898. dp_soc_wds_detach(soc);
  2899. qdf_spinlock_destroy(&soc->ast_lock);
  2900. qdf_mem_free(soc);
  2901. }
  2902. #ifndef QCA_WIFI_QCA6390
  2903. static void dp_mon_htt_srng_setup(struct dp_soc *soc,
  2904. struct dp_pdev *pdev,
  2905. int mac_id,
  2906. int mac_for_pdev)
  2907. {
  2908. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2909. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2910. RXDMA_MONITOR_BUF);
  2911. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2912. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2913. RXDMA_MONITOR_DST);
  2914. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2915. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2916. RXDMA_MONITOR_STATUS);
  2917. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2918. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2919. RXDMA_MONITOR_DESC);
  2920. }
  2921. #else
  2922. static void dp_mon_htt_srng_setup(struct dp_soc *soc,
  2923. struct dp_pdev *pdev,
  2924. int mac_id,
  2925. int mac_for_pdev)
  2926. {
  2927. }
  2928. #endif
  2929. /*
  2930. * dp_rxdma_ring_config() - configure the RX DMA rings
  2931. *
  2932. * This function is used to configure the MAC rings.
  2933. * On MCL host provides buffers in Host2FW ring
  2934. * FW refills (copies) buffers to the ring and updates
  2935. * ring_idx in register
  2936. *
  2937. * @soc: data path SoC handle
  2938. *
  2939. * Return: void
  2940. */
  2941. #ifdef QCA_HOST2FW_RXBUF_RING
  2942. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2943. {
  2944. int i;
  2945. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2946. struct dp_pdev *pdev = soc->pdev_list[i];
  2947. if (pdev) {
  2948. int mac_id;
  2949. bool dbs_enable = 0;
  2950. int max_mac_rings =
  2951. wlan_cfg_get_num_mac_rings
  2952. (pdev->wlan_cfg_ctx);
  2953. htt_srng_setup(soc->htt_handle, 0,
  2954. pdev->rx_refill_buf_ring.hal_srng,
  2955. RXDMA_BUF);
  2956. if (pdev->rx_refill_buf_ring2.hal_srng)
  2957. htt_srng_setup(soc->htt_handle, 0,
  2958. pdev->rx_refill_buf_ring2.hal_srng,
  2959. RXDMA_BUF);
  2960. if (soc->cdp_soc.ol_ops->
  2961. is_hw_dbs_2x2_capable) {
  2962. dbs_enable = soc->cdp_soc.ol_ops->
  2963. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  2964. }
  2965. if (dbs_enable) {
  2966. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2967. QDF_TRACE_LEVEL_ERROR,
  2968. FL("DBS enabled max_mac_rings %d"),
  2969. max_mac_rings);
  2970. } else {
  2971. max_mac_rings = 1;
  2972. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2973. QDF_TRACE_LEVEL_ERROR,
  2974. FL("DBS disabled, max_mac_rings %d"),
  2975. max_mac_rings);
  2976. }
  2977. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2978. FL("pdev_id %d max_mac_rings %d"),
  2979. pdev->pdev_id, max_mac_rings);
  2980. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  2981. int mac_for_pdev = dp_get_mac_id_for_pdev(
  2982. mac_id, pdev->pdev_id);
  2983. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2984. QDF_TRACE_LEVEL_ERROR,
  2985. FL("mac_id %d"), mac_for_pdev);
  2986. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2987. pdev->rx_mac_buf_ring[mac_id]
  2988. .hal_srng,
  2989. RXDMA_BUF);
  2990. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2991. pdev->rxdma_err_dst_ring[mac_id]
  2992. .hal_srng,
  2993. RXDMA_DST);
  2994. /* Configure monitor mode rings */
  2995. dp_mon_htt_srng_setup(soc, pdev, mac_id,
  2996. mac_for_pdev);
  2997. }
  2998. }
  2999. }
  3000. /*
  3001. * Timer to reap rxdma status rings.
  3002. * Needed until we enable ppdu end interrupts
  3003. */
  3004. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3005. dp_service_mon_rings, (void *)soc,
  3006. QDF_TIMER_TYPE_WAKE_APPS);
  3007. soc->reap_timer_init = 1;
  3008. }
  3009. #else
  3010. /* This is only for WIN */
  3011. static void dp_rxdma_ring_config(struct dp_soc *soc)
  3012. {
  3013. int i;
  3014. int mac_id;
  3015. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3016. struct dp_pdev *pdev = soc->pdev_list[i];
  3017. if (pdev == NULL)
  3018. continue;
  3019. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3020. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3021. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3022. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3023. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3024. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3025. RXDMA_MONITOR_BUF);
  3026. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3027. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3028. RXDMA_MONITOR_DST);
  3029. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3030. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3031. RXDMA_MONITOR_STATUS);
  3032. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3033. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3034. RXDMA_MONITOR_DESC);
  3035. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3036. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3037. RXDMA_DST);
  3038. }
  3039. }
  3040. }
  3041. #endif
  3042. /*
  3043. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3044. * @txrx_soc: Datapath SOC handle
  3045. */
  3046. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3047. {
  3048. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3049. htt_soc_attach_target(soc->htt_handle);
  3050. dp_rxdma_ring_config(soc);
  3051. DP_STATS_INIT(soc);
  3052. /* initialize work queue for stats processing */
  3053. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3054. return 0;
  3055. }
  3056. /*
  3057. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3058. * @txrx_soc: Datapath SOC handle
  3059. */
  3060. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3061. {
  3062. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3063. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3064. }
  3065. /*
  3066. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3067. * @txrx_soc: Datapath SOC handle
  3068. * @nss_cfg: nss config
  3069. */
  3070. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3071. {
  3072. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3073. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3074. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3075. /*
  3076. * TODO: masked out based on the per offloaded radio
  3077. */
  3078. if (config == dp_nss_cfg_dbdc) {
  3079. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3080. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3081. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3082. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3083. }
  3084. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3085. FL("nss-wifi<0> nss config is enabled"));
  3086. }
  3087. /*
  3088. * dp_vdev_attach_wifi3() - attach txrx vdev
  3089. * @txrx_pdev: Datapath PDEV handle
  3090. * @vdev_mac_addr: MAC address of the virtual interface
  3091. * @vdev_id: VDEV Id
  3092. * @wlan_op_mode: VDEV operating mode
  3093. *
  3094. * Return: DP VDEV handle on success, NULL on failure
  3095. */
  3096. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3097. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3098. {
  3099. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3100. struct dp_soc *soc = pdev->soc;
  3101. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3102. if (!vdev) {
  3103. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3104. FL("DP VDEV memory allocation failed"));
  3105. goto fail0;
  3106. }
  3107. vdev->pdev = pdev;
  3108. vdev->vdev_id = vdev_id;
  3109. vdev->opmode = op_mode;
  3110. vdev->osdev = soc->osdev;
  3111. vdev->osif_rx = NULL;
  3112. vdev->osif_rsim_rx_decap = NULL;
  3113. vdev->osif_get_key = NULL;
  3114. vdev->osif_rx_mon = NULL;
  3115. vdev->osif_tx_free_ext = NULL;
  3116. vdev->osif_vdev = NULL;
  3117. vdev->delete.pending = 0;
  3118. vdev->safemode = 0;
  3119. vdev->drop_unenc = 1;
  3120. vdev->sec_type = cdp_sec_type_none;
  3121. #ifdef notyet
  3122. vdev->filters_num = 0;
  3123. #endif
  3124. qdf_mem_copy(
  3125. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3126. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3127. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3128. vdev->dscp_tid_map_id = 0;
  3129. vdev->mcast_enhancement_en = 0;
  3130. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3131. /* TODO: Initialize default HTT meta data that will be used in
  3132. * TCL descriptors for packets transmitted from this VDEV
  3133. */
  3134. TAILQ_INIT(&vdev->peer_list);
  3135. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3136. /* add this vdev into the pdev's list */
  3137. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3138. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3139. pdev->vdev_count++;
  3140. dp_tx_vdev_attach(vdev);
  3141. if ((soc->intr_mode == DP_INTR_POLL) &&
  3142. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3143. if (pdev->vdev_count == 1)
  3144. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3145. }
  3146. dp_lro_hash_setup(soc);
  3147. /* LRO */
  3148. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3149. wlan_op_mode_sta == vdev->opmode)
  3150. vdev->lro_enable = true;
  3151. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3152. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3153. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3154. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3155. DP_STATS_INIT(vdev);
  3156. if (wlan_op_mode_sta == vdev->opmode)
  3157. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3158. vdev->mac_addr.raw,
  3159. NULL);
  3160. return (struct cdp_vdev *)vdev;
  3161. fail0:
  3162. return NULL;
  3163. }
  3164. /**
  3165. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3166. * @vdev: Datapath VDEV handle
  3167. * @osif_vdev: OSIF vdev handle
  3168. * @ctrl_vdev: UMAC vdev handle
  3169. * @txrx_ops: Tx and Rx operations
  3170. *
  3171. * Return: DP VDEV handle on success, NULL on failure
  3172. */
  3173. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3174. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3175. struct ol_txrx_ops *txrx_ops)
  3176. {
  3177. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3178. vdev->osif_vdev = osif_vdev;
  3179. vdev->ctrl_vdev = ctrl_vdev;
  3180. vdev->osif_rx = txrx_ops->rx.rx;
  3181. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3182. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3183. vdev->osif_get_key = txrx_ops->get_key;
  3184. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3185. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3186. #ifdef notyet
  3187. #if ATH_SUPPORT_WAPI
  3188. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3189. #endif
  3190. #endif
  3191. #ifdef UMAC_SUPPORT_PROXY_ARP
  3192. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3193. #endif
  3194. vdev->me_convert = txrx_ops->me_convert;
  3195. /* TODO: Enable the following once Tx code is integrated */
  3196. if (vdev->mesh_vdev)
  3197. txrx_ops->tx.tx = dp_tx_send_mesh;
  3198. else
  3199. txrx_ops->tx.tx = dp_tx_send;
  3200. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3201. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3202. "DP Vdev Register success");
  3203. }
  3204. /**
  3205. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3206. * @vdev: Datapath VDEV handle
  3207. *
  3208. * Return: void
  3209. */
  3210. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3211. {
  3212. struct dp_pdev *pdev = vdev->pdev;
  3213. struct dp_soc *soc = pdev->soc;
  3214. struct dp_peer *peer;
  3215. uint16_t *peer_ids;
  3216. uint8_t i = 0, j = 0;
  3217. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3218. if (!peer_ids) {
  3219. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3220. "DP alloc failure - unable to flush peers");
  3221. return;
  3222. }
  3223. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3224. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3225. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3226. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3227. if (j < soc->max_peers)
  3228. peer_ids[j++] = peer->peer_ids[i];
  3229. }
  3230. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3231. for (i = 0; i < j ; i++)
  3232. dp_rx_peer_unmap_handler(soc, peer_ids[i]);
  3233. qdf_mem_free(peer_ids);
  3234. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3235. FL("Flushed peers for vdev object %pK "), vdev);
  3236. }
  3237. /*
  3238. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3239. * @txrx_vdev: Datapath VDEV handle
  3240. * @callback: Callback OL_IF on completion of detach
  3241. * @cb_context: Callback context
  3242. *
  3243. */
  3244. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3245. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3246. {
  3247. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3248. struct dp_pdev *pdev = vdev->pdev;
  3249. struct dp_soc *soc = pdev->soc;
  3250. struct dp_neighbour_peer *peer = NULL;
  3251. /* preconditions */
  3252. qdf_assert(vdev);
  3253. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3254. /* remove the vdev from its parent pdev's list */
  3255. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3256. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3257. if (wlan_op_mode_sta == vdev->opmode)
  3258. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3259. /*
  3260. * If Target is hung, flush all peers before detaching vdev
  3261. * this will free all references held due to missing
  3262. * unmap commands from Target
  3263. */
  3264. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3265. dp_vdev_flush_peers(vdev);
  3266. /*
  3267. * Use peer_ref_mutex while accessing peer_list, in case
  3268. * a peer is in the process of being removed from the list.
  3269. */
  3270. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3271. /* check that the vdev has no peers allocated */
  3272. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3273. /* debug print - will be removed later */
  3274. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3275. FL("not deleting vdev object %pK (%pM)"
  3276. "until deletion finishes for all its peers"),
  3277. vdev, vdev->mac_addr.raw);
  3278. /* indicate that the vdev needs to be deleted */
  3279. vdev->delete.pending = 1;
  3280. vdev->delete.callback = callback;
  3281. vdev->delete.context = cb_context;
  3282. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3283. return;
  3284. }
  3285. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3286. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3287. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3288. neighbour_peer_list_elem) {
  3289. QDF_ASSERT(peer->vdev != vdev);
  3290. }
  3291. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3292. dp_tx_vdev_detach(vdev);
  3293. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3294. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3295. qdf_mem_free(vdev);
  3296. if (callback)
  3297. callback(cb_context);
  3298. }
  3299. /*
  3300. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3301. * @soc - datapath soc handle
  3302. * @peer - datapath peer handle
  3303. *
  3304. * Delete the AST entries belonging to a peer
  3305. */
  3306. #ifdef FEATURE_AST
  3307. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3308. struct dp_peer *peer)
  3309. {
  3310. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3311. qdf_spin_lock_bh(&soc->ast_lock);
  3312. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3313. dp_peer_del_ast(soc, ast_entry);
  3314. peer->self_ast_entry = NULL;
  3315. TAILQ_INIT(&peer->ast_entry_list);
  3316. qdf_spin_unlock_bh(&soc->ast_lock);
  3317. }
  3318. #else
  3319. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3320. struct dp_peer *peer)
  3321. {
  3322. }
  3323. #endif
  3324. #if ATH_SUPPORT_WRAP
  3325. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3326. uint8_t *peer_mac_addr)
  3327. {
  3328. struct dp_peer *peer;
  3329. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3330. 0, vdev->vdev_id);
  3331. if (!peer)
  3332. return NULL;
  3333. if (peer->bss_peer)
  3334. return peer;
  3335. qdf_atomic_dec(&peer->ref_cnt);
  3336. return NULL;
  3337. }
  3338. #else
  3339. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3340. uint8_t *peer_mac_addr)
  3341. {
  3342. struct dp_peer *peer;
  3343. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3344. 0, vdev->vdev_id);
  3345. if (!peer)
  3346. return NULL;
  3347. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3348. return peer;
  3349. qdf_atomic_dec(&peer->ref_cnt);
  3350. return NULL;
  3351. }
  3352. #endif
  3353. /*
  3354. * dp_peer_create_wifi3() - attach txrx peer
  3355. * @txrx_vdev: Datapath VDEV handle
  3356. * @peer_mac_addr: Peer MAC address
  3357. *
  3358. * Return: DP peeer handle on success, NULL on failure
  3359. */
  3360. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3361. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3362. {
  3363. struct dp_peer *peer;
  3364. int i;
  3365. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3366. struct dp_pdev *pdev;
  3367. struct dp_soc *soc;
  3368. struct dp_ast_entry *ast_entry;
  3369. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3370. /* preconditions */
  3371. qdf_assert(vdev);
  3372. qdf_assert(peer_mac_addr);
  3373. pdev = vdev->pdev;
  3374. soc = pdev->soc;
  3375. /*
  3376. * If a peer entry with given MAC address already exists,
  3377. * reuse the peer and reset the state of peer.
  3378. */
  3379. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3380. if (peer) {
  3381. peer->delete_in_progress = false;
  3382. dp_peer_delete_ast_entries(soc, peer);
  3383. if ((vdev->opmode == wlan_op_mode_sta) &&
  3384. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3385. DP_MAC_ADDR_LEN)) {
  3386. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3387. }
  3388. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3389. /*
  3390. * Control path maintains a node count which is incremented
  3391. * for every new peer create command. Since new peer is not being
  3392. * created and earlier reference is reused here,
  3393. * peer_unref_delete event is sent to control path to
  3394. * increment the count back.
  3395. */
  3396. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3397. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3398. vdev->vdev_id, peer->mac_addr.raw);
  3399. }
  3400. peer->ctrl_peer = ctrl_peer;
  3401. dp_local_peer_id_alloc(pdev, peer);
  3402. DP_STATS_INIT(peer);
  3403. return (void *)peer;
  3404. } else {
  3405. /*
  3406. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3407. * need to remove the AST entry which was earlier added as a WDS
  3408. * entry.
  3409. * If an AST entry exists, but no peer entry exists with a given
  3410. * MAC addresses, we could deduce it as a WDS entry
  3411. */
  3412. qdf_spin_lock_bh(&soc->ast_lock);
  3413. ast_entry = dp_peer_ast_hash_find(soc, peer_mac_addr);
  3414. if (ast_entry)
  3415. dp_peer_del_ast(soc, ast_entry);
  3416. qdf_spin_unlock_bh(&soc->ast_lock);
  3417. }
  3418. #ifdef notyet
  3419. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3420. soc->mempool_ol_ath_peer);
  3421. #else
  3422. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3423. #endif
  3424. if (!peer)
  3425. return NULL; /* failure */
  3426. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3427. TAILQ_INIT(&peer->ast_entry_list);
  3428. /* store provided params */
  3429. peer->vdev = vdev;
  3430. peer->ctrl_peer = ctrl_peer;
  3431. if ((vdev->opmode == wlan_op_mode_sta) &&
  3432. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3433. DP_MAC_ADDR_LEN)) {
  3434. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3435. }
  3436. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3437. qdf_spinlock_create(&peer->peer_info_lock);
  3438. qdf_mem_copy(
  3439. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3440. /* TODO: See of rx_opt_proc is really required */
  3441. peer->rx_opt_proc = soc->rx_opt_proc;
  3442. /* initialize the peer_id */
  3443. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3444. peer->peer_ids[i] = HTT_INVALID_PEER;
  3445. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3446. qdf_atomic_init(&peer->ref_cnt);
  3447. /* keep one reference for attach */
  3448. qdf_atomic_inc(&peer->ref_cnt);
  3449. /* add this peer into the vdev's list */
  3450. if (wlan_op_mode_sta == vdev->opmode)
  3451. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3452. else
  3453. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3454. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3455. /* TODO: See if hash based search is required */
  3456. dp_peer_find_hash_add(soc, peer);
  3457. /* Initialize the peer state */
  3458. peer->state = OL_TXRX_PEER_STATE_DISC;
  3459. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3460. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3461. vdev, peer, peer->mac_addr.raw,
  3462. qdf_atomic_read(&peer->ref_cnt));
  3463. /*
  3464. * For every peer MAp message search and set if bss_peer
  3465. */
  3466. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3467. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3468. "vdev bss_peer!!!!");
  3469. peer->bss_peer = 1;
  3470. vdev->vap_bss_peer = peer;
  3471. }
  3472. for (i = 0; i < DP_MAX_TIDS; i++)
  3473. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  3474. dp_local_peer_id_alloc(pdev, peer);
  3475. DP_STATS_INIT(peer);
  3476. return (void *)peer;
  3477. }
  3478. /*
  3479. * dp_peer_setup_wifi3() - initialize the peer
  3480. * @vdev_hdl: virtual device object
  3481. * @peer: Peer object
  3482. *
  3483. * Return: void
  3484. */
  3485. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3486. {
  3487. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3488. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3489. struct dp_pdev *pdev;
  3490. struct dp_soc *soc;
  3491. bool hash_based = 0;
  3492. enum cdp_host_reo_dest_ring reo_dest;
  3493. /* preconditions */
  3494. qdf_assert(vdev);
  3495. qdf_assert(peer);
  3496. pdev = vdev->pdev;
  3497. soc = pdev->soc;
  3498. peer->last_assoc_rcvd = 0;
  3499. peer->last_disassoc_rcvd = 0;
  3500. peer->last_deauth_rcvd = 0;
  3501. /*
  3502. * hash based steering is disabled for Radios which are offloaded
  3503. * to NSS
  3504. */
  3505. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3506. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3507. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3508. FL("hash based steering for pdev: %d is %d"),
  3509. pdev->pdev_id, hash_based);
  3510. /*
  3511. * Below line of code will ensure the proper reo_dest ring is chosen
  3512. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3513. */
  3514. reo_dest = pdev->reo_dest;
  3515. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3516. /* TODO: Check the destination ring number to be passed to FW */
  3517. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3518. pdev->ctrl_pdev, peer->mac_addr.raw,
  3519. peer->vdev->vdev_id, hash_based, reo_dest);
  3520. }
  3521. dp_peer_rx_init(pdev, peer);
  3522. return;
  3523. }
  3524. /*
  3525. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3526. * @vdev_handle: virtual device object
  3527. * @htt_pkt_type: type of pkt
  3528. *
  3529. * Return: void
  3530. */
  3531. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3532. enum htt_cmn_pkt_type val)
  3533. {
  3534. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3535. vdev->tx_encap_type = val;
  3536. }
  3537. /*
  3538. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3539. * @vdev_handle: virtual device object
  3540. * @htt_pkt_type: type of pkt
  3541. *
  3542. * Return: void
  3543. */
  3544. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3545. enum htt_cmn_pkt_type val)
  3546. {
  3547. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3548. vdev->rx_decap_type = val;
  3549. }
  3550. /*
  3551. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  3552. * @txrx_soc: cdp soc handle
  3553. * @ac: Access category
  3554. * @value: timeout value in millisec
  3555. *
  3556. * Return: void
  3557. */
  3558. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3559. uint8_t ac, uint32_t value)
  3560. {
  3561. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3562. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  3563. }
  3564. /*
  3565. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  3566. * @txrx_soc: cdp soc handle
  3567. * @ac: access category
  3568. * @value: timeout value in millisec
  3569. *
  3570. * Return: void
  3571. */
  3572. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3573. uint8_t ac, uint32_t *value)
  3574. {
  3575. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3576. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  3577. }
  3578. /*
  3579. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3580. * @pdev_handle: physical device object
  3581. * @val: reo destination ring index (1 - 4)
  3582. *
  3583. * Return: void
  3584. */
  3585. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3586. enum cdp_host_reo_dest_ring val)
  3587. {
  3588. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3589. if (pdev)
  3590. pdev->reo_dest = val;
  3591. }
  3592. /*
  3593. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3594. * @pdev_handle: physical device object
  3595. *
  3596. * Return: reo destination ring index
  3597. */
  3598. static enum cdp_host_reo_dest_ring
  3599. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3600. {
  3601. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3602. if (pdev)
  3603. return pdev->reo_dest;
  3604. else
  3605. return cdp_host_reo_dest_ring_unknown;
  3606. }
  3607. #ifdef QCA_SUPPORT_SON
  3608. static void dp_son_peer_authorize(struct dp_peer *peer)
  3609. {
  3610. struct dp_soc *soc;
  3611. soc = peer->vdev->pdev->soc;
  3612. peer->peer_bs_inact_flag = 0;
  3613. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3614. return;
  3615. }
  3616. #else
  3617. static void dp_son_peer_authorize(struct dp_peer *peer)
  3618. {
  3619. return;
  3620. }
  3621. #endif
  3622. /*
  3623. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3624. * @pdev_handle: device object
  3625. * @val: value to be set
  3626. *
  3627. * Return: void
  3628. */
  3629. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3630. uint32_t val)
  3631. {
  3632. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3633. /* Enable/Disable smart mesh filtering. This flag will be checked
  3634. * during rx processing to check if packets are from NAC clients.
  3635. */
  3636. pdev->filter_neighbour_peers = val;
  3637. return 0;
  3638. }
  3639. /*
  3640. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3641. * address for smart mesh filtering
  3642. * @vdev_handle: virtual device object
  3643. * @cmd: Add/Del command
  3644. * @macaddr: nac client mac address
  3645. *
  3646. * Return: void
  3647. */
  3648. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  3649. uint32_t cmd, uint8_t *macaddr)
  3650. {
  3651. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3652. struct dp_pdev *pdev = vdev->pdev;
  3653. struct dp_neighbour_peer *peer = NULL;
  3654. if (!macaddr)
  3655. goto fail0;
  3656. /* Store address of NAC (neighbour peer) which will be checked
  3657. * against TA of received packets.
  3658. */
  3659. if (cmd == DP_NAC_PARAM_ADD) {
  3660. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3661. sizeof(*peer));
  3662. if (!peer) {
  3663. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3664. FL("DP neighbour peer node memory allocation failed"));
  3665. goto fail0;
  3666. }
  3667. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3668. macaddr, DP_MAC_ADDR_LEN);
  3669. peer->vdev = vdev;
  3670. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3671. /* add this neighbour peer into the list */
  3672. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3673. neighbour_peer_list_elem);
  3674. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3675. /* first neighbour */
  3676. if (!pdev->neighbour_peers_added) {
  3677. pdev->neighbour_peers_added = true;
  3678. dp_ppdu_ring_cfg(pdev);
  3679. }
  3680. return 1;
  3681. } else if (cmd == DP_NAC_PARAM_DEL) {
  3682. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3683. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3684. neighbour_peer_list_elem) {
  3685. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3686. macaddr, DP_MAC_ADDR_LEN)) {
  3687. /* delete this peer from the list */
  3688. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3689. peer, neighbour_peer_list_elem);
  3690. qdf_mem_free(peer);
  3691. break;
  3692. }
  3693. }
  3694. /* last neighbour deleted */
  3695. if (TAILQ_EMPTY(&pdev->neighbour_peers_list))
  3696. pdev->neighbour_peers_added = false;
  3697. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3698. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  3699. !pdev->enhanced_stats_en)
  3700. dp_ppdu_ring_reset(pdev);
  3701. return 1;
  3702. }
  3703. fail0:
  3704. return 0;
  3705. }
  3706. /*
  3707. * dp_get_sec_type() - Get the security type
  3708. * @peer: Datapath peer handle
  3709. * @sec_idx: Security id (mcast, ucast)
  3710. *
  3711. * return sec_type: Security type
  3712. */
  3713. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3714. {
  3715. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3716. return dpeer->security[sec_idx].sec_type;
  3717. }
  3718. /*
  3719. * dp_peer_authorize() - authorize txrx peer
  3720. * @peer_handle: Datapath peer handle
  3721. * @authorize
  3722. *
  3723. */
  3724. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3725. {
  3726. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3727. struct dp_soc *soc;
  3728. if (peer != NULL) {
  3729. soc = peer->vdev->pdev->soc;
  3730. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3731. dp_son_peer_authorize(peer);
  3732. peer->authorize = authorize ? 1 : 0;
  3733. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3734. }
  3735. }
  3736. #ifdef QCA_SUPPORT_SON
  3737. /*
  3738. * dp_txrx_update_inact_threshold() - Update inact timer threshold
  3739. * @pdev_handle: Device handle
  3740. * @new_threshold : updated threshold value
  3741. *
  3742. */
  3743. static void
  3744. dp_txrx_update_inact_threshold(struct cdp_pdev *pdev_handle,
  3745. u_int16_t new_threshold)
  3746. {
  3747. struct dp_vdev *vdev;
  3748. struct dp_peer *peer;
  3749. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3750. struct dp_soc *soc = pdev->soc;
  3751. u_int16_t old_threshold = soc->pdev_bs_inact_reload;
  3752. if (old_threshold == new_threshold)
  3753. return;
  3754. soc->pdev_bs_inact_reload = new_threshold;
  3755. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3756. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3757. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3758. if (vdev->opmode != wlan_op_mode_ap)
  3759. continue;
  3760. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3761. if (!peer->authorize)
  3762. continue;
  3763. if (old_threshold - peer->peer_bs_inact >=
  3764. new_threshold) {
  3765. dp_mark_peer_inact((void *)peer, true);
  3766. peer->peer_bs_inact = 0;
  3767. } else {
  3768. peer->peer_bs_inact = new_threshold -
  3769. (old_threshold - peer->peer_bs_inact);
  3770. }
  3771. }
  3772. }
  3773. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3774. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3775. }
  3776. /**
  3777. * dp_txrx_reset_inact_count(): Reset inact count
  3778. * @pdev_handle - device handle
  3779. *
  3780. * Return: void
  3781. */
  3782. static void
  3783. dp_txrx_reset_inact_count(struct cdp_pdev *pdev_handle)
  3784. {
  3785. struct dp_vdev *vdev = NULL;
  3786. struct dp_peer *peer = NULL;
  3787. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3788. struct dp_soc *soc = pdev->soc;
  3789. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3790. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3791. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3792. if (vdev->opmode != wlan_op_mode_ap)
  3793. continue;
  3794. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3795. if (!peer->authorize)
  3796. continue;
  3797. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3798. }
  3799. }
  3800. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3801. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3802. }
  3803. /**
  3804. * dp_set_inact_params(): set inactivity params
  3805. * @pdev_handle - device handle
  3806. * @inact_check_interval - inactivity interval
  3807. * @inact_normal - Inactivity normal
  3808. * @inact_overload - Inactivity overload
  3809. *
  3810. * Return: bool
  3811. */
  3812. bool dp_set_inact_params(struct cdp_pdev *pdev_handle,
  3813. u_int16_t inact_check_interval,
  3814. u_int16_t inact_normal, u_int16_t inact_overload)
  3815. {
  3816. struct dp_soc *soc;
  3817. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3818. if (!pdev)
  3819. return false;
  3820. soc = pdev->soc;
  3821. if (!soc)
  3822. return false;
  3823. soc->pdev_bs_inact_interval = inact_check_interval;
  3824. soc->pdev_bs_inact_normal = inact_normal;
  3825. soc->pdev_bs_inact_overload = inact_overload;
  3826. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3827. soc->pdev_bs_inact_normal);
  3828. return true;
  3829. }
  3830. /**
  3831. * dp_start_inact_timer(): Inactivity timer start
  3832. * @pdev_handle - device handle
  3833. * @enable - Inactivity timer start/stop
  3834. *
  3835. * Return: bool
  3836. */
  3837. bool dp_start_inact_timer(struct cdp_pdev *pdev_handle, bool enable)
  3838. {
  3839. struct dp_soc *soc;
  3840. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3841. if (!pdev)
  3842. return false;
  3843. soc = pdev->soc;
  3844. if (!soc)
  3845. return false;
  3846. if (enable) {
  3847. dp_txrx_reset_inact_count((struct cdp_pdev *)pdev);
  3848. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  3849. soc->pdev_bs_inact_interval * 1000);
  3850. } else {
  3851. qdf_timer_stop(&soc->pdev_bs_inact_timer);
  3852. }
  3853. return true;
  3854. }
  3855. /**
  3856. * dp_set_overload(): Set inactivity overload
  3857. * @pdev_handle - device handle
  3858. * @overload - overload status
  3859. *
  3860. * Return: void
  3861. */
  3862. void dp_set_overload(struct cdp_pdev *pdev_handle, bool overload)
  3863. {
  3864. struct dp_soc *soc;
  3865. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3866. if (!pdev)
  3867. return;
  3868. soc = pdev->soc;
  3869. if (!soc)
  3870. return;
  3871. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3872. overload ? soc->pdev_bs_inact_overload :
  3873. soc->pdev_bs_inact_normal);
  3874. }
  3875. /**
  3876. * dp_peer_is_inact(): check whether peer is inactive
  3877. * @peer_handle - datapath peer handle
  3878. *
  3879. * Return: bool
  3880. */
  3881. bool dp_peer_is_inact(void *peer_handle)
  3882. {
  3883. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3884. if (!peer)
  3885. return false;
  3886. return peer->peer_bs_inact_flag == 1;
  3887. }
  3888. /**
  3889. * dp_init_inact_timer: initialize the inact timer
  3890. * @soc - SOC handle
  3891. *
  3892. * Return: void
  3893. */
  3894. void dp_init_inact_timer(struct dp_soc *soc)
  3895. {
  3896. qdf_timer_init(soc->osdev, &soc->pdev_bs_inact_timer,
  3897. dp_txrx_peer_find_inact_timeout_handler,
  3898. (void *)soc, QDF_TIMER_TYPE_WAKE_APPS);
  3899. }
  3900. #else
  3901. bool dp_set_inact_params(struct cdp_pdev *pdev, u_int16_t inact_check_interval,
  3902. u_int16_t inact_normal, u_int16_t inact_overload)
  3903. {
  3904. return false;
  3905. }
  3906. bool dp_start_inact_timer(struct cdp_pdev *pdev, bool enable)
  3907. {
  3908. return false;
  3909. }
  3910. void dp_set_overload(struct cdp_pdev *pdev, bool overload)
  3911. {
  3912. return;
  3913. }
  3914. void dp_init_inact_timer(struct dp_soc *soc)
  3915. {
  3916. return;
  3917. }
  3918. bool dp_peer_is_inact(void *peer)
  3919. {
  3920. return false;
  3921. }
  3922. #endif
  3923. /*
  3924. * dp_peer_unref_delete() - unref and delete peer
  3925. * @peer_handle: Datapath peer handle
  3926. *
  3927. */
  3928. void dp_peer_unref_delete(void *peer_handle)
  3929. {
  3930. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3931. struct dp_peer *bss_peer = NULL;
  3932. struct dp_vdev *vdev = peer->vdev;
  3933. struct dp_pdev *pdev = vdev->pdev;
  3934. struct dp_soc *soc = pdev->soc;
  3935. struct dp_peer *tmppeer;
  3936. int found = 0;
  3937. uint16_t peer_id;
  3938. uint16_t vdev_id;
  3939. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3940. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  3941. peer, qdf_atomic_read(&peer->ref_cnt));
  3942. /*
  3943. * Hold the lock all the way from checking if the peer ref count
  3944. * is zero until the peer references are removed from the hash
  3945. * table and vdev list (if the peer ref count is zero).
  3946. * This protects against a new HL tx operation starting to use the
  3947. * peer object just after this function concludes it's done being used.
  3948. * Furthermore, the lock needs to be held while checking whether the
  3949. * vdev's list of peers is empty, to make sure that list is not modified
  3950. * concurrently with the empty check.
  3951. */
  3952. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3953. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  3954. peer_id = peer->peer_ids[0];
  3955. vdev_id = vdev->vdev_id;
  3956. /*
  3957. * Make sure that the reference to the peer in
  3958. * peer object map is removed
  3959. */
  3960. if (peer_id != HTT_INVALID_PEER)
  3961. soc->peer_id_to_obj_map[peer_id] = NULL;
  3962. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3963. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  3964. /* remove the reference to the peer from the hash table */
  3965. dp_peer_find_hash_remove(soc, peer);
  3966. qdf_spin_lock_bh(&soc->ast_lock);
  3967. if (peer->self_ast_entry) {
  3968. dp_peer_del_ast(soc, peer->self_ast_entry);
  3969. peer->self_ast_entry = NULL;
  3970. }
  3971. qdf_spin_unlock_bh(&soc->ast_lock);
  3972. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  3973. if (tmppeer == peer) {
  3974. found = 1;
  3975. break;
  3976. }
  3977. }
  3978. if (found) {
  3979. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  3980. peer_list_elem);
  3981. } else {
  3982. /*Ignoring the remove operation as peer not found*/
  3983. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3984. "peer:%pK not found in vdev:%pK peerlist:%pK",
  3985. peer, vdev, &peer->vdev->peer_list);
  3986. }
  3987. /* cleanup the peer data */
  3988. dp_peer_cleanup(vdev, peer);
  3989. /* check whether the parent vdev has no peers left */
  3990. if (TAILQ_EMPTY(&vdev->peer_list)) {
  3991. /*
  3992. * Now that there are no references to the peer, we can
  3993. * release the peer reference lock.
  3994. */
  3995. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3996. /*
  3997. * Check if the parent vdev was waiting for its peers
  3998. * to be deleted, in order for it to be deleted too.
  3999. */
  4000. if (vdev->delete.pending) {
  4001. ol_txrx_vdev_delete_cb vdev_delete_cb =
  4002. vdev->delete.callback;
  4003. void *vdev_delete_context =
  4004. vdev->delete.context;
  4005. QDF_TRACE(QDF_MODULE_ID_DP,
  4006. QDF_TRACE_LEVEL_INFO_HIGH,
  4007. FL("deleting vdev object %pK (%pM)"
  4008. " - its last peer is done"),
  4009. vdev, vdev->mac_addr.raw);
  4010. /* all peers are gone, go ahead and delete it */
  4011. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4012. FLOW_TYPE_VDEV,
  4013. vdev_id);
  4014. dp_tx_vdev_detach(vdev);
  4015. QDF_TRACE(QDF_MODULE_ID_DP,
  4016. QDF_TRACE_LEVEL_INFO_HIGH,
  4017. FL("deleting vdev object %pK (%pM)"),
  4018. vdev, vdev->mac_addr.raw);
  4019. qdf_mem_free(vdev);
  4020. vdev = NULL;
  4021. if (vdev_delete_cb)
  4022. vdev_delete_cb(vdev_delete_context);
  4023. }
  4024. } else {
  4025. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4026. }
  4027. if (vdev) {
  4028. if (vdev->vap_bss_peer == peer) {
  4029. vdev->vap_bss_peer = NULL;
  4030. }
  4031. }
  4032. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  4033. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4034. vdev_id, peer->mac_addr.raw);
  4035. }
  4036. if (!vdev || !vdev->vap_bss_peer) {
  4037. goto free_peer;
  4038. }
  4039. #ifdef notyet
  4040. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  4041. #else
  4042. bss_peer = vdev->vap_bss_peer;
  4043. DP_UPDATE_STATS(vdev, peer);
  4044. free_peer:
  4045. qdf_mem_free(peer);
  4046. #endif
  4047. } else {
  4048. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4049. }
  4050. }
  4051. /*
  4052. * dp_peer_detach_wifi3() – Detach txrx peer
  4053. * @peer_handle: Datapath peer handle
  4054. * @bitmap: bitmap indicating special handling of request.
  4055. *
  4056. */
  4057. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4058. {
  4059. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4060. /* redirect the peer's rx delivery function to point to a
  4061. * discard func
  4062. */
  4063. peer->rx_opt_proc = dp_rx_discard;
  4064. peer->ctrl_peer = NULL;
  4065. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4066. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4067. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4068. qdf_spinlock_destroy(&peer->peer_info_lock);
  4069. /*
  4070. * Remove the reference added during peer_attach.
  4071. * The peer will still be left allocated until the
  4072. * PEER_UNMAP message arrives to remove the other
  4073. * reference, added by the PEER_MAP message.
  4074. */
  4075. dp_peer_unref_delete(peer_handle);
  4076. }
  4077. /*
  4078. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4079. * @peer_handle: Datapath peer handle
  4080. *
  4081. */
  4082. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4083. {
  4084. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4085. return vdev->mac_addr.raw;
  4086. }
  4087. /*
  4088. * dp_vdev_set_wds() - Enable per packet stats
  4089. * @vdev_handle: DP VDEV handle
  4090. * @val: value
  4091. *
  4092. * Return: none
  4093. */
  4094. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4095. {
  4096. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4097. vdev->wds_enabled = val;
  4098. return 0;
  4099. }
  4100. /*
  4101. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4102. * @peer_handle: Datapath peer handle
  4103. *
  4104. */
  4105. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4106. uint8_t vdev_id)
  4107. {
  4108. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4109. struct dp_vdev *vdev = NULL;
  4110. if (qdf_unlikely(!pdev))
  4111. return NULL;
  4112. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4113. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4114. if (vdev->vdev_id == vdev_id)
  4115. break;
  4116. }
  4117. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4118. return (struct cdp_vdev *)vdev;
  4119. }
  4120. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4121. {
  4122. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4123. return vdev->opmode;
  4124. }
  4125. static
  4126. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4127. ol_txrx_rx_fp *stack_fn_p,
  4128. ol_osif_vdev_handle *osif_vdev_p)
  4129. {
  4130. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4131. qdf_assert(vdev);
  4132. *stack_fn_p = vdev->osif_rx_stack;
  4133. *osif_vdev_p = vdev->osif_vdev;
  4134. }
  4135. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4136. {
  4137. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4138. struct dp_pdev *pdev = vdev->pdev;
  4139. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4140. }
  4141. /**
  4142. * dp_reset_monitor_mode() - Disable monitor mode
  4143. * @pdev_handle: Datapath PDEV handle
  4144. *
  4145. * Return: 0 on success, not 0 on failure
  4146. */
  4147. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4148. {
  4149. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4150. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4151. struct dp_soc *soc = pdev->soc;
  4152. uint8_t pdev_id;
  4153. int mac_id;
  4154. pdev_id = pdev->pdev_id;
  4155. soc = pdev->soc;
  4156. qdf_spin_lock_bh(&pdev->mon_lock);
  4157. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4158. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4159. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4160. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4161. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4162. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4163. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4164. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4165. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4166. }
  4167. pdev->monitor_vdev = NULL;
  4168. qdf_spin_unlock_bh(&pdev->mon_lock);
  4169. return 0;
  4170. }
  4171. /**
  4172. * dp_set_nac() - set peer_nac
  4173. * @peer_handle: Datapath PEER handle
  4174. *
  4175. * Return: void
  4176. */
  4177. static void dp_set_nac(struct cdp_peer *peer_handle)
  4178. {
  4179. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4180. peer->nac = 1;
  4181. }
  4182. /**
  4183. * dp_get_tx_pending() - read pending tx
  4184. * @pdev_handle: Datapath PDEV handle
  4185. *
  4186. * Return: outstanding tx
  4187. */
  4188. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4189. {
  4190. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4191. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4192. }
  4193. /**
  4194. * dp_get_peer_mac_from_peer_id() - get peer mac
  4195. * @pdev_handle: Datapath PDEV handle
  4196. * @peer_id: Peer ID
  4197. * @peer_mac: MAC addr of PEER
  4198. *
  4199. * Return: void
  4200. */
  4201. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4202. uint32_t peer_id, uint8_t *peer_mac)
  4203. {
  4204. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4205. struct dp_peer *peer;
  4206. if (pdev && peer_mac) {
  4207. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4208. if (peer && peer->mac_addr.raw) {
  4209. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4210. DP_MAC_ADDR_LEN);
  4211. }
  4212. }
  4213. }
  4214. /**
  4215. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4216. * @vdev_handle: Datapath VDEV handle
  4217. * @smart_monitor: Flag to denote if its smart monitor mode
  4218. *
  4219. * Return: 0 on success, not 0 on failure
  4220. */
  4221. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4222. uint8_t smart_monitor)
  4223. {
  4224. /* Many monitor VAPs can exists in a system but only one can be up at
  4225. * anytime
  4226. */
  4227. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4228. struct dp_pdev *pdev;
  4229. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4230. struct dp_soc *soc;
  4231. uint8_t pdev_id;
  4232. int mac_id;
  4233. qdf_assert(vdev);
  4234. pdev = vdev->pdev;
  4235. pdev_id = pdev->pdev_id;
  4236. soc = pdev->soc;
  4237. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4238. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4239. pdev, pdev_id, soc, vdev);
  4240. /*Check if current pdev's monitor_vdev exists */
  4241. if (pdev->monitor_vdev) {
  4242. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4243. "vdev=%pK", vdev);
  4244. qdf_assert(vdev);
  4245. }
  4246. pdev->monitor_vdev = vdev;
  4247. /* If smart monitor mode, do not configure monitor ring */
  4248. if (smart_monitor)
  4249. return QDF_STATUS_SUCCESS;
  4250. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4251. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4252. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4253. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4254. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4255. pdev->mo_data_filter);
  4256. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4257. htt_tlv_filter.mpdu_start = 1;
  4258. htt_tlv_filter.msdu_start = 1;
  4259. htt_tlv_filter.packet = 1;
  4260. htt_tlv_filter.msdu_end = 1;
  4261. htt_tlv_filter.mpdu_end = 1;
  4262. htt_tlv_filter.packet_header = 1;
  4263. htt_tlv_filter.attention = 1;
  4264. htt_tlv_filter.ppdu_start = 0;
  4265. htt_tlv_filter.ppdu_end = 0;
  4266. htt_tlv_filter.ppdu_end_user_stats = 0;
  4267. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4268. htt_tlv_filter.ppdu_end_status_done = 0;
  4269. htt_tlv_filter.header_per_msdu = 1;
  4270. htt_tlv_filter.enable_fp =
  4271. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4272. htt_tlv_filter.enable_md = 0;
  4273. htt_tlv_filter.enable_mo =
  4274. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4275. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4276. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4277. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4278. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4279. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4280. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4281. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4282. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4283. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4284. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4285. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4286. }
  4287. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4288. htt_tlv_filter.mpdu_start = 1;
  4289. htt_tlv_filter.msdu_start = 0;
  4290. htt_tlv_filter.packet = 0;
  4291. htt_tlv_filter.msdu_end = 0;
  4292. htt_tlv_filter.mpdu_end = 0;
  4293. htt_tlv_filter.attention = 0;
  4294. htt_tlv_filter.ppdu_start = 1;
  4295. htt_tlv_filter.ppdu_end = 1;
  4296. htt_tlv_filter.ppdu_end_user_stats = 1;
  4297. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4298. htt_tlv_filter.ppdu_end_status_done = 1;
  4299. htt_tlv_filter.enable_fp = 1;
  4300. htt_tlv_filter.enable_md = 0;
  4301. htt_tlv_filter.enable_mo = 1;
  4302. if (pdev->mcopy_mode) {
  4303. htt_tlv_filter.packet_header = 1;
  4304. }
  4305. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4306. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4307. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4308. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4309. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4310. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4311. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4312. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4313. pdev->pdev_id);
  4314. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4315. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4316. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4317. }
  4318. return QDF_STATUS_SUCCESS;
  4319. }
  4320. /**
  4321. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4322. * @pdev_handle: Datapath PDEV handle
  4323. * @filter_val: Flag to select Filter for monitor mode
  4324. * Return: 0 on success, not 0 on failure
  4325. */
  4326. static int dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4327. struct cdp_monitor_filter *filter_val)
  4328. {
  4329. /* Many monitor VAPs can exists in a system but only one can be up at
  4330. * anytime
  4331. */
  4332. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4333. struct dp_vdev *vdev = pdev->monitor_vdev;
  4334. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4335. struct dp_soc *soc;
  4336. uint8_t pdev_id;
  4337. int mac_id;
  4338. pdev_id = pdev->pdev_id;
  4339. soc = pdev->soc;
  4340. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4341. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4342. pdev, pdev_id, soc, vdev);
  4343. /*Check if current pdev's monitor_vdev exists */
  4344. if (!pdev->monitor_vdev) {
  4345. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4346. "vdev=%pK", vdev);
  4347. qdf_assert(vdev);
  4348. }
  4349. /* update filter mode, type in pdev structure */
  4350. pdev->mon_filter_mode = filter_val->mode;
  4351. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4352. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4353. pdev->fp_data_filter = filter_val->fp_data;
  4354. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4355. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4356. pdev->mo_data_filter = filter_val->mo_data;
  4357. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4358. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4359. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4360. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4361. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4362. pdev->mo_data_filter);
  4363. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4364. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4365. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4366. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4367. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4368. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4369. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4370. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4371. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4372. }
  4373. htt_tlv_filter.mpdu_start = 1;
  4374. htt_tlv_filter.msdu_start = 1;
  4375. htt_tlv_filter.packet = 1;
  4376. htt_tlv_filter.msdu_end = 1;
  4377. htt_tlv_filter.mpdu_end = 1;
  4378. htt_tlv_filter.packet_header = 1;
  4379. htt_tlv_filter.attention = 1;
  4380. htt_tlv_filter.ppdu_start = 0;
  4381. htt_tlv_filter.ppdu_end = 0;
  4382. htt_tlv_filter.ppdu_end_user_stats = 0;
  4383. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4384. htt_tlv_filter.ppdu_end_status_done = 0;
  4385. htt_tlv_filter.header_per_msdu = 1;
  4386. htt_tlv_filter.enable_fp =
  4387. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4388. htt_tlv_filter.enable_md = 0;
  4389. htt_tlv_filter.enable_mo =
  4390. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4391. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4392. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4393. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4394. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4395. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4396. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4397. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4398. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4399. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4400. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4401. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4402. }
  4403. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4404. htt_tlv_filter.mpdu_start = 1;
  4405. htt_tlv_filter.msdu_start = 0;
  4406. htt_tlv_filter.packet = 0;
  4407. htt_tlv_filter.msdu_end = 0;
  4408. htt_tlv_filter.mpdu_end = 0;
  4409. htt_tlv_filter.attention = 0;
  4410. htt_tlv_filter.ppdu_start = 1;
  4411. htt_tlv_filter.ppdu_end = 1;
  4412. htt_tlv_filter.ppdu_end_user_stats = 1;
  4413. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4414. htt_tlv_filter.ppdu_end_status_done = 1;
  4415. htt_tlv_filter.enable_fp = 1;
  4416. htt_tlv_filter.enable_md = 0;
  4417. htt_tlv_filter.enable_mo = 1;
  4418. if (pdev->mcopy_mode) {
  4419. htt_tlv_filter.packet_header = 1;
  4420. }
  4421. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4422. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4423. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4424. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4425. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4426. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4427. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4428. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4429. pdev->pdev_id);
  4430. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4431. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4432. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4433. }
  4434. return QDF_STATUS_SUCCESS;
  4435. }
  4436. /**
  4437. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4438. * @pdev_handle: Datapath PDEV handle
  4439. *
  4440. * Return: pdev_id
  4441. */
  4442. static
  4443. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4444. {
  4445. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4446. return pdev->pdev_id;
  4447. }
  4448. /**
  4449. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  4450. * @pdev_handle: Datapath PDEV handle
  4451. * @chan_noise_floor: Channel Noise Floor
  4452. *
  4453. * Return: void
  4454. */
  4455. static
  4456. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  4457. int16_t chan_noise_floor)
  4458. {
  4459. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4460. pdev->chan_noise_floor = chan_noise_floor;
  4461. }
  4462. /**
  4463. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4464. * @vdev_handle: Datapath VDEV handle
  4465. * Return: true on ucast filter flag set
  4466. */
  4467. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4468. {
  4469. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4470. struct dp_pdev *pdev;
  4471. pdev = vdev->pdev;
  4472. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4473. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4474. return true;
  4475. return false;
  4476. }
  4477. /**
  4478. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4479. * @vdev_handle: Datapath VDEV handle
  4480. * Return: true on mcast filter flag set
  4481. */
  4482. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4483. {
  4484. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4485. struct dp_pdev *pdev;
  4486. pdev = vdev->pdev;
  4487. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4488. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4489. return true;
  4490. return false;
  4491. }
  4492. /**
  4493. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4494. * @vdev_handle: Datapath VDEV handle
  4495. * Return: true on non data filter flag set
  4496. */
  4497. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4498. {
  4499. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4500. struct dp_pdev *pdev;
  4501. pdev = vdev->pdev;
  4502. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4503. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4504. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4505. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4506. return true;
  4507. }
  4508. }
  4509. return false;
  4510. }
  4511. #ifdef MESH_MODE_SUPPORT
  4512. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4513. {
  4514. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4515. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4516. FL("val %d"), val);
  4517. vdev->mesh_vdev = val;
  4518. }
  4519. /*
  4520. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4521. * @vdev_hdl: virtual device object
  4522. * @val: value to be set
  4523. *
  4524. * Return: void
  4525. */
  4526. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4527. {
  4528. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4529. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4530. FL("val %d"), val);
  4531. vdev->mesh_rx_filter = val;
  4532. }
  4533. #endif
  4534. /*
  4535. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4536. * Current scope is bar received count
  4537. *
  4538. * @pdev_handle: DP_PDEV handle
  4539. *
  4540. * Return: void
  4541. */
  4542. #define STATS_PROC_TIMEOUT (HZ/1000)
  4543. static void
  4544. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4545. {
  4546. struct dp_vdev *vdev;
  4547. struct dp_peer *peer;
  4548. uint32_t waitcnt;
  4549. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4550. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4551. if (!peer) {
  4552. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4553. FL("DP Invalid Peer refernce"));
  4554. return;
  4555. }
  4556. if (peer->delete_in_progress) {
  4557. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4558. FL("DP Peer deletion in progress"));
  4559. continue;
  4560. }
  4561. qdf_atomic_inc(&peer->ref_cnt);
  4562. waitcnt = 0;
  4563. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4564. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4565. && waitcnt < 10) {
  4566. schedule_timeout_interruptible(
  4567. STATS_PROC_TIMEOUT);
  4568. waitcnt++;
  4569. }
  4570. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4571. dp_peer_unref_delete(peer);
  4572. }
  4573. }
  4574. }
  4575. /**
  4576. * dp_rx_bar_stats_cb(): BAR received stats callback
  4577. * @soc: SOC handle
  4578. * @cb_ctxt: Call back context
  4579. * @reo_status: Reo status
  4580. *
  4581. * return: void
  4582. */
  4583. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4584. union hal_reo_status *reo_status)
  4585. {
  4586. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4587. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4588. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4589. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4590. queue_status->header.status);
  4591. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4592. return;
  4593. }
  4594. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4595. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4596. }
  4597. /**
  4598. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4599. * @vdev: DP VDEV handle
  4600. *
  4601. * return: void
  4602. */
  4603. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  4604. struct cdp_vdev_stats *vdev_stats)
  4605. {
  4606. struct dp_peer *peer = NULL;
  4607. struct dp_soc *soc = vdev->pdev->soc;
  4608. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  4609. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4610. dp_update_vdev_stats(vdev_stats, peer);
  4611. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4612. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  4613. &vdev->stats, (uint16_t) vdev->vdev_id,
  4614. UPDATE_VDEV_STATS);
  4615. }
  4616. /**
  4617. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4618. * @pdev: DP PDEV handle
  4619. *
  4620. * return: void
  4621. */
  4622. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4623. {
  4624. struct dp_vdev *vdev = NULL;
  4625. struct dp_soc *soc = pdev->soc;
  4626. struct cdp_vdev_stats *vdev_stats =
  4627. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4628. if (!vdev_stats) {
  4629. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4630. "DP alloc failure - unable to get alloc vdev stats");
  4631. return;
  4632. }
  4633. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4634. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4635. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4636. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4637. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4638. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4639. dp_update_pdev_stats(pdev, vdev_stats);
  4640. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4641. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4642. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4643. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4644. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4645. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4646. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4647. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4648. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  4649. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4650. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  4651. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4652. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4653. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4654. DP_STATS_AGGR(pdev, vdev,
  4655. tx_i.mcast_en.dropped_map_error);
  4656. DP_STATS_AGGR(pdev, vdev,
  4657. tx_i.mcast_en.dropped_self_mac);
  4658. DP_STATS_AGGR(pdev, vdev,
  4659. tx_i.mcast_en.dropped_send_fail);
  4660. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4661. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4662. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4663. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4664. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  4665. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4666. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4667. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4668. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4669. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4670. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4671. pdev->stats.tx_i.dropped.dma_error +
  4672. pdev->stats.tx_i.dropped.ring_full +
  4673. pdev->stats.tx_i.dropped.enqueue_fail +
  4674. pdev->stats.tx_i.dropped.desc_na.num +
  4675. pdev->stats.tx_i.dropped.res_full;
  4676. pdev->stats.tx.last_ack_rssi =
  4677. vdev->stats.tx.last_ack_rssi;
  4678. pdev->stats.tx_i.tso.num_seg =
  4679. vdev->stats.tx_i.tso.num_seg;
  4680. }
  4681. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4682. qdf_mem_free(vdev_stats);
  4683. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4684. soc->cdp_soc.ol_ops->update_dp_stats(pdev->ctrl_pdev,
  4685. &pdev->stats, pdev->pdev_id, UPDATE_PDEV_STATS);
  4686. }
  4687. /**
  4688. * dp_vdev_getstats() - get vdev packet level stats
  4689. * @vdev_handle: Datapath VDEV handle
  4690. * @stats: cdp network device stats structure
  4691. *
  4692. * Return: void
  4693. */
  4694. static void dp_vdev_getstats(void *vdev_handle,
  4695. struct cdp_dev_stats *stats)
  4696. {
  4697. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4698. struct cdp_vdev_stats *vdev_stats =
  4699. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4700. if (!vdev_stats) {
  4701. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4702. "DP alloc failure - unable to get alloc vdev stats");
  4703. return;
  4704. }
  4705. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4706. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  4707. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  4708. stats->tx_errors = vdev_stats->tx.tx_failed +
  4709. vdev_stats->tx_i.dropped.dropped_pkt.num;
  4710. stats->tx_dropped = stats->tx_errors;
  4711. stats->rx_packets = vdev_stats->rx.unicast.num +
  4712. vdev_stats->rx.multicast.num +
  4713. vdev_stats->rx.bcast.num;
  4714. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  4715. vdev_stats->rx.multicast.bytes +
  4716. vdev_stats->rx.bcast.bytes;
  4717. }
  4718. /**
  4719. * dp_pdev_getstats() - get pdev packet level stats
  4720. * @pdev_handle: Datapath PDEV handle
  4721. * @stats: cdp network device stats structure
  4722. *
  4723. * Return: void
  4724. */
  4725. static void dp_pdev_getstats(void *pdev_handle,
  4726. struct cdp_dev_stats *stats)
  4727. {
  4728. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4729. dp_aggregate_pdev_stats(pdev);
  4730. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4731. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4732. stats->tx_errors = pdev->stats.tx.tx_failed +
  4733. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4734. stats->tx_dropped = stats->tx_errors;
  4735. stats->rx_packets = pdev->stats.rx.unicast.num +
  4736. pdev->stats.rx.multicast.num +
  4737. pdev->stats.rx.bcast.num;
  4738. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4739. pdev->stats.rx.multicast.bytes +
  4740. pdev->stats.rx.bcast.bytes;
  4741. }
  4742. /**
  4743. * dp_get_device_stats() - get interface level packet stats
  4744. * @handle: device handle
  4745. * @stats: cdp network device stats structure
  4746. * @type: device type pdev/vdev
  4747. *
  4748. * Return: void
  4749. */
  4750. static void dp_get_device_stats(void *handle,
  4751. struct cdp_dev_stats *stats, uint8_t type)
  4752. {
  4753. switch (type) {
  4754. case UPDATE_VDEV_STATS:
  4755. dp_vdev_getstats(handle, stats);
  4756. break;
  4757. case UPDATE_PDEV_STATS:
  4758. dp_pdev_getstats(handle, stats);
  4759. break;
  4760. default:
  4761. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4762. "apstats cannot be updated for this input "
  4763. "type %d", type);
  4764. break;
  4765. }
  4766. }
  4767. /**
  4768. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4769. * @pdev: DP_PDEV Handle
  4770. *
  4771. * Return:void
  4772. */
  4773. static inline void
  4774. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4775. {
  4776. uint8_t index = 0;
  4777. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4778. DP_PRINT_STATS("Received From Stack:");
  4779. DP_PRINT_STATS(" Packets = %d",
  4780. pdev->stats.tx_i.rcvd.num);
  4781. DP_PRINT_STATS(" Bytes = %llu",
  4782. pdev->stats.tx_i.rcvd.bytes);
  4783. DP_PRINT_STATS("Processed:");
  4784. DP_PRINT_STATS(" Packets = %d",
  4785. pdev->stats.tx_i.processed.num);
  4786. DP_PRINT_STATS(" Bytes = %llu",
  4787. pdev->stats.tx_i.processed.bytes);
  4788. DP_PRINT_STATS("Total Completions:");
  4789. DP_PRINT_STATS(" Packets = %u",
  4790. pdev->stats.tx.comp_pkt.num);
  4791. DP_PRINT_STATS(" Bytes = %llu",
  4792. pdev->stats.tx.comp_pkt.bytes);
  4793. DP_PRINT_STATS("Successful Completions:");
  4794. DP_PRINT_STATS(" Packets = %u",
  4795. pdev->stats.tx.tx_success.num);
  4796. DP_PRINT_STATS(" Bytes = %llu",
  4797. pdev->stats.tx.tx_success.bytes);
  4798. DP_PRINT_STATS("Dropped:");
  4799. DP_PRINT_STATS(" Total = %d",
  4800. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4801. DP_PRINT_STATS(" Dma_map_error = %d",
  4802. pdev->stats.tx_i.dropped.dma_error);
  4803. DP_PRINT_STATS(" Ring Full = %d",
  4804. pdev->stats.tx_i.dropped.ring_full);
  4805. DP_PRINT_STATS(" Descriptor Not available = %d",
  4806. pdev->stats.tx_i.dropped.desc_na.num);
  4807. DP_PRINT_STATS(" HW enqueue failed= %d",
  4808. pdev->stats.tx_i.dropped.enqueue_fail);
  4809. DP_PRINT_STATS(" Resources Full = %d",
  4810. pdev->stats.tx_i.dropped.res_full);
  4811. DP_PRINT_STATS(" FW removed = %d",
  4812. pdev->stats.tx.dropped.fw_rem);
  4813. DP_PRINT_STATS(" FW removed transmitted = %d",
  4814. pdev->stats.tx.dropped.fw_rem_tx);
  4815. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4816. pdev->stats.tx.dropped.fw_rem_notx);
  4817. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4818. pdev->stats.tx.dropped.fw_reason1);
  4819. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4820. pdev->stats.tx.dropped.fw_reason2);
  4821. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4822. pdev->stats.tx.dropped.fw_reason3);
  4823. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4824. pdev->stats.tx.dropped.age_out);
  4825. DP_PRINT_STATS(" Multicast:");
  4826. DP_PRINT_STATS(" Packets: %u",
  4827. pdev->stats.tx.mcast.num);
  4828. DP_PRINT_STATS(" Bytes: %llu",
  4829. pdev->stats.tx.mcast.bytes);
  4830. DP_PRINT_STATS("Scatter Gather:");
  4831. DP_PRINT_STATS(" Packets = %d",
  4832. pdev->stats.tx_i.sg.sg_pkt.num);
  4833. DP_PRINT_STATS(" Bytes = %llu",
  4834. pdev->stats.tx_i.sg.sg_pkt.bytes);
  4835. DP_PRINT_STATS(" Dropped By Host = %d",
  4836. pdev->stats.tx_i.sg.dropped_host.num);
  4837. DP_PRINT_STATS(" Dropped By Target = %d",
  4838. pdev->stats.tx_i.sg.dropped_target);
  4839. DP_PRINT_STATS("TSO:");
  4840. DP_PRINT_STATS(" Number of Segments = %d",
  4841. pdev->stats.tx_i.tso.num_seg);
  4842. DP_PRINT_STATS(" Packets = %d",
  4843. pdev->stats.tx_i.tso.tso_pkt.num);
  4844. DP_PRINT_STATS(" Bytes = %llu",
  4845. pdev->stats.tx_i.tso.tso_pkt.bytes);
  4846. DP_PRINT_STATS(" Dropped By Host = %d",
  4847. pdev->stats.tx_i.tso.dropped_host.num);
  4848. DP_PRINT_STATS("Mcast Enhancement:");
  4849. DP_PRINT_STATS(" Packets = %d",
  4850. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  4851. DP_PRINT_STATS(" Bytes = %llu",
  4852. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  4853. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  4854. pdev->stats.tx_i.mcast_en.dropped_map_error);
  4855. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  4856. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  4857. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  4858. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  4859. DP_PRINT_STATS(" Unicast sent = %d",
  4860. pdev->stats.tx_i.mcast_en.ucast);
  4861. DP_PRINT_STATS("Raw:");
  4862. DP_PRINT_STATS(" Packets = %d",
  4863. pdev->stats.tx_i.raw.raw_pkt.num);
  4864. DP_PRINT_STATS(" Bytes = %llu",
  4865. pdev->stats.tx_i.raw.raw_pkt.bytes);
  4866. DP_PRINT_STATS(" DMA map error = %d",
  4867. pdev->stats.tx_i.raw.dma_map_error);
  4868. DP_PRINT_STATS("Reinjected:");
  4869. DP_PRINT_STATS(" Packets = %d",
  4870. pdev->stats.tx_i.reinject_pkts.num);
  4871. DP_PRINT_STATS(" Bytes = %llu\n",
  4872. pdev->stats.tx_i.reinject_pkts.bytes);
  4873. DP_PRINT_STATS("Inspected:");
  4874. DP_PRINT_STATS(" Packets = %d",
  4875. pdev->stats.tx_i.inspect_pkts.num);
  4876. DP_PRINT_STATS(" Bytes = %llu",
  4877. pdev->stats.tx_i.inspect_pkts.bytes);
  4878. DP_PRINT_STATS("Nawds Multicast:");
  4879. DP_PRINT_STATS(" Packets = %d",
  4880. pdev->stats.tx_i.nawds_mcast.num);
  4881. DP_PRINT_STATS(" Bytes = %llu",
  4882. pdev->stats.tx_i.nawds_mcast.bytes);
  4883. DP_PRINT_STATS("CCE Classified:");
  4884. DP_PRINT_STATS(" CCE Classified Packets: %u",
  4885. pdev->stats.tx_i.cce_classified);
  4886. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  4887. pdev->stats.tx_i.cce_classified_raw);
  4888. DP_PRINT_STATS("Mesh stats:");
  4889. DP_PRINT_STATS(" frames to firmware: %u",
  4890. pdev->stats.tx_i.mesh.exception_fw);
  4891. DP_PRINT_STATS(" completions from fw: %u",
  4892. pdev->stats.tx_i.mesh.completion_fw);
  4893. DP_PRINT_STATS("PPDU stats counter");
  4894. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  4895. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  4896. pdev->stats.ppdu_stats_counter[index]);
  4897. }
  4898. }
  4899. /**
  4900. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  4901. * @pdev: DP_PDEV Handle
  4902. *
  4903. * Return: void
  4904. */
  4905. static inline void
  4906. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  4907. {
  4908. DP_PRINT_STATS("PDEV Rx Stats:\n");
  4909. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  4910. DP_PRINT_STATS(" Packets = %d %d %d %d",
  4911. pdev->stats.rx.rcvd_reo[0].num,
  4912. pdev->stats.rx.rcvd_reo[1].num,
  4913. pdev->stats.rx.rcvd_reo[2].num,
  4914. pdev->stats.rx.rcvd_reo[3].num);
  4915. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  4916. pdev->stats.rx.rcvd_reo[0].bytes,
  4917. pdev->stats.rx.rcvd_reo[1].bytes,
  4918. pdev->stats.rx.rcvd_reo[2].bytes,
  4919. pdev->stats.rx.rcvd_reo[3].bytes);
  4920. DP_PRINT_STATS("Replenished:");
  4921. DP_PRINT_STATS(" Packets = %d",
  4922. pdev->stats.replenish.pkts.num);
  4923. DP_PRINT_STATS(" Bytes = %llu",
  4924. pdev->stats.replenish.pkts.bytes);
  4925. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  4926. pdev->stats.buf_freelist);
  4927. DP_PRINT_STATS(" Low threshold intr = %d",
  4928. pdev->stats.replenish.low_thresh_intrs);
  4929. DP_PRINT_STATS("Dropped:");
  4930. DP_PRINT_STATS(" msdu_not_done = %d",
  4931. pdev->stats.dropped.msdu_not_done);
  4932. DP_PRINT_STATS(" mon_rx_drop = %d",
  4933. pdev->stats.dropped.mon_rx_drop);
  4934. DP_PRINT_STATS("Sent To Stack:");
  4935. DP_PRINT_STATS(" Packets = %d",
  4936. pdev->stats.rx.to_stack.num);
  4937. DP_PRINT_STATS(" Bytes = %llu",
  4938. pdev->stats.rx.to_stack.bytes);
  4939. DP_PRINT_STATS("Multicast/Broadcast:");
  4940. DP_PRINT_STATS(" Packets = %d",
  4941. (pdev->stats.rx.multicast.num +
  4942. pdev->stats.rx.bcast.num));
  4943. DP_PRINT_STATS(" Bytes = %llu",
  4944. (pdev->stats.rx.multicast.bytes +
  4945. pdev->stats.rx.bcast.bytes));
  4946. DP_PRINT_STATS("Errors:");
  4947. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  4948. pdev->stats.replenish.rxdma_err);
  4949. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  4950. pdev->stats.err.desc_alloc_fail);
  4951. DP_PRINT_STATS(" IP checksum error = %d",
  4952. pdev->stats.err.ip_csum_err);
  4953. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  4954. pdev->stats.err.tcp_udp_csum_err);
  4955. /* Get bar_recv_cnt */
  4956. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  4957. DP_PRINT_STATS("BAR Received Count: = %d",
  4958. pdev->stats.rx.bar_recv_cnt);
  4959. }
  4960. /**
  4961. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  4962. * @pdev: DP_PDEV Handle
  4963. *
  4964. * Return: void
  4965. */
  4966. static inline void
  4967. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  4968. {
  4969. struct cdp_pdev_mon_stats *rx_mon_stats;
  4970. rx_mon_stats = &pdev->rx_mon_stats;
  4971. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  4972. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  4973. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  4974. rx_mon_stats->status_ppdu_done);
  4975. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  4976. rx_mon_stats->dest_ppdu_done);
  4977. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  4978. rx_mon_stats->dest_mpdu_done);
  4979. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  4980. rx_mon_stats->dest_mpdu_drop);
  4981. }
  4982. /**
  4983. * dp_print_soc_tx_stats(): Print SOC level stats
  4984. * @soc DP_SOC Handle
  4985. *
  4986. * Return: void
  4987. */
  4988. static inline void
  4989. dp_print_soc_tx_stats(struct dp_soc *soc)
  4990. {
  4991. uint8_t desc_pool_id;
  4992. soc->stats.tx.desc_in_use = 0;
  4993. DP_PRINT_STATS("SOC Tx Stats:\n");
  4994. for (desc_pool_id = 0;
  4995. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  4996. desc_pool_id++)
  4997. soc->stats.tx.desc_in_use +=
  4998. soc->tx_desc[desc_pool_id].num_allocated;
  4999. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5000. soc->stats.tx.desc_in_use);
  5001. DP_PRINT_STATS("Invalid peer:");
  5002. DP_PRINT_STATS(" Packets = %d",
  5003. soc->stats.tx.tx_invalid_peer.num);
  5004. DP_PRINT_STATS(" Bytes = %llu",
  5005. soc->stats.tx.tx_invalid_peer.bytes);
  5006. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5007. soc->stats.tx.tcl_ring_full[0],
  5008. soc->stats.tx.tcl_ring_full[1],
  5009. soc->stats.tx.tcl_ring_full[2]);
  5010. }
  5011. /**
  5012. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5013. * @soc: DP_SOC Handle
  5014. *
  5015. * Return:void
  5016. */
  5017. static inline void
  5018. dp_print_soc_rx_stats(struct dp_soc *soc)
  5019. {
  5020. uint32_t i;
  5021. char reo_error[DP_REO_ERR_LENGTH];
  5022. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5023. uint8_t index = 0;
  5024. DP_PRINT_STATS("SOC Rx Stats:\n");
  5025. DP_PRINT_STATS("Fragmented packets: %u",
  5026. soc->stats.rx.rx_frags);
  5027. DP_PRINT_STATS("Reo reinjected packets: %u",
  5028. soc->stats.rx.reo_reinject);
  5029. DP_PRINT_STATS("Errors:\n");
  5030. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5031. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5032. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5033. DP_PRINT_STATS("Invalid RBM = %d",
  5034. soc->stats.rx.err.invalid_rbm);
  5035. DP_PRINT_STATS("Invalid Vdev = %d",
  5036. soc->stats.rx.err.invalid_vdev);
  5037. DP_PRINT_STATS("Invalid Pdev = %d",
  5038. soc->stats.rx.err.invalid_pdev);
  5039. DP_PRINT_STATS("Invalid Peer = %d",
  5040. soc->stats.rx.err.rx_invalid_peer.num);
  5041. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5042. soc->stats.rx.err.hal_ring_access_fail);
  5043. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5044. index += qdf_snprint(&rxdma_error[index],
  5045. DP_RXDMA_ERR_LENGTH - index,
  5046. " %d", soc->stats.rx.err.rxdma_error[i]);
  5047. }
  5048. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5049. rxdma_error);
  5050. index = 0;
  5051. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5052. index += qdf_snprint(&reo_error[index],
  5053. DP_REO_ERR_LENGTH - index,
  5054. " %d", soc->stats.rx.err.reo_error[i]);
  5055. }
  5056. DP_PRINT_STATS("REO Error(0-14):%s",
  5057. reo_error);
  5058. }
  5059. /**
  5060. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5061. * @soc: DP_SOC handle
  5062. * @srng: DP_SRNG handle
  5063. * @ring_name: SRNG name
  5064. *
  5065. * Return: void
  5066. */
  5067. static inline void
  5068. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5069. char *ring_name)
  5070. {
  5071. uint32_t tailp;
  5072. uint32_t headp;
  5073. if (srng->hal_srng != NULL) {
  5074. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5075. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  5076. ring_name, headp, tailp);
  5077. }
  5078. }
  5079. /**
  5080. * dp_print_ring_stats(): Print tail and head pointer
  5081. * @pdev: DP_PDEV handle
  5082. *
  5083. * Return:void
  5084. */
  5085. static inline void
  5086. dp_print_ring_stats(struct dp_pdev *pdev)
  5087. {
  5088. uint32_t i;
  5089. char ring_name[STR_MAXLEN + 1];
  5090. int mac_id;
  5091. dp_print_ring_stat_from_hal(pdev->soc,
  5092. &pdev->soc->reo_exception_ring,
  5093. "Reo Exception Ring");
  5094. dp_print_ring_stat_from_hal(pdev->soc,
  5095. &pdev->soc->reo_reinject_ring,
  5096. "Reo Inject Ring");
  5097. dp_print_ring_stat_from_hal(pdev->soc,
  5098. &pdev->soc->reo_cmd_ring,
  5099. "Reo Command Ring");
  5100. dp_print_ring_stat_from_hal(pdev->soc,
  5101. &pdev->soc->reo_status_ring,
  5102. "Reo Status Ring");
  5103. dp_print_ring_stat_from_hal(pdev->soc,
  5104. &pdev->soc->rx_rel_ring,
  5105. "Rx Release ring");
  5106. dp_print_ring_stat_from_hal(pdev->soc,
  5107. &pdev->soc->tcl_cmd_ring,
  5108. "Tcl command Ring");
  5109. dp_print_ring_stat_from_hal(pdev->soc,
  5110. &pdev->soc->tcl_status_ring,
  5111. "Tcl Status Ring");
  5112. dp_print_ring_stat_from_hal(pdev->soc,
  5113. &pdev->soc->wbm_desc_rel_ring,
  5114. "Wbm Desc Rel Ring");
  5115. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  5116. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  5117. dp_print_ring_stat_from_hal(pdev->soc,
  5118. &pdev->soc->reo_dest_ring[i],
  5119. ring_name);
  5120. }
  5121. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  5122. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  5123. dp_print_ring_stat_from_hal(pdev->soc,
  5124. &pdev->soc->tcl_data_ring[i],
  5125. ring_name);
  5126. }
  5127. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  5128. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  5129. dp_print_ring_stat_from_hal(pdev->soc,
  5130. &pdev->soc->tx_comp_ring[i],
  5131. ring_name);
  5132. }
  5133. dp_print_ring_stat_from_hal(pdev->soc,
  5134. &pdev->rx_refill_buf_ring,
  5135. "Rx Refill Buf Ring");
  5136. dp_print_ring_stat_from_hal(pdev->soc,
  5137. &pdev->rx_refill_buf_ring2,
  5138. "Second Rx Refill Buf Ring");
  5139. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5140. dp_print_ring_stat_from_hal(pdev->soc,
  5141. &pdev->rxdma_mon_buf_ring[mac_id],
  5142. "Rxdma Mon Buf Ring");
  5143. dp_print_ring_stat_from_hal(pdev->soc,
  5144. &pdev->rxdma_mon_dst_ring[mac_id],
  5145. "Rxdma Mon Dst Ring");
  5146. dp_print_ring_stat_from_hal(pdev->soc,
  5147. &pdev->rxdma_mon_status_ring[mac_id],
  5148. "Rxdma Mon Status Ring");
  5149. dp_print_ring_stat_from_hal(pdev->soc,
  5150. &pdev->rxdma_mon_desc_ring[mac_id],
  5151. "Rxdma mon desc Ring");
  5152. }
  5153. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++) {
  5154. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  5155. dp_print_ring_stat_from_hal(pdev->soc,
  5156. &pdev->rxdma_err_dst_ring[i],
  5157. ring_name);
  5158. }
  5159. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  5160. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  5161. dp_print_ring_stat_from_hal(pdev->soc,
  5162. &pdev->rx_mac_buf_ring[i],
  5163. ring_name);
  5164. }
  5165. }
  5166. /**
  5167. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5168. * @vdev: DP_VDEV handle
  5169. *
  5170. * Return:void
  5171. */
  5172. static inline void
  5173. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5174. {
  5175. struct dp_peer *peer = NULL;
  5176. struct dp_soc *soc = (struct dp_soc *)vdev->pdev->soc;
  5177. DP_STATS_CLR(vdev->pdev);
  5178. DP_STATS_CLR(vdev->pdev->soc);
  5179. DP_STATS_CLR(vdev);
  5180. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5181. if (!peer)
  5182. return;
  5183. DP_STATS_CLR(peer);
  5184. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  5185. soc->cdp_soc.ol_ops->update_dp_stats(
  5186. vdev->pdev->ctrl_pdev,
  5187. &peer->stats,
  5188. peer->peer_ids[0],
  5189. UPDATE_PEER_STATS);
  5190. }
  5191. }
  5192. if (soc->cdp_soc.ol_ops->update_dp_stats)
  5193. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  5194. &vdev->stats, (uint16_t)vdev->vdev_id,
  5195. UPDATE_VDEV_STATS);
  5196. }
  5197. /**
  5198. * dp_print_common_rates_info(): Print common rate for tx or rx
  5199. * @pkt_type_array: rate type array contains rate info
  5200. *
  5201. * Return:void
  5202. */
  5203. static inline void
  5204. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5205. {
  5206. uint8_t mcs, pkt_type;
  5207. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5208. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5209. if (!dp_rate_string[pkt_type][mcs].valid)
  5210. continue;
  5211. DP_PRINT_STATS(" %s = %d",
  5212. dp_rate_string[pkt_type][mcs].mcs_type,
  5213. pkt_type_array[pkt_type].mcs_count[mcs]);
  5214. }
  5215. DP_PRINT_STATS("\n");
  5216. }
  5217. }
  5218. /**
  5219. * dp_print_rx_rates(): Print Rx rate stats
  5220. * @vdev: DP_VDEV handle
  5221. *
  5222. * Return:void
  5223. */
  5224. static inline void
  5225. dp_print_rx_rates(struct dp_vdev *vdev)
  5226. {
  5227. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5228. uint8_t i;
  5229. uint8_t index = 0;
  5230. char nss[DP_NSS_LENGTH];
  5231. DP_PRINT_STATS("Rx Rate Info:\n");
  5232. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5233. index = 0;
  5234. for (i = 0; i < SS_COUNT; i++) {
  5235. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5236. " %d", pdev->stats.rx.nss[i]);
  5237. }
  5238. DP_PRINT_STATS("NSS(1-8) = %s",
  5239. nss);
  5240. DP_PRINT_STATS("SGI ="
  5241. " 0.8us %d,"
  5242. " 0.4us %d,"
  5243. " 1.6us %d,"
  5244. " 3.2us %d,",
  5245. pdev->stats.rx.sgi_count[0],
  5246. pdev->stats.rx.sgi_count[1],
  5247. pdev->stats.rx.sgi_count[2],
  5248. pdev->stats.rx.sgi_count[3]);
  5249. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5250. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5251. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5252. DP_PRINT_STATS("Reception Type ="
  5253. " SU: %d,"
  5254. " MU_MIMO:%d,"
  5255. " MU_OFDMA:%d,"
  5256. " MU_OFDMA_MIMO:%d\n",
  5257. pdev->stats.rx.reception_type[0],
  5258. pdev->stats.rx.reception_type[1],
  5259. pdev->stats.rx.reception_type[2],
  5260. pdev->stats.rx.reception_type[3]);
  5261. DP_PRINT_STATS("Aggregation:\n");
  5262. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5263. pdev->stats.rx.ampdu_cnt);
  5264. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5265. pdev->stats.rx.non_ampdu_cnt);
  5266. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5267. pdev->stats.rx.amsdu_cnt);
  5268. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5269. pdev->stats.rx.non_amsdu_cnt);
  5270. }
  5271. /**
  5272. * dp_print_tx_rates(): Print tx rates
  5273. * @vdev: DP_VDEV handle
  5274. *
  5275. * Return:void
  5276. */
  5277. static inline void
  5278. dp_print_tx_rates(struct dp_vdev *vdev)
  5279. {
  5280. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5281. uint8_t index;
  5282. char nss[DP_NSS_LENGTH];
  5283. int nss_index;
  5284. DP_PRINT_STATS("Tx Rate Info:\n");
  5285. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5286. DP_PRINT_STATS("SGI ="
  5287. " 0.8us %d"
  5288. " 0.4us %d"
  5289. " 1.6us %d"
  5290. " 3.2us %d",
  5291. pdev->stats.tx.sgi_count[0],
  5292. pdev->stats.tx.sgi_count[1],
  5293. pdev->stats.tx.sgi_count[2],
  5294. pdev->stats.tx.sgi_count[3]);
  5295. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5296. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5297. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5298. index = 0;
  5299. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5300. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5301. " %d", pdev->stats.tx.nss[nss_index]);
  5302. }
  5303. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5304. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5305. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5306. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5307. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5308. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5309. DP_PRINT_STATS("Aggregation:\n");
  5310. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5311. pdev->stats.tx.amsdu_cnt);
  5312. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5313. pdev->stats.tx.non_amsdu_cnt);
  5314. }
  5315. /**
  5316. * dp_print_peer_stats():print peer stats
  5317. * @peer: DP_PEER handle
  5318. *
  5319. * return void
  5320. */
  5321. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5322. {
  5323. uint8_t i;
  5324. uint32_t index;
  5325. char nss[DP_NSS_LENGTH];
  5326. DP_PRINT_STATS("Node Tx Stats:\n");
  5327. DP_PRINT_STATS("Total Packet Completions = %d",
  5328. peer->stats.tx.comp_pkt.num);
  5329. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5330. peer->stats.tx.comp_pkt.bytes);
  5331. DP_PRINT_STATS("Success Packets = %d",
  5332. peer->stats.tx.tx_success.num);
  5333. DP_PRINT_STATS("Success Bytes = %llu",
  5334. peer->stats.tx.tx_success.bytes);
  5335. DP_PRINT_STATS("Unicast Success Packets = %d",
  5336. peer->stats.tx.ucast.num);
  5337. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5338. peer->stats.tx.ucast.bytes);
  5339. DP_PRINT_STATS("Multicast Success Packets = %d",
  5340. peer->stats.tx.mcast.num);
  5341. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5342. peer->stats.tx.mcast.bytes);
  5343. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5344. peer->stats.tx.bcast.num);
  5345. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5346. peer->stats.tx.bcast.bytes);
  5347. DP_PRINT_STATS("Packets Failed = %d",
  5348. peer->stats.tx.tx_failed);
  5349. DP_PRINT_STATS("Packets In OFDMA = %d",
  5350. peer->stats.tx.ofdma);
  5351. DP_PRINT_STATS("Packets In STBC = %d",
  5352. peer->stats.tx.stbc);
  5353. DP_PRINT_STATS("Packets In LDPC = %d",
  5354. peer->stats.tx.ldpc);
  5355. DP_PRINT_STATS("Packet Retries = %d",
  5356. peer->stats.tx.retries);
  5357. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5358. peer->stats.tx.amsdu_cnt);
  5359. DP_PRINT_STATS("Last Packet RSSI = %d",
  5360. peer->stats.tx.last_ack_rssi);
  5361. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  5362. peer->stats.tx.dropped.fw_rem);
  5363. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5364. peer->stats.tx.dropped.fw_rem_tx);
  5365. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5366. peer->stats.tx.dropped.fw_rem_notx);
  5367. DP_PRINT_STATS("Dropped : Age Out = %d",
  5368. peer->stats.tx.dropped.age_out);
  5369. DP_PRINT_STATS("NAWDS : ");
  5370. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5371. peer->stats.tx.nawds_mcast_drop);
  5372. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5373. peer->stats.tx.nawds_mcast.num);
  5374. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5375. peer->stats.tx.nawds_mcast.bytes);
  5376. DP_PRINT_STATS("Rate Info:");
  5377. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  5378. DP_PRINT_STATS("SGI = "
  5379. " 0.8us %d"
  5380. " 0.4us %d"
  5381. " 1.6us %d"
  5382. " 3.2us %d",
  5383. peer->stats.tx.sgi_count[0],
  5384. peer->stats.tx.sgi_count[1],
  5385. peer->stats.tx.sgi_count[2],
  5386. peer->stats.tx.sgi_count[3]);
  5387. DP_PRINT_STATS("Excess Retries per AC ");
  5388. DP_PRINT_STATS(" Best effort = %d",
  5389. peer->stats.tx.excess_retries_per_ac[0]);
  5390. DP_PRINT_STATS(" Background= %d",
  5391. peer->stats.tx.excess_retries_per_ac[1]);
  5392. DP_PRINT_STATS(" Video = %d",
  5393. peer->stats.tx.excess_retries_per_ac[2]);
  5394. DP_PRINT_STATS(" Voice = %d",
  5395. peer->stats.tx.excess_retries_per_ac[3]);
  5396. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5397. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  5398. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  5399. index = 0;
  5400. for (i = 0; i < SS_COUNT; i++) {
  5401. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5402. " %d", peer->stats.tx.nss[i]);
  5403. }
  5404. DP_PRINT_STATS("NSS(1-8) = %s",
  5405. nss);
  5406. DP_PRINT_STATS("Aggregation:");
  5407. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  5408. peer->stats.tx.amsdu_cnt);
  5409. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  5410. peer->stats.tx.non_amsdu_cnt);
  5411. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  5412. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  5413. peer->stats.tx.tx_byte_rate);
  5414. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  5415. peer->stats.tx.tx_data_rate);
  5416. DP_PRINT_STATS("Node Rx Stats:");
  5417. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5418. peer->stats.rx.to_stack.num);
  5419. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5420. peer->stats.rx.to_stack.bytes);
  5421. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5422. DP_PRINT_STATS("Ring Id = %d", i);
  5423. DP_PRINT_STATS(" Packets Received = %d",
  5424. peer->stats.rx.rcvd_reo[i].num);
  5425. DP_PRINT_STATS(" Bytes Received = %llu",
  5426. peer->stats.rx.rcvd_reo[i].bytes);
  5427. }
  5428. DP_PRINT_STATS("Multicast Packets Received = %d",
  5429. peer->stats.rx.multicast.num);
  5430. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5431. peer->stats.rx.multicast.bytes);
  5432. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5433. peer->stats.rx.bcast.num);
  5434. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5435. peer->stats.rx.bcast.bytes);
  5436. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5437. peer->stats.rx.intra_bss.pkts.num);
  5438. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5439. peer->stats.rx.intra_bss.pkts.bytes);
  5440. DP_PRINT_STATS("Raw Packets Received = %d",
  5441. peer->stats.rx.raw.num);
  5442. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5443. peer->stats.rx.raw.bytes);
  5444. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5445. peer->stats.rx.err.mic_err);
  5446. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5447. peer->stats.rx.err.decrypt_err);
  5448. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  5449. peer->stats.rx.non_ampdu_cnt);
  5450. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  5451. peer->stats.rx.ampdu_cnt);
  5452. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  5453. peer->stats.rx.non_amsdu_cnt);
  5454. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  5455. peer->stats.rx.amsdu_cnt);
  5456. DP_PRINT_STATS("NAWDS : ");
  5457. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  5458. peer->stats.rx.nawds_mcast_drop);
  5459. DP_PRINT_STATS("SGI ="
  5460. " 0.8us %d"
  5461. " 0.4us %d"
  5462. " 1.6us %d"
  5463. " 3.2us %d",
  5464. peer->stats.rx.sgi_count[0],
  5465. peer->stats.rx.sgi_count[1],
  5466. peer->stats.rx.sgi_count[2],
  5467. peer->stats.rx.sgi_count[3]);
  5468. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  5469. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  5470. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  5471. DP_PRINT_STATS("Reception Type ="
  5472. " SU %d,"
  5473. " MU_MIMO %d,"
  5474. " MU_OFDMA %d,"
  5475. " MU_OFDMA_MIMO %d",
  5476. peer->stats.rx.reception_type[0],
  5477. peer->stats.rx.reception_type[1],
  5478. peer->stats.rx.reception_type[2],
  5479. peer->stats.rx.reception_type[3]);
  5480. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  5481. index = 0;
  5482. for (i = 0; i < SS_COUNT; i++) {
  5483. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5484. " %d", peer->stats.rx.nss[i]);
  5485. }
  5486. DP_PRINT_STATS("NSS(1-8) = %s",
  5487. nss);
  5488. DP_PRINT_STATS("Aggregation:");
  5489. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5490. peer->stats.rx.ampdu_cnt);
  5491. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5492. peer->stats.rx.non_ampdu_cnt);
  5493. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5494. peer->stats.rx.amsdu_cnt);
  5495. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5496. peer->stats.rx.non_amsdu_cnt);
  5497. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  5498. DP_PRINT_STATS(" Bytes received in last sec: %d",
  5499. peer->stats.rx.rx_byte_rate);
  5500. DP_PRINT_STATS(" Data received in last sec: %d",
  5501. peer->stats.rx.rx_data_rate);
  5502. }
  5503. /*
  5504. * dp_get_host_peer_stats()- function to print peer stats
  5505. * @pdev_handle: DP_PDEV handle
  5506. * @mac_addr: mac address of the peer
  5507. *
  5508. * Return: void
  5509. */
  5510. static void
  5511. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5512. {
  5513. struct dp_peer *peer;
  5514. uint8_t local_id;
  5515. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5516. &local_id);
  5517. if (!peer) {
  5518. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5519. "%s: Invalid peer\n", __func__);
  5520. return;
  5521. }
  5522. dp_print_peer_stats(peer);
  5523. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5524. }
  5525. /**
  5526. * dp_print_host_stats()- Function to print the stats aggregated at host
  5527. * @vdev_handle: DP_VDEV handle
  5528. * @type: host stats type
  5529. *
  5530. * Available Stat types
  5531. * TXRX_CLEAR_STATS : Clear the stats
  5532. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  5533. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  5534. * TXRX_TX_HOST_STATS: Print Tx Stats
  5535. * TXRX_RX_HOST_STATS: Print Rx Stats
  5536. * TXRX_AST_STATS: Print AST Stats
  5537. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  5538. *
  5539. * Return: 0 on success, print error message in case of failure
  5540. */
  5541. static int
  5542. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  5543. struct cdp_txrx_stats_req *req)
  5544. {
  5545. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5546. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5547. enum cdp_host_txrx_stats type =
  5548. dp_stats_mapping_table[req->stats][STATS_HOST];
  5549. dp_aggregate_pdev_stats(pdev);
  5550. switch (type) {
  5551. case TXRX_CLEAR_STATS:
  5552. dp_txrx_host_stats_clr(vdev);
  5553. break;
  5554. case TXRX_RX_RATE_STATS:
  5555. dp_print_rx_rates(vdev);
  5556. break;
  5557. case TXRX_TX_RATE_STATS:
  5558. dp_print_tx_rates(vdev);
  5559. break;
  5560. case TXRX_TX_HOST_STATS:
  5561. dp_print_pdev_tx_stats(pdev);
  5562. dp_print_soc_tx_stats(pdev->soc);
  5563. break;
  5564. case TXRX_RX_HOST_STATS:
  5565. dp_print_pdev_rx_stats(pdev);
  5566. dp_print_soc_rx_stats(pdev->soc);
  5567. break;
  5568. case TXRX_AST_STATS:
  5569. dp_print_ast_stats(pdev->soc);
  5570. dp_print_peer_table(vdev);
  5571. break;
  5572. case TXRX_SRNG_PTR_STATS:
  5573. dp_print_ring_stats(pdev);
  5574. break;
  5575. case TXRX_RX_MON_STATS:
  5576. dp_print_pdev_rx_mon_stats(pdev);
  5577. break;
  5578. case TXRX_REO_QUEUE_STATS:
  5579. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  5580. break;
  5581. default:
  5582. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  5583. break;
  5584. }
  5585. return 0;
  5586. }
  5587. /*
  5588. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  5589. * @pdev: DP_PDEV handle
  5590. *
  5591. * Return: void
  5592. */
  5593. static void
  5594. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  5595. {
  5596. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5597. int mac_id;
  5598. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  5599. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5600. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5601. pdev->pdev_id);
  5602. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5603. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5604. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5605. }
  5606. }
  5607. /*
  5608. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  5609. * @pdev: DP_PDEV handle
  5610. *
  5611. * Return: void
  5612. */
  5613. static void
  5614. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  5615. {
  5616. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  5617. int mac_id;
  5618. htt_tlv_filter.mpdu_start = 1;
  5619. htt_tlv_filter.msdu_start = 0;
  5620. htt_tlv_filter.packet = 0;
  5621. htt_tlv_filter.msdu_end = 0;
  5622. htt_tlv_filter.mpdu_end = 0;
  5623. htt_tlv_filter.attention = 0;
  5624. htt_tlv_filter.ppdu_start = 1;
  5625. htt_tlv_filter.ppdu_end = 1;
  5626. htt_tlv_filter.ppdu_end_user_stats = 1;
  5627. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5628. htt_tlv_filter.ppdu_end_status_done = 1;
  5629. htt_tlv_filter.enable_fp = 1;
  5630. htt_tlv_filter.enable_md = 0;
  5631. if (pdev->neighbour_peers_added &&
  5632. pdev->soc->hw_nac_monitor_support) {
  5633. htt_tlv_filter.enable_md = 1;
  5634. htt_tlv_filter.packet_header = 1;
  5635. }
  5636. if (pdev->mcopy_mode) {
  5637. htt_tlv_filter.packet_header = 1;
  5638. htt_tlv_filter.enable_mo = 1;
  5639. }
  5640. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5641. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5642. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5643. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5644. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5645. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5646. if (pdev->neighbour_peers_added &&
  5647. pdev->soc->hw_nac_monitor_support)
  5648. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  5649. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5650. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5651. pdev->pdev_id);
  5652. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5653. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5654. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5655. }
  5656. }
  5657. /*
  5658. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  5659. * modes are enabled or not.
  5660. * @dp_pdev: dp pdev handle.
  5661. *
  5662. * Return: bool
  5663. */
  5664. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  5665. {
  5666. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  5667. !pdev->mcopy_mode)
  5668. return true;
  5669. else
  5670. return false;
  5671. }
  5672. /*
  5673. *dp_set_bpr_enable() - API to enable/disable bpr feature
  5674. *@pdev_handle: DP_PDEV handle.
  5675. *@val: Provided value.
  5676. *
  5677. *Return: void
  5678. */
  5679. static void
  5680. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  5681. {
  5682. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5683. switch (val) {
  5684. case CDP_BPR_DISABLE:
  5685. pdev->bpr_enable = CDP_BPR_DISABLE;
  5686. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5687. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  5688. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5689. } else if (pdev->enhanced_stats_en &&
  5690. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5691. !pdev->pktlog_ppdu_stats) {
  5692. dp_h2t_cfg_stats_msg_send(pdev,
  5693. DP_PPDU_STATS_CFG_ENH_STATS,
  5694. pdev->pdev_id);
  5695. }
  5696. break;
  5697. case CDP_BPR_ENABLE:
  5698. pdev->bpr_enable = CDP_BPR_ENABLE;
  5699. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  5700. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  5701. dp_h2t_cfg_stats_msg_send(pdev,
  5702. DP_PPDU_STATS_CFG_BPR,
  5703. pdev->pdev_id);
  5704. } else if (pdev->enhanced_stats_en &&
  5705. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5706. !pdev->pktlog_ppdu_stats) {
  5707. dp_h2t_cfg_stats_msg_send(pdev,
  5708. DP_PPDU_STATS_CFG_BPR_ENH,
  5709. pdev->pdev_id);
  5710. } else if (pdev->pktlog_ppdu_stats) {
  5711. dp_h2t_cfg_stats_msg_send(pdev,
  5712. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  5713. pdev->pdev_id);
  5714. }
  5715. break;
  5716. default:
  5717. break;
  5718. }
  5719. }
  5720. /*
  5721. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  5722. * @pdev_handle: DP_PDEV handle
  5723. * @val: user provided value
  5724. *
  5725. * Return: void
  5726. */
  5727. static void
  5728. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  5729. {
  5730. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5731. switch (val) {
  5732. case 0:
  5733. pdev->tx_sniffer_enable = 0;
  5734. pdev->mcopy_mode = 0;
  5735. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5736. !pdev->bpr_enable) {
  5737. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5738. dp_ppdu_ring_reset(pdev);
  5739. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  5740. dp_h2t_cfg_stats_msg_send(pdev,
  5741. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5742. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  5743. dp_h2t_cfg_stats_msg_send(pdev,
  5744. DP_PPDU_STATS_CFG_BPR_ENH,
  5745. pdev->pdev_id);
  5746. } else {
  5747. dp_h2t_cfg_stats_msg_send(pdev,
  5748. DP_PPDU_STATS_CFG_BPR,
  5749. pdev->pdev_id);
  5750. }
  5751. break;
  5752. case 1:
  5753. pdev->tx_sniffer_enable = 1;
  5754. pdev->mcopy_mode = 0;
  5755. if (!pdev->pktlog_ppdu_stats)
  5756. dp_h2t_cfg_stats_msg_send(pdev,
  5757. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5758. break;
  5759. case 2:
  5760. pdev->mcopy_mode = 1;
  5761. pdev->tx_sniffer_enable = 0;
  5762. dp_ppdu_ring_cfg(pdev);
  5763. if (!pdev->pktlog_ppdu_stats)
  5764. dp_h2t_cfg_stats_msg_send(pdev,
  5765. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5766. break;
  5767. default:
  5768. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5769. "Invalid value");
  5770. break;
  5771. }
  5772. }
  5773. /*
  5774. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  5775. * @pdev_handle: DP_PDEV handle
  5776. *
  5777. * Return: void
  5778. */
  5779. static void
  5780. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5781. {
  5782. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5783. if (pdev->enhanced_stats_en == 0)
  5784. dp_cal_client_timer_start(pdev->cal_client_ctx);
  5785. pdev->enhanced_stats_en = 1;
  5786. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added)
  5787. dp_ppdu_ring_cfg(pdev);
  5788. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  5789. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5790. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  5791. dp_h2t_cfg_stats_msg_send(pdev,
  5792. DP_PPDU_STATS_CFG_BPR_ENH,
  5793. pdev->pdev_id);
  5794. }
  5795. }
  5796. /*
  5797. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  5798. * @pdev_handle: DP_PDEV handle
  5799. *
  5800. * Return: void
  5801. */
  5802. static void
  5803. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5804. {
  5805. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5806. if (pdev->enhanced_stats_en == 1)
  5807. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  5808. pdev->enhanced_stats_en = 0;
  5809. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  5810. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5811. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  5812. dp_h2t_cfg_stats_msg_send(pdev,
  5813. DP_PPDU_STATS_CFG_BPR,
  5814. pdev->pdev_id);
  5815. }
  5816. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added)
  5817. dp_ppdu_ring_reset(pdev);
  5818. }
  5819. /*
  5820. * dp_get_fw_peer_stats()- function to print peer stats
  5821. * @pdev_handle: DP_PDEV handle
  5822. * @mac_addr: mac address of the peer
  5823. * @cap: Type of htt stats requested
  5824. *
  5825. * Currently Supporting only MAC ID based requests Only
  5826. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  5827. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  5828. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  5829. *
  5830. * Return: void
  5831. */
  5832. static void
  5833. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  5834. uint32_t cap)
  5835. {
  5836. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5837. int i;
  5838. uint32_t config_param0 = 0;
  5839. uint32_t config_param1 = 0;
  5840. uint32_t config_param2 = 0;
  5841. uint32_t config_param3 = 0;
  5842. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  5843. config_param0 |= (1 << (cap + 1));
  5844. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  5845. config_param1 |= (1 << i);
  5846. }
  5847. config_param2 |= (mac_addr[0] & 0x000000ff);
  5848. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  5849. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  5850. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  5851. config_param3 |= (mac_addr[4] & 0x000000ff);
  5852. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  5853. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  5854. config_param0, config_param1, config_param2,
  5855. config_param3, 0, 0, 0);
  5856. }
  5857. /* This struct definition will be removed from here
  5858. * once it get added in FW headers*/
  5859. struct httstats_cmd_req {
  5860. uint32_t config_param0;
  5861. uint32_t config_param1;
  5862. uint32_t config_param2;
  5863. uint32_t config_param3;
  5864. int cookie;
  5865. u_int8_t stats_id;
  5866. };
  5867. /*
  5868. * dp_get_htt_stats: function to process the httstas request
  5869. * @pdev_handle: DP pdev handle
  5870. * @data: pointer to request data
  5871. * @data_len: length for request data
  5872. *
  5873. * return: void
  5874. */
  5875. static void
  5876. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  5877. {
  5878. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5879. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  5880. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  5881. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  5882. req->config_param0, req->config_param1,
  5883. req->config_param2, req->config_param3,
  5884. req->cookie, 0, 0);
  5885. }
  5886. /*
  5887. * dp_set_pdev_param: function to set parameters in pdev
  5888. * @pdev_handle: DP pdev handle
  5889. * @param: parameter type to be set
  5890. * @val: value of parameter to be set
  5891. *
  5892. * return: void
  5893. */
  5894. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  5895. enum cdp_pdev_param_type param, uint8_t val)
  5896. {
  5897. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5898. switch (param) {
  5899. case CDP_CONFIG_DEBUG_SNIFFER:
  5900. dp_config_debug_sniffer(pdev_handle, val);
  5901. break;
  5902. case CDP_CONFIG_BPR_ENABLE:
  5903. dp_set_bpr_enable(pdev_handle, val);
  5904. break;
  5905. case CDP_CONFIG_PRIMARY_RADIO:
  5906. pdev->is_primary = val;
  5907. break;
  5908. default:
  5909. break;
  5910. }
  5911. }
  5912. /*
  5913. * dp_set_vdev_param: function to set parameters in vdev
  5914. * @param: parameter type to be set
  5915. * @val: value of parameter to be set
  5916. *
  5917. * return: void
  5918. */
  5919. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  5920. enum cdp_vdev_param_type param, uint32_t val)
  5921. {
  5922. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5923. switch (param) {
  5924. case CDP_ENABLE_WDS:
  5925. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5926. "wds_enable %d for vdev(%p) id(%d)\n",
  5927. val, vdev, vdev->vdev_id);
  5928. vdev->wds_enabled = val;
  5929. break;
  5930. case CDP_ENABLE_NAWDS:
  5931. vdev->nawds_enabled = val;
  5932. break;
  5933. case CDP_ENABLE_MCAST_EN:
  5934. vdev->mcast_enhancement_en = val;
  5935. break;
  5936. case CDP_ENABLE_PROXYSTA:
  5937. vdev->proxysta_vdev = val;
  5938. break;
  5939. case CDP_UPDATE_TDLS_FLAGS:
  5940. vdev->tdls_link_connected = val;
  5941. break;
  5942. case CDP_CFG_WDS_AGING_TIMER:
  5943. if (val == 0)
  5944. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  5945. else if (val != vdev->wds_aging_timer_val)
  5946. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  5947. vdev->wds_aging_timer_val = val;
  5948. break;
  5949. case CDP_ENABLE_AP_BRIDGE:
  5950. if (wlan_op_mode_sta != vdev->opmode)
  5951. vdev->ap_bridge_enabled = val;
  5952. else
  5953. vdev->ap_bridge_enabled = false;
  5954. break;
  5955. case CDP_ENABLE_CIPHER:
  5956. vdev->sec_type = val;
  5957. break;
  5958. case CDP_ENABLE_QWRAP_ISOLATION:
  5959. vdev->isolation_vdev = val;
  5960. break;
  5961. default:
  5962. break;
  5963. }
  5964. dp_tx_vdev_update_search_flags(vdev);
  5965. }
  5966. /**
  5967. * dp_peer_set_nawds: set nawds bit in peer
  5968. * @peer_handle: pointer to peer
  5969. * @value: enable/disable nawds
  5970. *
  5971. * return: void
  5972. */
  5973. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  5974. {
  5975. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5976. peer->nawds_enabled = value;
  5977. }
  5978. /*
  5979. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  5980. * @vdev_handle: DP_VDEV handle
  5981. * @map_id:ID of map that needs to be updated
  5982. *
  5983. * Return: void
  5984. */
  5985. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  5986. uint8_t map_id)
  5987. {
  5988. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5989. vdev->dscp_tid_map_id = map_id;
  5990. return;
  5991. }
  5992. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  5993. * @peer_handle: DP_PEER handle
  5994. *
  5995. * return : cdp_peer_stats pointer
  5996. */
  5997. static struct cdp_peer_stats*
  5998. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  5999. {
  6000. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6001. qdf_assert(peer);
  6002. return &peer->stats;
  6003. }
  6004. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6005. * @peer_handle: DP_PEER handle
  6006. *
  6007. * return : void
  6008. */
  6009. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6010. {
  6011. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6012. qdf_assert(peer);
  6013. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  6014. }
  6015. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6016. * @vdev_handle: DP_VDEV handle
  6017. * @buf: buffer for vdev stats
  6018. *
  6019. * return : int
  6020. */
  6021. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6022. bool is_aggregate)
  6023. {
  6024. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6025. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  6026. if (is_aggregate)
  6027. dp_aggregate_vdev_stats(vdev, buf);
  6028. else
  6029. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  6030. return 0;
  6031. }
  6032. /*
  6033. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  6034. * @pdev_handle: DP_PDEV handle
  6035. * @buf: to hold pdev_stats
  6036. *
  6037. * Return: int
  6038. */
  6039. static int
  6040. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  6041. {
  6042. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6043. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  6044. struct cdp_txrx_stats_req req = {0,};
  6045. dp_aggregate_pdev_stats(pdev);
  6046. req.stats = HTT_DBG_EXT_STATS_PDEV_TX;
  6047. req.cookie_val = 1;
  6048. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6049. req.param1, req.param2, req.param3, 0,
  6050. req.cookie_val, 0);
  6051. msleep(DP_MAX_SLEEP_TIME);
  6052. req.stats = HTT_DBG_EXT_STATS_PDEV_RX;
  6053. req.cookie_val = 1;
  6054. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6055. req.param1, req.param2, req.param3, 0,
  6056. req.cookie_val, 0);
  6057. msleep(DP_MAX_SLEEP_TIME);
  6058. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  6059. return TXRX_STATS_LEVEL;
  6060. }
  6061. /**
  6062. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  6063. * @pdev: DP_PDEV handle
  6064. * @map_id: ID of map that needs to be updated
  6065. * @tos: index value in map
  6066. * @tid: tid value passed by the user
  6067. *
  6068. * Return: void
  6069. */
  6070. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  6071. uint8_t map_id, uint8_t tos, uint8_t tid)
  6072. {
  6073. uint8_t dscp;
  6074. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  6075. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  6076. pdev->dscp_tid_map[map_id][dscp] = tid;
  6077. if (map_id < HAL_MAX_HW_DSCP_TID_MAPS)
  6078. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  6079. map_id, dscp);
  6080. return;
  6081. }
  6082. /**
  6083. * dp_fw_stats_process(): Process TxRX FW stats request
  6084. * @vdev_handle: DP VDEV handle
  6085. * @req: stats request
  6086. *
  6087. * return: int
  6088. */
  6089. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  6090. struct cdp_txrx_stats_req *req)
  6091. {
  6092. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6093. struct dp_pdev *pdev = NULL;
  6094. uint32_t stats = req->stats;
  6095. uint8_t mac_id = req->mac_id;
  6096. if (!vdev) {
  6097. DP_TRACE(NONE, "VDEV not found");
  6098. return 1;
  6099. }
  6100. pdev = vdev->pdev;
  6101. /*
  6102. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  6103. * from param0 to param3 according to below rule:
  6104. *
  6105. * PARAM:
  6106. * - config_param0 : start_offset (stats type)
  6107. * - config_param1 : stats bmask from start offset
  6108. * - config_param2 : stats bmask from start offset + 32
  6109. * - config_param3 : stats bmask from start offset + 64
  6110. */
  6111. if (req->stats == CDP_TXRX_STATS_0) {
  6112. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  6113. req->param1 = 0xFFFFFFFF;
  6114. req->param2 = 0xFFFFFFFF;
  6115. req->param3 = 0xFFFFFFFF;
  6116. }
  6117. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  6118. req->param1, req->param2, req->param3,
  6119. 0, 0, mac_id);
  6120. }
  6121. /**
  6122. * dp_txrx_stats_request - function to map to firmware and host stats
  6123. * @vdev: virtual handle
  6124. * @req: stats request
  6125. *
  6126. * Return: QDF_STATUS
  6127. */
  6128. static
  6129. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  6130. struct cdp_txrx_stats_req *req)
  6131. {
  6132. int host_stats;
  6133. int fw_stats;
  6134. enum cdp_stats stats;
  6135. int num_stats;
  6136. if (!vdev || !req) {
  6137. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6138. "Invalid vdev/req instance");
  6139. return QDF_STATUS_E_INVAL;
  6140. }
  6141. stats = req->stats;
  6142. if (stats >= CDP_TXRX_MAX_STATS)
  6143. return QDF_STATUS_E_INVAL;
  6144. /*
  6145. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  6146. * has to be updated if new FW HTT stats added
  6147. */
  6148. if (stats > CDP_TXRX_STATS_HTT_MAX)
  6149. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  6150. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  6151. if (stats >= num_stats) {
  6152. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6153. "%s: Invalid stats option: %d", __func__, stats);
  6154. return QDF_STATUS_E_INVAL;
  6155. }
  6156. req->stats = stats;
  6157. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  6158. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  6159. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6160. "stats: %u fw_stats_type: %d host_stats: %d",
  6161. stats, fw_stats, host_stats);
  6162. if (fw_stats != TXRX_FW_STATS_INVALID) {
  6163. /* update request with FW stats type */
  6164. req->stats = fw_stats;
  6165. return dp_fw_stats_process(vdev, req);
  6166. }
  6167. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  6168. (host_stats <= TXRX_HOST_STATS_MAX))
  6169. return dp_print_host_stats(vdev, req);
  6170. else
  6171. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6172. "Wrong Input for TxRx Stats");
  6173. return QDF_STATUS_SUCCESS;
  6174. }
  6175. /*
  6176. * dp_print_napi_stats(): NAPI stats
  6177. * @soc - soc handle
  6178. */
  6179. static void dp_print_napi_stats(struct dp_soc *soc)
  6180. {
  6181. hif_print_napi_stats(soc->hif_handle);
  6182. }
  6183. /*
  6184. * dp_print_per_ring_stats(): Packet count per ring
  6185. * @soc - soc handle
  6186. */
  6187. static void dp_print_per_ring_stats(struct dp_soc *soc)
  6188. {
  6189. uint8_t ring;
  6190. uint16_t core;
  6191. uint64_t total_packets;
  6192. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  6193. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  6194. total_packets = 0;
  6195. DP_TRACE_STATS(INFO_HIGH,
  6196. "Packets on ring %u:", ring);
  6197. for (core = 0; core < NR_CPUS; core++) {
  6198. DP_TRACE_STATS(INFO_HIGH,
  6199. "Packets arriving on core %u: %llu",
  6200. core,
  6201. soc->stats.rx.ring_packets[core][ring]);
  6202. total_packets += soc->stats.rx.ring_packets[core][ring];
  6203. }
  6204. DP_TRACE_STATS(INFO_HIGH,
  6205. "Total packets on ring %u: %llu",
  6206. ring, total_packets);
  6207. }
  6208. }
  6209. /*
  6210. * dp_txrx_path_stats() - Function to display dump stats
  6211. * @soc - soc handle
  6212. *
  6213. * return: none
  6214. */
  6215. static void dp_txrx_path_stats(struct dp_soc *soc)
  6216. {
  6217. uint8_t error_code;
  6218. uint8_t loop_pdev;
  6219. struct dp_pdev *pdev;
  6220. uint8_t i;
  6221. if (!soc) {
  6222. DP_TRACE(ERROR, "%s: Invalid access",
  6223. __func__);
  6224. return;
  6225. }
  6226. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  6227. pdev = soc->pdev_list[loop_pdev];
  6228. dp_aggregate_pdev_stats(pdev);
  6229. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  6230. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  6231. pdev->stats.tx_i.rcvd.num,
  6232. pdev->stats.tx_i.rcvd.bytes);
  6233. DP_TRACE_STATS(INFO_HIGH,
  6234. "processed from host: %u msdus (%llu bytes)",
  6235. pdev->stats.tx_i.processed.num,
  6236. pdev->stats.tx_i.processed.bytes);
  6237. DP_TRACE_STATS(INFO_HIGH,
  6238. "successfully transmitted: %u msdus (%llu bytes)",
  6239. pdev->stats.tx.tx_success.num,
  6240. pdev->stats.tx.tx_success.bytes);
  6241. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  6242. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  6243. pdev->stats.tx_i.dropped.dropped_pkt.num);
  6244. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  6245. pdev->stats.tx_i.dropped.desc_na.num);
  6246. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  6247. pdev->stats.tx_i.dropped.ring_full);
  6248. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  6249. pdev->stats.tx_i.dropped.enqueue_fail);
  6250. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  6251. pdev->stats.tx_i.dropped.dma_error);
  6252. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  6253. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  6254. pdev->stats.tx.tx_failed);
  6255. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  6256. pdev->stats.tx.dropped.age_out);
  6257. DP_TRACE_STATS(INFO_HIGH, "firmware removed: %u",
  6258. pdev->stats.tx.dropped.fw_rem);
  6259. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  6260. pdev->stats.tx.dropped.fw_rem_tx);
  6261. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  6262. pdev->stats.tx.dropped.fw_rem_notx);
  6263. DP_TRACE_STATS(INFO_HIGH, "peer_invalid: %u",
  6264. pdev->soc->stats.tx.tx_invalid_peer.num);
  6265. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  6266. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6267. pdev->stats.tx_comp_histogram.pkts_1);
  6268. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6269. pdev->stats.tx_comp_histogram.pkts_2_20);
  6270. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6271. pdev->stats.tx_comp_histogram.pkts_21_40);
  6272. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6273. pdev->stats.tx_comp_histogram.pkts_41_60);
  6274. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6275. pdev->stats.tx_comp_histogram.pkts_61_80);
  6276. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6277. pdev->stats.tx_comp_histogram.pkts_81_100);
  6278. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6279. pdev->stats.tx_comp_histogram.pkts_101_200);
  6280. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6281. pdev->stats.tx_comp_histogram.pkts_201_plus);
  6282. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  6283. DP_TRACE_STATS(INFO_HIGH,
  6284. "delivered %u msdus ( %llu bytes),",
  6285. pdev->stats.rx.to_stack.num,
  6286. pdev->stats.rx.to_stack.bytes);
  6287. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  6288. DP_TRACE_STATS(INFO_HIGH,
  6289. "received on reo[%d] %u msdus( %llu bytes),",
  6290. i, pdev->stats.rx.rcvd_reo[i].num,
  6291. pdev->stats.rx.rcvd_reo[i].bytes);
  6292. DP_TRACE_STATS(INFO_HIGH,
  6293. "intra-bss packets %u msdus ( %llu bytes),",
  6294. pdev->stats.rx.intra_bss.pkts.num,
  6295. pdev->stats.rx.intra_bss.pkts.bytes);
  6296. DP_TRACE_STATS(INFO_HIGH,
  6297. "intra-bss fails %u msdus ( %llu bytes),",
  6298. pdev->stats.rx.intra_bss.fail.num,
  6299. pdev->stats.rx.intra_bss.fail.bytes);
  6300. DP_TRACE_STATS(INFO_HIGH,
  6301. "raw packets %u msdus ( %llu bytes),",
  6302. pdev->stats.rx.raw.num,
  6303. pdev->stats.rx.raw.bytes);
  6304. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  6305. pdev->stats.rx.err.mic_err);
  6306. DP_TRACE_STATS(INFO_HIGH, "peer invalid %u",
  6307. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  6308. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  6309. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  6310. pdev->soc->stats.rx.err.invalid_rbm);
  6311. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  6312. pdev->soc->stats.rx.err.hal_ring_access_fail);
  6313. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  6314. error_code++) {
  6315. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  6316. continue;
  6317. DP_TRACE_STATS(INFO_HIGH,
  6318. "Reo error number (%u): %u msdus",
  6319. error_code,
  6320. pdev->soc->stats.rx.err
  6321. .reo_error[error_code]);
  6322. }
  6323. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  6324. error_code++) {
  6325. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  6326. continue;
  6327. DP_TRACE_STATS(INFO_HIGH,
  6328. "Rxdma error number (%u): %u msdus",
  6329. error_code,
  6330. pdev->soc->stats.rx.err
  6331. .rxdma_error[error_code]);
  6332. }
  6333. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  6334. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6335. pdev->stats.rx_ind_histogram.pkts_1);
  6336. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6337. pdev->stats.rx_ind_histogram.pkts_2_20);
  6338. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6339. pdev->stats.rx_ind_histogram.pkts_21_40);
  6340. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6341. pdev->stats.rx_ind_histogram.pkts_41_60);
  6342. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6343. pdev->stats.rx_ind_histogram.pkts_61_80);
  6344. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6345. pdev->stats.rx_ind_histogram.pkts_81_100);
  6346. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6347. pdev->stats.rx_ind_histogram.pkts_101_200);
  6348. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6349. pdev->stats.rx_ind_histogram.pkts_201_plus);
  6350. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  6351. __func__,
  6352. pdev->soc->wlan_cfg_ctx
  6353. ->tso_enabled,
  6354. pdev->soc->wlan_cfg_ctx
  6355. ->lro_enabled,
  6356. pdev->soc->wlan_cfg_ctx
  6357. ->rx_hash,
  6358. pdev->soc->wlan_cfg_ctx
  6359. ->napi_enabled);
  6360. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6361. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  6362. __func__,
  6363. pdev->soc->wlan_cfg_ctx
  6364. ->tx_flow_stop_queue_threshold,
  6365. pdev->soc->wlan_cfg_ctx
  6366. ->tx_flow_start_queue_offset);
  6367. #endif
  6368. }
  6369. }
  6370. /*
  6371. * dp_txrx_dump_stats() - Dump statistics
  6372. * @value - Statistics option
  6373. */
  6374. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  6375. enum qdf_stats_verbosity_level level)
  6376. {
  6377. struct dp_soc *soc =
  6378. (struct dp_soc *)psoc;
  6379. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6380. if (!soc) {
  6381. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6382. "%s: soc is NULL", __func__);
  6383. return QDF_STATUS_E_INVAL;
  6384. }
  6385. switch (value) {
  6386. case CDP_TXRX_PATH_STATS:
  6387. dp_txrx_path_stats(soc);
  6388. break;
  6389. case CDP_RX_RING_STATS:
  6390. dp_print_per_ring_stats(soc);
  6391. break;
  6392. case CDP_TXRX_TSO_STATS:
  6393. /* TODO: NOT IMPLEMENTED */
  6394. break;
  6395. case CDP_DUMP_TX_FLOW_POOL_INFO:
  6396. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  6397. break;
  6398. case CDP_DP_NAPI_STATS:
  6399. dp_print_napi_stats(soc);
  6400. break;
  6401. case CDP_TXRX_DESC_STATS:
  6402. /* TODO: NOT IMPLEMENTED */
  6403. break;
  6404. default:
  6405. status = QDF_STATUS_E_INVAL;
  6406. break;
  6407. }
  6408. return status;
  6409. }
  6410. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6411. /**
  6412. * dp_update_flow_control_parameters() - API to store datapath
  6413. * config parameters
  6414. * @soc: soc handle
  6415. * @cfg: ini parameter handle
  6416. *
  6417. * Return: void
  6418. */
  6419. static inline
  6420. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6421. struct cdp_config_params *params)
  6422. {
  6423. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  6424. params->tx_flow_stop_queue_threshold;
  6425. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  6426. params->tx_flow_start_queue_offset;
  6427. }
  6428. #else
  6429. static inline
  6430. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6431. struct cdp_config_params *params)
  6432. {
  6433. }
  6434. #endif
  6435. /**
  6436. * dp_update_config_parameters() - API to store datapath
  6437. * config parameters
  6438. * @soc: soc handle
  6439. * @cfg: ini parameter handle
  6440. *
  6441. * Return: status
  6442. */
  6443. static
  6444. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  6445. struct cdp_config_params *params)
  6446. {
  6447. struct dp_soc *soc = (struct dp_soc *)psoc;
  6448. if (!(soc)) {
  6449. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6450. "%s: Invalid handle", __func__);
  6451. return QDF_STATUS_E_INVAL;
  6452. }
  6453. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  6454. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  6455. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  6456. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  6457. params->tcp_udp_checksumoffload;
  6458. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  6459. dp_update_flow_control_parameters(soc, params);
  6460. return QDF_STATUS_SUCCESS;
  6461. }
  6462. /**
  6463. * dp_txrx_set_wds_rx_policy() - API to store datapath
  6464. * config parameters
  6465. * @vdev_handle - datapath vdev handle
  6466. * @cfg: ini parameter handle
  6467. *
  6468. * Return: status
  6469. */
  6470. #ifdef WDS_VENDOR_EXTENSION
  6471. void
  6472. dp_txrx_set_wds_rx_policy(
  6473. struct cdp_vdev *vdev_handle,
  6474. u_int32_t val)
  6475. {
  6476. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6477. struct dp_peer *peer;
  6478. if (vdev->opmode == wlan_op_mode_ap) {
  6479. /* for ap, set it on bss_peer */
  6480. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6481. if (peer->bss_peer) {
  6482. peer->wds_ecm.wds_rx_filter = 1;
  6483. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6484. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6485. break;
  6486. }
  6487. }
  6488. } else if (vdev->opmode == wlan_op_mode_sta) {
  6489. peer = TAILQ_FIRST(&vdev->peer_list);
  6490. peer->wds_ecm.wds_rx_filter = 1;
  6491. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6492. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6493. }
  6494. }
  6495. /**
  6496. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  6497. *
  6498. * @peer_handle - datapath peer handle
  6499. * @wds_tx_ucast: policy for unicast transmission
  6500. * @wds_tx_mcast: policy for multicast transmission
  6501. *
  6502. * Return: void
  6503. */
  6504. void
  6505. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  6506. int wds_tx_ucast, int wds_tx_mcast)
  6507. {
  6508. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6509. if (wds_tx_ucast || wds_tx_mcast) {
  6510. peer->wds_enabled = 1;
  6511. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  6512. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  6513. } else {
  6514. peer->wds_enabled = 0;
  6515. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  6516. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  6517. }
  6518. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6519. FL("Policy Update set to :\
  6520. peer->wds_enabled %d\
  6521. peer->wds_ecm.wds_tx_ucast_4addr %d\
  6522. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  6523. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  6524. peer->wds_ecm.wds_tx_mcast_4addr);
  6525. return;
  6526. }
  6527. #endif
  6528. static struct cdp_wds_ops dp_ops_wds = {
  6529. .vdev_set_wds = dp_vdev_set_wds,
  6530. #ifdef WDS_VENDOR_EXTENSION
  6531. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  6532. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  6533. #endif
  6534. };
  6535. /*
  6536. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  6537. * @vdev_handle - datapath vdev handle
  6538. * @callback - callback function
  6539. * @ctxt: callback context
  6540. *
  6541. */
  6542. static void
  6543. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  6544. ol_txrx_data_tx_cb callback, void *ctxt)
  6545. {
  6546. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6547. vdev->tx_non_std_data_callback.func = callback;
  6548. vdev->tx_non_std_data_callback.ctxt = ctxt;
  6549. }
  6550. /**
  6551. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  6552. * @pdev_hdl: datapath pdev handle
  6553. *
  6554. * Return: opaque pointer to dp txrx handle
  6555. */
  6556. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  6557. {
  6558. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6559. return pdev->dp_txrx_handle;
  6560. }
  6561. /**
  6562. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  6563. * @pdev_hdl: datapath pdev handle
  6564. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  6565. *
  6566. * Return: void
  6567. */
  6568. static void
  6569. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  6570. {
  6571. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6572. pdev->dp_txrx_handle = dp_txrx_hdl;
  6573. }
  6574. /**
  6575. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  6576. * @soc_handle: datapath soc handle
  6577. *
  6578. * Return: opaque pointer to external dp (non-core DP)
  6579. */
  6580. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  6581. {
  6582. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6583. return soc->external_txrx_handle;
  6584. }
  6585. /**
  6586. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  6587. * @soc_handle: datapath soc handle
  6588. * @txrx_handle: opaque pointer to external dp (non-core DP)
  6589. *
  6590. * Return: void
  6591. */
  6592. static void
  6593. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  6594. {
  6595. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6596. soc->external_txrx_handle = txrx_handle;
  6597. }
  6598. #ifdef FEATURE_AST
  6599. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  6600. {
  6601. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  6602. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  6603. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6604. /*
  6605. * For BSS peer, new peer is not created on alloc_node if the
  6606. * peer with same address already exists , instead refcnt is
  6607. * increased for existing peer. Correspondingly in delete path,
  6608. * only refcnt is decreased; and peer is only deleted , when all
  6609. * references are deleted. So delete_in_progress should not be set
  6610. * for bss_peer, unless only 2 reference remains (peer map reference
  6611. * and peer hash table reference).
  6612. */
  6613. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  6614. return;
  6615. }
  6616. peer->delete_in_progress = true;
  6617. dp_peer_delete_ast_entries(soc, peer);
  6618. }
  6619. #endif
  6620. #ifdef ATH_SUPPORT_NAC_RSSI
  6621. /**
  6622. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  6623. * @vdev_hdl: DP vdev handle
  6624. * @rssi: rssi value
  6625. *
  6626. * Return: 0 for success. nonzero for failure.
  6627. */
  6628. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  6629. char *mac_addr,
  6630. uint8_t *rssi)
  6631. {
  6632. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  6633. struct dp_pdev *pdev = vdev->pdev;
  6634. struct dp_neighbour_peer *peer = NULL;
  6635. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  6636. *rssi = 0;
  6637. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  6638. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  6639. neighbour_peer_list_elem) {
  6640. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  6641. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  6642. *rssi = peer->rssi;
  6643. status = QDF_STATUS_SUCCESS;
  6644. break;
  6645. }
  6646. }
  6647. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  6648. return status;
  6649. }
  6650. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  6651. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  6652. uint8_t chan_num)
  6653. {
  6654. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6655. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6656. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6657. pdev->nac_rssi_filtering = 1;
  6658. /* Store address of NAC (neighbour peer) which will be checked
  6659. * against TA of received packets.
  6660. */
  6661. if (cmd == CDP_NAC_PARAM_ADD) {
  6662. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  6663. client_macaddr);
  6664. } else if (cmd == CDP_NAC_PARAM_DEL) {
  6665. dp_update_filter_neighbour_peers(vdev_handle,
  6666. DP_NAC_PARAM_DEL,
  6667. client_macaddr);
  6668. }
  6669. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  6670. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  6671. ((void *)vdev->pdev->ctrl_pdev,
  6672. vdev->vdev_id, cmd, bssid);
  6673. return QDF_STATUS_SUCCESS;
  6674. }
  6675. #endif
  6676. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  6677. uint32_t max_peers)
  6678. {
  6679. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  6680. soc->max_peers = max_peers;
  6681. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  6682. if (dp_peer_find_attach(soc))
  6683. return QDF_STATUS_E_FAILURE;
  6684. return QDF_STATUS_SUCCESS;
  6685. }
  6686. /**
  6687. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  6688. * @dp_pdev: dp pdev handle
  6689. * @ctrl_pdev: UMAC ctrl pdev handle
  6690. *
  6691. * Return: void
  6692. */
  6693. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  6694. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  6695. {
  6696. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  6697. pdev->ctrl_pdev = ctrl_pdev;
  6698. }
  6699. static struct cdp_cmn_ops dp_ops_cmn = {
  6700. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  6701. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  6702. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  6703. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  6704. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  6705. .txrx_peer_create = dp_peer_create_wifi3,
  6706. .txrx_peer_setup = dp_peer_setup_wifi3,
  6707. #ifdef FEATURE_AST
  6708. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  6709. #else
  6710. .txrx_peer_teardown = NULL,
  6711. #endif
  6712. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  6713. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  6714. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  6715. .txrx_peer_ast_hash_find = dp_peer_ast_hash_find_wifi3,
  6716. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  6717. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  6718. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  6719. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  6720. .txrx_peer_delete = dp_peer_delete_wifi3,
  6721. .txrx_vdev_register = dp_vdev_register_wifi3,
  6722. .txrx_soc_detach = dp_soc_detach_wifi3,
  6723. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  6724. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  6725. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  6726. .txrx_ath_getstats = dp_get_device_stats,
  6727. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  6728. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  6729. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  6730. .delba_process = dp_delba_process_wifi3,
  6731. .set_addba_response = dp_set_addba_response,
  6732. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  6733. .flush_cache_rx_queue = NULL,
  6734. /* TODO: get API's for dscp-tid need to be added*/
  6735. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  6736. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  6737. .txrx_stats_request = dp_txrx_stats_request,
  6738. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  6739. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  6740. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  6741. .txrx_set_nac = dp_set_nac,
  6742. .txrx_get_tx_pending = dp_get_tx_pending,
  6743. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  6744. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  6745. .display_stats = dp_txrx_dump_stats,
  6746. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  6747. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  6748. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  6749. .txrx_intr_detach = dp_soc_interrupt_detach,
  6750. .set_pn_check = dp_set_pn_check_wifi3,
  6751. .update_config_parameters = dp_update_config_parameters,
  6752. /* TODO: Add other functions */
  6753. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  6754. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  6755. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  6756. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  6757. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  6758. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  6759. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  6760. .tx_send = dp_tx_send,
  6761. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  6762. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  6763. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  6764. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  6765. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  6766. .txrx_get_os_rx_handles_from_vdev =
  6767. dp_get_os_rx_handles_from_vdev_wifi3,
  6768. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  6769. };
  6770. static struct cdp_ctrl_ops dp_ops_ctrl = {
  6771. .txrx_peer_authorize = dp_peer_authorize,
  6772. #ifdef QCA_SUPPORT_SON
  6773. .txrx_set_inact_params = dp_set_inact_params,
  6774. .txrx_start_inact_timer = dp_start_inact_timer,
  6775. .txrx_set_overload = dp_set_overload,
  6776. .txrx_peer_is_inact = dp_peer_is_inact,
  6777. .txrx_mark_peer_inact = dp_mark_peer_inact,
  6778. #endif
  6779. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  6780. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  6781. #ifdef MESH_MODE_SUPPORT
  6782. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  6783. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  6784. #endif
  6785. .txrx_set_vdev_param = dp_set_vdev_param,
  6786. .txrx_peer_set_nawds = dp_peer_set_nawds,
  6787. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  6788. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  6789. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  6790. .txrx_update_filter_neighbour_peers =
  6791. dp_update_filter_neighbour_peers,
  6792. .txrx_get_sec_type = dp_get_sec_type,
  6793. /* TODO: Add other functions */
  6794. .txrx_wdi_event_sub = dp_wdi_event_sub,
  6795. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  6796. #ifdef WDI_EVENT_ENABLE
  6797. .txrx_get_pldev = dp_get_pldev,
  6798. #endif
  6799. .txrx_set_pdev_param = dp_set_pdev_param,
  6800. #ifdef ATH_SUPPORT_NAC_RSSI
  6801. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  6802. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  6803. #endif
  6804. .set_key = dp_set_michael_key,
  6805. };
  6806. static struct cdp_me_ops dp_ops_me = {
  6807. #ifdef ATH_SUPPORT_IQUE
  6808. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  6809. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  6810. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  6811. #endif
  6812. };
  6813. static struct cdp_mon_ops dp_ops_mon = {
  6814. .txrx_monitor_set_filter_ucast_data = NULL,
  6815. .txrx_monitor_set_filter_mcast_data = NULL,
  6816. .txrx_monitor_set_filter_non_data = NULL,
  6817. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  6818. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  6819. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  6820. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  6821. /* Added support for HK advance filter */
  6822. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  6823. };
  6824. static struct cdp_host_stats_ops dp_ops_host_stats = {
  6825. .txrx_per_peer_stats = dp_get_host_peer_stats,
  6826. .get_fw_peer_stats = dp_get_fw_peer_stats,
  6827. .get_htt_stats = dp_get_htt_stats,
  6828. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  6829. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  6830. .txrx_stats_publish = dp_txrx_stats_publish,
  6831. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  6832. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  6833. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  6834. /* TODO */
  6835. };
  6836. static struct cdp_raw_ops dp_ops_raw = {
  6837. /* TODO */
  6838. };
  6839. #ifdef CONFIG_WIN
  6840. static struct cdp_pflow_ops dp_ops_pflow = {
  6841. /* TODO */
  6842. };
  6843. #endif /* CONFIG_WIN */
  6844. #ifdef FEATURE_RUNTIME_PM
  6845. /**
  6846. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  6847. * @opaque_pdev: DP pdev context
  6848. *
  6849. * DP is ready to runtime suspend if there are no pending TX packets.
  6850. *
  6851. * Return: QDF_STATUS
  6852. */
  6853. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  6854. {
  6855. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6856. struct dp_soc *soc = pdev->soc;
  6857. /* Abort if there are any pending TX packets */
  6858. if (dp_get_tx_pending(opaque_pdev) > 0) {
  6859. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6860. FL("Abort suspend due to pending TX packets"));
  6861. return QDF_STATUS_E_AGAIN;
  6862. }
  6863. if (soc->intr_mode == DP_INTR_POLL)
  6864. qdf_timer_stop(&soc->int_timer);
  6865. return QDF_STATUS_SUCCESS;
  6866. }
  6867. /**
  6868. * dp_runtime_resume() - ensure DP is ready to runtime resume
  6869. * @opaque_pdev: DP pdev context
  6870. *
  6871. * Resume DP for runtime PM.
  6872. *
  6873. * Return: QDF_STATUS
  6874. */
  6875. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  6876. {
  6877. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6878. struct dp_soc *soc = pdev->soc;
  6879. void *hal_srng;
  6880. int i;
  6881. if (soc->intr_mode == DP_INTR_POLL)
  6882. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6883. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  6884. hal_srng = soc->tcl_data_ring[i].hal_srng;
  6885. if (hal_srng) {
  6886. /* We actually only need to acquire the lock */
  6887. hal_srng_access_start(soc->hal_soc, hal_srng);
  6888. /* Update SRC ring head pointer for HW to send
  6889. all pending packets */
  6890. hal_srng_access_end(soc->hal_soc, hal_srng);
  6891. }
  6892. }
  6893. return QDF_STATUS_SUCCESS;
  6894. }
  6895. #endif /* FEATURE_RUNTIME_PM */
  6896. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  6897. {
  6898. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6899. struct dp_soc *soc = pdev->soc;
  6900. if (soc->intr_mode == DP_INTR_POLL)
  6901. qdf_timer_stop(&soc->int_timer);
  6902. return QDF_STATUS_SUCCESS;
  6903. }
  6904. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  6905. {
  6906. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6907. struct dp_soc *soc = pdev->soc;
  6908. if (soc->intr_mode == DP_INTR_POLL)
  6909. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6910. return QDF_STATUS_SUCCESS;
  6911. }
  6912. #ifndef CONFIG_WIN
  6913. static struct cdp_misc_ops dp_ops_misc = {
  6914. .tx_non_std = dp_tx_non_std,
  6915. .get_opmode = dp_get_opmode,
  6916. #ifdef FEATURE_RUNTIME_PM
  6917. .runtime_suspend = dp_runtime_suspend,
  6918. .runtime_resume = dp_runtime_resume,
  6919. #endif /* FEATURE_RUNTIME_PM */
  6920. .pkt_log_init = dp_pkt_log_init,
  6921. .pkt_log_con_service = dp_pkt_log_con_service,
  6922. };
  6923. static struct cdp_flowctl_ops dp_ops_flowctl = {
  6924. /* WIFI 3.0 DP implement as required. */
  6925. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6926. .flow_pool_map_handler = dp_tx_flow_pool_map,
  6927. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  6928. .register_pause_cb = dp_txrx_register_pause_cb,
  6929. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  6930. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  6931. };
  6932. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  6933. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6934. };
  6935. #ifdef IPA_OFFLOAD
  6936. static struct cdp_ipa_ops dp_ops_ipa = {
  6937. .ipa_get_resource = dp_ipa_get_resource,
  6938. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  6939. .ipa_op_response = dp_ipa_op_response,
  6940. .ipa_register_op_cb = dp_ipa_register_op_cb,
  6941. .ipa_get_stat = dp_ipa_get_stat,
  6942. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  6943. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  6944. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  6945. .ipa_setup = dp_ipa_setup,
  6946. .ipa_cleanup = dp_ipa_cleanup,
  6947. .ipa_setup_iface = dp_ipa_setup_iface,
  6948. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  6949. .ipa_enable_pipes = dp_ipa_enable_pipes,
  6950. .ipa_disable_pipes = dp_ipa_disable_pipes,
  6951. .ipa_set_perf_level = dp_ipa_set_perf_level
  6952. };
  6953. #endif
  6954. static struct cdp_bus_ops dp_ops_bus = {
  6955. .bus_suspend = dp_bus_suspend,
  6956. .bus_resume = dp_bus_resume
  6957. };
  6958. static struct cdp_ocb_ops dp_ops_ocb = {
  6959. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6960. };
  6961. static struct cdp_throttle_ops dp_ops_throttle = {
  6962. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6963. };
  6964. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  6965. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6966. };
  6967. static struct cdp_cfg_ops dp_ops_cfg = {
  6968. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6969. };
  6970. /*
  6971. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  6972. * @dev: physical device instance
  6973. * @peer_mac_addr: peer mac address
  6974. * @local_id: local id for the peer
  6975. * @debug_id: to track enum peer access
  6976. *
  6977. * Return: peer instance pointer
  6978. */
  6979. static inline void *
  6980. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, u8 *peer_mac_addr,
  6981. u8 *local_id, enum peer_debug_id_type debug_id)
  6982. {
  6983. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  6984. struct dp_peer *peer;
  6985. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  6986. if (!peer)
  6987. return NULL;
  6988. *local_id = peer->local_id;
  6989. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  6990. return peer;
  6991. }
  6992. /*
  6993. * dp_peer_release_ref - release peer ref count
  6994. * @peer: peer handle
  6995. * @debug_id: to track enum peer access
  6996. *
  6997. * Return: None
  6998. */
  6999. static inline
  7000. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  7001. {
  7002. dp_peer_unref_delete(peer);
  7003. }
  7004. static struct cdp_peer_ops dp_ops_peer = {
  7005. .register_peer = dp_register_peer,
  7006. .clear_peer = dp_clear_peer,
  7007. .find_peer_by_addr = dp_find_peer_by_addr,
  7008. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  7009. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  7010. .peer_release_ref = dp_peer_release_ref,
  7011. .local_peer_id = dp_local_peer_id,
  7012. .peer_find_by_local_id = dp_peer_find_by_local_id,
  7013. .peer_state_update = dp_peer_state_update,
  7014. .get_vdevid = dp_get_vdevid,
  7015. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  7016. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  7017. .get_vdev_for_peer = dp_get_vdev_for_peer,
  7018. .get_peer_state = dp_get_peer_state,
  7019. };
  7020. #endif
  7021. static struct cdp_ops dp_txrx_ops = {
  7022. .cmn_drv_ops = &dp_ops_cmn,
  7023. .ctrl_ops = &dp_ops_ctrl,
  7024. .me_ops = &dp_ops_me,
  7025. .mon_ops = &dp_ops_mon,
  7026. .host_stats_ops = &dp_ops_host_stats,
  7027. .wds_ops = &dp_ops_wds,
  7028. .raw_ops = &dp_ops_raw,
  7029. #ifdef CONFIG_WIN
  7030. .pflow_ops = &dp_ops_pflow,
  7031. #endif /* CONFIG_WIN */
  7032. #ifndef CONFIG_WIN
  7033. .misc_ops = &dp_ops_misc,
  7034. .cfg_ops = &dp_ops_cfg,
  7035. .flowctl_ops = &dp_ops_flowctl,
  7036. .l_flowctl_ops = &dp_ops_l_flowctl,
  7037. #ifdef IPA_OFFLOAD
  7038. .ipa_ops = &dp_ops_ipa,
  7039. #endif
  7040. .bus_ops = &dp_ops_bus,
  7041. .ocb_ops = &dp_ops_ocb,
  7042. .peer_ops = &dp_ops_peer,
  7043. .throttle_ops = &dp_ops_throttle,
  7044. .mob_stats_ops = &dp_ops_mob_stats,
  7045. #endif
  7046. };
  7047. /*
  7048. * dp_soc_set_txrx_ring_map()
  7049. * @dp_soc: DP handler for soc
  7050. *
  7051. * Return: Void
  7052. */
  7053. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  7054. {
  7055. uint32_t i;
  7056. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  7057. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  7058. }
  7059. }
  7060. #ifdef QCA_WIFI_QCA8074
  7061. /**
  7062. * dp_soc_attach_wifi3() - Attach txrx SOC
  7063. * @ctrl_psoc: Opaque SOC handle from control plane
  7064. * @htc_handle: Opaque HTC handle
  7065. * @hif_handle: Opaque HIF handle
  7066. * @qdf_osdev: QDF device
  7067. * @ol_ops: Offload Operations
  7068. * @device_id: Device ID
  7069. *
  7070. * Return: DP SOC handle on success, NULL on failure
  7071. */
  7072. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  7073. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  7074. struct ol_if_ops *ol_ops, uint16_t device_id)
  7075. {
  7076. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  7077. int target_type;
  7078. if (!soc) {
  7079. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7080. FL("DP SOC memory allocation failed"));
  7081. goto fail0;
  7082. }
  7083. soc->device_id = device_id;
  7084. soc->cdp_soc.ops = &dp_txrx_ops;
  7085. soc->cdp_soc.ol_ops = ol_ops;
  7086. soc->ctrl_psoc = ctrl_psoc;
  7087. soc->osdev = qdf_osdev;
  7088. soc->hif_handle = hif_handle;
  7089. soc->hal_soc = hif_get_hal_handle(hif_handle);
  7090. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  7091. soc->hal_soc, qdf_osdev);
  7092. if (!soc->htt_handle) {
  7093. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7094. FL("HTT attach failed"));
  7095. goto fail1;
  7096. }
  7097. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  7098. if (!soc->wlan_cfg_ctx) {
  7099. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7100. FL("wlan_cfg_soc_attach failed"));
  7101. goto fail2;
  7102. }
  7103. target_type = hal_get_target_type(soc->hal_soc);
  7104. switch (target_type) {
  7105. case TARGET_TYPE_QCA6290:
  7106. #ifdef QCA_WIFI_QCA6390
  7107. case TARGET_TYPE_QCA6390:
  7108. #endif
  7109. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7110. REO_DST_RING_SIZE_QCA6290);
  7111. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7112. break;
  7113. case TARGET_TYPE_QCA8074:
  7114. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7115. REO_DST_RING_SIZE_QCA8074);
  7116. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7117. soc->hw_nac_monitor_support = 1;
  7118. break;
  7119. case TARGET_TYPE_QCA8074V2:
  7120. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7121. REO_DST_RING_SIZE_QCA8074);
  7122. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  7123. soc->hw_nac_monitor_support = 1;
  7124. break;
  7125. default:
  7126. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  7127. qdf_assert_always(0);
  7128. break;
  7129. }
  7130. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  7131. cfg_get(ctrl_psoc, CFG_DP_RX_HASH));
  7132. soc->cce_disable = false;
  7133. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  7134. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7135. CDP_CFG_MAX_PEER_ID);
  7136. if (ret != -EINVAL) {
  7137. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  7138. }
  7139. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7140. CDP_CFG_CCE_DISABLE);
  7141. if (ret == 1)
  7142. soc->cce_disable = true;
  7143. }
  7144. qdf_spinlock_create(&soc->peer_ref_mutex);
  7145. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  7146. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  7147. /* fill the tx/rx cpu ring map*/
  7148. dp_soc_set_txrx_ring_map(soc);
  7149. qdf_spinlock_create(&soc->htt_stats.lock);
  7150. /* initialize work queue for stats processing */
  7151. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  7152. /*Initialize inactivity timer for wifison */
  7153. dp_init_inact_timer(soc);
  7154. return (void *)soc;
  7155. fail2:
  7156. htt_soc_detach(soc->htt_handle);
  7157. fail1:
  7158. qdf_mem_free(soc);
  7159. fail0:
  7160. return NULL;
  7161. }
  7162. #endif
  7163. /*
  7164. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  7165. *
  7166. * @soc: handle to DP soc
  7167. * @mac_id: MAC id
  7168. *
  7169. * Return: Return pdev corresponding to MAC
  7170. */
  7171. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  7172. {
  7173. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  7174. return soc->pdev_list[mac_id];
  7175. /* Typically for MCL as there only 1 PDEV*/
  7176. return soc->pdev_list[0];
  7177. }
  7178. /*
  7179. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  7180. * @soc: DP SoC context
  7181. * @max_mac_rings: No of MAC rings
  7182. *
  7183. * Return: None
  7184. */
  7185. static
  7186. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  7187. int *max_mac_rings)
  7188. {
  7189. bool dbs_enable = false;
  7190. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  7191. dbs_enable = soc->cdp_soc.ol_ops->
  7192. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  7193. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  7194. }
  7195. /*
  7196. * dp_set_pktlog_wifi3() - attach txrx vdev
  7197. * @pdev: Datapath PDEV handle
  7198. * @event: which event's notifications are being subscribed to
  7199. * @enable: WDI event subscribe or not. (True or False)
  7200. *
  7201. * Return: Success, NULL on failure
  7202. */
  7203. #ifdef WDI_EVENT_ENABLE
  7204. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  7205. bool enable)
  7206. {
  7207. struct dp_soc *soc = pdev->soc;
  7208. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  7209. int max_mac_rings = wlan_cfg_get_num_mac_rings
  7210. (pdev->wlan_cfg_ctx);
  7211. uint8_t mac_id = 0;
  7212. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  7213. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7214. FL("Max_mac_rings %d "),
  7215. max_mac_rings);
  7216. if (enable) {
  7217. switch (event) {
  7218. case WDI_EVENT_RX_DESC:
  7219. if (pdev->monitor_vdev) {
  7220. /* Nothing needs to be done if monitor mode is
  7221. * enabled
  7222. */
  7223. return 0;
  7224. }
  7225. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  7226. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  7227. htt_tlv_filter.mpdu_start = 1;
  7228. htt_tlv_filter.msdu_start = 1;
  7229. htt_tlv_filter.msdu_end = 1;
  7230. htt_tlv_filter.mpdu_end = 1;
  7231. htt_tlv_filter.packet_header = 1;
  7232. htt_tlv_filter.attention = 1;
  7233. htt_tlv_filter.ppdu_start = 1;
  7234. htt_tlv_filter.ppdu_end = 1;
  7235. htt_tlv_filter.ppdu_end_user_stats = 1;
  7236. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7237. htt_tlv_filter.ppdu_end_status_done = 1;
  7238. htt_tlv_filter.enable_fp = 1;
  7239. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7240. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7241. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7242. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7243. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7244. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7245. for (mac_id = 0; mac_id < max_mac_rings;
  7246. mac_id++) {
  7247. int mac_for_pdev =
  7248. dp_get_mac_id_for_pdev(mac_id,
  7249. pdev->pdev_id);
  7250. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7251. mac_for_pdev,
  7252. pdev->rxdma_mon_status_ring[mac_id]
  7253. .hal_srng,
  7254. RXDMA_MONITOR_STATUS,
  7255. RX_BUFFER_SIZE,
  7256. &htt_tlv_filter);
  7257. }
  7258. if (soc->reap_timer_init)
  7259. qdf_timer_mod(&soc->mon_reap_timer,
  7260. DP_INTR_POLL_TIMER_MS);
  7261. }
  7262. break;
  7263. case WDI_EVENT_LITE_RX:
  7264. if (pdev->monitor_vdev) {
  7265. /* Nothing needs to be done if monitor mode is
  7266. * enabled
  7267. */
  7268. return 0;
  7269. }
  7270. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  7271. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  7272. htt_tlv_filter.ppdu_start = 1;
  7273. htt_tlv_filter.ppdu_end = 1;
  7274. htt_tlv_filter.ppdu_end_user_stats = 1;
  7275. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7276. htt_tlv_filter.ppdu_end_status_done = 1;
  7277. htt_tlv_filter.mpdu_start = 1;
  7278. htt_tlv_filter.enable_fp = 1;
  7279. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7280. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7281. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7282. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7283. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7284. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7285. for (mac_id = 0; mac_id < max_mac_rings;
  7286. mac_id++) {
  7287. int mac_for_pdev =
  7288. dp_get_mac_id_for_pdev(mac_id,
  7289. pdev->pdev_id);
  7290. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7291. mac_for_pdev,
  7292. pdev->rxdma_mon_status_ring[mac_id]
  7293. .hal_srng,
  7294. RXDMA_MONITOR_STATUS,
  7295. RX_BUFFER_SIZE_PKTLOG_LITE,
  7296. &htt_tlv_filter);
  7297. }
  7298. if (soc->reap_timer_init)
  7299. qdf_timer_mod(&soc->mon_reap_timer,
  7300. DP_INTR_POLL_TIMER_MS);
  7301. }
  7302. break;
  7303. case WDI_EVENT_LITE_T2H:
  7304. if (pdev->monitor_vdev) {
  7305. /* Nothing needs to be done if monitor mode is
  7306. * enabled
  7307. */
  7308. return 0;
  7309. }
  7310. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7311. int mac_for_pdev = dp_get_mac_id_for_pdev(
  7312. mac_id, pdev->pdev_id);
  7313. pdev->pktlog_ppdu_stats = true;
  7314. dp_h2t_cfg_stats_msg_send(pdev,
  7315. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  7316. mac_for_pdev);
  7317. }
  7318. break;
  7319. default:
  7320. /* Nothing needs to be done for other pktlog types */
  7321. break;
  7322. }
  7323. } else {
  7324. switch (event) {
  7325. case WDI_EVENT_RX_DESC:
  7326. case WDI_EVENT_LITE_RX:
  7327. if (pdev->monitor_vdev) {
  7328. /* Nothing needs to be done if monitor mode is
  7329. * enabled
  7330. */
  7331. return 0;
  7332. }
  7333. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  7334. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  7335. for (mac_id = 0; mac_id < max_mac_rings;
  7336. mac_id++) {
  7337. int mac_for_pdev =
  7338. dp_get_mac_id_for_pdev(mac_id,
  7339. pdev->pdev_id);
  7340. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7341. mac_for_pdev,
  7342. pdev->rxdma_mon_status_ring[mac_id]
  7343. .hal_srng,
  7344. RXDMA_MONITOR_STATUS,
  7345. RX_BUFFER_SIZE,
  7346. &htt_tlv_filter);
  7347. }
  7348. if (soc->reap_timer_init)
  7349. qdf_timer_stop(&soc->mon_reap_timer);
  7350. }
  7351. break;
  7352. case WDI_EVENT_LITE_T2H:
  7353. if (pdev->monitor_vdev) {
  7354. /* Nothing needs to be done if monitor mode is
  7355. * enabled
  7356. */
  7357. return 0;
  7358. }
  7359. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  7360. * passing value 0. Once these macros will define in htt
  7361. * header file will use proper macros
  7362. */
  7363. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7364. int mac_for_pdev =
  7365. dp_get_mac_id_for_pdev(mac_id,
  7366. pdev->pdev_id);
  7367. pdev->pktlog_ppdu_stats = false;
  7368. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  7369. dp_h2t_cfg_stats_msg_send(pdev, 0,
  7370. mac_for_pdev);
  7371. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  7372. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  7373. mac_for_pdev);
  7374. } else if (pdev->enhanced_stats_en) {
  7375. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  7376. mac_for_pdev);
  7377. }
  7378. }
  7379. break;
  7380. default:
  7381. /* Nothing needs to be done for other pktlog types */
  7382. break;
  7383. }
  7384. }
  7385. return 0;
  7386. }
  7387. #endif