d4846129c1
Add qcn9224 v2 HW headers and move v1 headers to qca9224/v1 dir. Change-Id: Ieba3f50dd1160e8fe3017eb8656f993456ca410a CRs-Fixed: 3247610
153 wiersze
6.8 KiB
C
153 wiersze
6.8 KiB
C
|
|
/* Copyright (c) 2021, Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*/
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#ifndef _TX_RATE_STATS_INFO_H_
|
|
#define _TX_RATE_STATS_INFO_H_
|
|
#if !defined(__ASSEMBLER__)
|
|
#endif
|
|
|
|
#define NUM_OF_DWORDS_TX_RATE_STATS_INFO 2
|
|
|
|
|
|
struct tx_rate_stats_info {
|
|
#ifndef WIFI_BIT_ORDER_BIG_ENDIAN
|
|
uint32_t tx_rate_stats_info_valid : 1,
|
|
transmit_bw : 3,
|
|
transmit_pkt_type : 4,
|
|
transmit_stbc : 1,
|
|
transmit_ldpc : 1,
|
|
transmit_sgi : 2,
|
|
transmit_mcs : 4,
|
|
ofdma_transmission : 1,
|
|
tones_in_ru : 12,
|
|
reserved_0a : 3;
|
|
uint32_t ppdu_transmission_tsf : 32;
|
|
#else
|
|
uint32_t reserved_0a : 3,
|
|
tones_in_ru : 12,
|
|
ofdma_transmission : 1,
|
|
transmit_mcs : 4,
|
|
transmit_sgi : 2,
|
|
transmit_ldpc : 1,
|
|
transmit_stbc : 1,
|
|
transmit_pkt_type : 4,
|
|
transmit_bw : 3,
|
|
tx_rate_stats_info_valid : 1;
|
|
uint32_t ppdu_transmission_tsf : 32;
|
|
#endif
|
|
};
|
|
|
|
|
|
|
|
|
|
#define TX_RATE_STATS_INFO_TX_RATE_STATS_INFO_VALID_OFFSET 0x00000000
|
|
#define TX_RATE_STATS_INFO_TX_RATE_STATS_INFO_VALID_LSB 0
|
|
#define TX_RATE_STATS_INFO_TX_RATE_STATS_INFO_VALID_MSB 0
|
|
#define TX_RATE_STATS_INFO_TX_RATE_STATS_INFO_VALID_MASK 0x00000001
|
|
|
|
|
|
|
|
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_BW_OFFSET 0x00000000
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_BW_LSB 1
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_BW_MSB 3
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_BW_MASK 0x0000000e
|
|
|
|
|
|
|
|
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_PKT_TYPE_OFFSET 0x00000000
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_PKT_TYPE_LSB 4
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_PKT_TYPE_MSB 7
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_PKT_TYPE_MASK 0x000000f0
|
|
|
|
|
|
|
|
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_STBC_OFFSET 0x00000000
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_STBC_LSB 8
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_STBC_MSB 8
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_STBC_MASK 0x00000100
|
|
|
|
|
|
|
|
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_LDPC_OFFSET 0x00000000
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_LDPC_LSB 9
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_LDPC_MSB 9
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_LDPC_MASK 0x00000200
|
|
|
|
|
|
|
|
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_SGI_OFFSET 0x00000000
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_SGI_LSB 10
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_SGI_MSB 11
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_SGI_MASK 0x00000c00
|
|
|
|
|
|
|
|
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_MCS_OFFSET 0x00000000
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_MCS_LSB 12
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_MCS_MSB 15
|
|
#define TX_RATE_STATS_INFO_TRANSMIT_MCS_MASK 0x0000f000
|
|
|
|
|
|
|
|
|
|
#define TX_RATE_STATS_INFO_OFDMA_TRANSMISSION_OFFSET 0x00000000
|
|
#define TX_RATE_STATS_INFO_OFDMA_TRANSMISSION_LSB 16
|
|
#define TX_RATE_STATS_INFO_OFDMA_TRANSMISSION_MSB 16
|
|
#define TX_RATE_STATS_INFO_OFDMA_TRANSMISSION_MASK 0x00010000
|
|
|
|
|
|
|
|
|
|
#define TX_RATE_STATS_INFO_TONES_IN_RU_OFFSET 0x00000000
|
|
#define TX_RATE_STATS_INFO_TONES_IN_RU_LSB 17
|
|
#define TX_RATE_STATS_INFO_TONES_IN_RU_MSB 28
|
|
#define TX_RATE_STATS_INFO_TONES_IN_RU_MASK 0x1ffe0000
|
|
|
|
|
|
|
|
|
|
#define TX_RATE_STATS_INFO_RESERVED_0A_OFFSET 0x00000000
|
|
#define TX_RATE_STATS_INFO_RESERVED_0A_LSB 29
|
|
#define TX_RATE_STATS_INFO_RESERVED_0A_MSB 31
|
|
#define TX_RATE_STATS_INFO_RESERVED_0A_MASK 0xe0000000
|
|
|
|
|
|
|
|
|
|
#define TX_RATE_STATS_INFO_PPDU_TRANSMISSION_TSF_OFFSET 0x00000004
|
|
#define TX_RATE_STATS_INFO_PPDU_TRANSMISSION_TSF_LSB 0
|
|
#define TX_RATE_STATS_INFO_PPDU_TRANSMISSION_TSF_MSB 31
|
|
#define TX_RATE_STATS_INFO_PPDU_TRANSMISSION_TSF_MASK 0xffffffff
|
|
|
|
|
|
|
|
#endif
|