dp_ipa.c 120 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204
  1. /*
  2. * Copyright (c) 2017-2021, The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for any
  6. * purpose with or without fee is hereby granted, provided that the above
  7. * copyright notice and this permission notice appear in all copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  10. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  11. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  12. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  13. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  14. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  15. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  16. */
  17. #include <wlan_ipa_ucfg_api.h>
  18. #include <wlan_ipa_core.h>
  19. #include <qdf_ipa_wdi3.h>
  20. #include <qdf_types.h>
  21. #include <qdf_lock.h>
  22. #include <hal_hw_headers.h>
  23. #include <hal_api.h>
  24. #include <hal_reo.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_types.h"
  30. #include "dp_htt.h"
  31. #include "dp_tx.h"
  32. #include "dp_rx.h"
  33. #include "dp_ipa.h"
  34. #include "dp_internal.h"
  35. #ifdef WIFI_MONITOR_SUPPORT
  36. #include "dp_mon.h"
  37. #endif
  38. #ifdef FEATURE_WDS
  39. #include "dp_txrx_wds.h"
  40. #endif
  41. #ifdef QCA_IPA_LL_TX_FLOW_CONTROL
  42. #include <pld_common.h>
  43. #endif
  44. #ifdef IPA_OFFLOAD
  45. /* Hard coded config parameters until dp_ops_cfg.cfg_attach implemented */
  46. #define CFG_IPA_UC_TX_BUF_SIZE_DEFAULT (2048)
  47. /* WAR for IPA_OFFLOAD case. In some cases, its observed that WBM tries to
  48. * release a buffer into WBM2SW RELEASE ring for IPA, and the ring is full.
  49. * This causes back pressure, resulting in a FW crash.
  50. * By leaving some entries with no buffer attached, WBM will be able to write
  51. * to the ring, and from dumps we can figure out the buffer which is causing
  52. * this issue.
  53. */
  54. #define DP_IPA_WAR_WBM2SW_REL_RING_NO_BUF_ENTRIES 16
  55. /**
  56. * struct dp_ipa_reo_remap_record - history for dp ipa reo remaps
  57. * @timestamp: Timestamp when remap occurs
  58. * @ix0_reg: reo destination ring IX0 value
  59. * @ix2_reg: reo destination ring IX2 value
  60. * @ix3_reg: reo destination ring IX3 value
  61. */
  62. struct dp_ipa_reo_remap_record {
  63. uint64_t timestamp;
  64. uint32_t ix0_reg;
  65. uint32_t ix2_reg;
  66. uint32_t ix3_reg;
  67. };
  68. #ifdef IPA_WDS_EASYMESH_FEATURE
  69. #define WLAN_IPA_META_DATA_MASK htonl(0x000000FF)
  70. #else
  71. #define WLAN_IPA_META_DATA_MASK htonl(0x00FF0000)
  72. #endif
  73. #define REO_REMAP_HISTORY_SIZE 32
  74. struct dp_ipa_reo_remap_record dp_ipa_reo_remap_history[REO_REMAP_HISTORY_SIZE];
  75. static qdf_atomic_t dp_ipa_reo_remap_history_index;
  76. static int dp_ipa_reo_remap_record_index_next(qdf_atomic_t *index)
  77. {
  78. int next = qdf_atomic_inc_return(index);
  79. if (next == REO_REMAP_HISTORY_SIZE)
  80. qdf_atomic_sub(REO_REMAP_HISTORY_SIZE, index);
  81. return next % REO_REMAP_HISTORY_SIZE;
  82. }
  83. /**
  84. * dp_ipa_reo_remap_history_add() - Record dp ipa reo remap values
  85. * @ix0_val: reo destination ring IX0 value
  86. * @ix2_val: reo destination ring IX2 value
  87. * @ix3_val: reo destination ring IX3 value
  88. *
  89. * Return: None
  90. */
  91. static void dp_ipa_reo_remap_history_add(uint32_t ix0_val, uint32_t ix2_val,
  92. uint32_t ix3_val)
  93. {
  94. int idx = dp_ipa_reo_remap_record_index_next(
  95. &dp_ipa_reo_remap_history_index);
  96. struct dp_ipa_reo_remap_record *record = &dp_ipa_reo_remap_history[idx];
  97. record->timestamp = qdf_get_log_timestamp();
  98. record->ix0_reg = ix0_val;
  99. record->ix2_reg = ix2_val;
  100. record->ix3_reg = ix3_val;
  101. }
  102. static QDF_STATUS __dp_ipa_handle_buf_smmu_mapping(struct dp_soc *soc,
  103. qdf_nbuf_t nbuf,
  104. uint32_t size,
  105. bool create,
  106. const char *func,
  107. uint32_t line)
  108. {
  109. qdf_mem_info_t mem_map_table = {0};
  110. QDF_STATUS ret = QDF_STATUS_SUCCESS;
  111. qdf_ipa_wdi_hdl_t hdl;
  112. /* Need to handle the case when one soc will
  113. * have multiple pdev(radio's), Currently passing
  114. * pdev_id as 0 assuming 1 soc has only 1 radio.
  115. */
  116. hdl = wlan_ipa_get_hdl(soc->ctrl_psoc, 0);
  117. if (hdl == DP_IPA_HDL_INVALID) {
  118. dp_err("IPA handle is invalid");
  119. return QDF_STATUS_E_INVAL;
  120. }
  121. qdf_update_mem_map_table(soc->osdev, &mem_map_table,
  122. qdf_nbuf_get_frag_paddr(nbuf, 0),
  123. size);
  124. if (create) {
  125. /* Assert if PA is zero */
  126. qdf_assert_always(mem_map_table.pa);
  127. ret = qdf_nbuf_smmu_map_debug(nbuf, hdl, 1, &mem_map_table,
  128. func, line);
  129. } else {
  130. ret = qdf_nbuf_smmu_unmap_debug(nbuf, hdl, 1, &mem_map_table,
  131. func, line);
  132. }
  133. qdf_assert_always(!ret);
  134. /* Return status of mapping/unmapping is stored in
  135. * mem_map_table.result field, assert if the result
  136. * is failure
  137. */
  138. if (create)
  139. qdf_assert_always(!mem_map_table.result);
  140. else
  141. qdf_assert_always(mem_map_table.result >= mem_map_table.size);
  142. return ret;
  143. }
  144. QDF_STATUS dp_ipa_handle_rx_buf_smmu_mapping(struct dp_soc *soc,
  145. qdf_nbuf_t nbuf,
  146. uint32_t size,
  147. bool create, const char *func,
  148. uint32_t line)
  149. {
  150. struct dp_pdev *pdev;
  151. int i;
  152. for (i = 0; i < soc->pdev_count; i++) {
  153. pdev = soc->pdev_list[i];
  154. if (pdev && dp_monitor_is_configured(pdev))
  155. return QDF_STATUS_SUCCESS;
  156. }
  157. if (!wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) ||
  158. !qdf_mem_smmu_s1_enabled(soc->osdev))
  159. return QDF_STATUS_SUCCESS;
  160. /*
  161. * Even if ipa pipes is disabled, but if it's unmap
  162. * operation and nbuf has done ipa smmu map before,
  163. * do ipa smmu unmap as well.
  164. */
  165. if (!qdf_atomic_read(&soc->ipa_pipes_enabled)) {
  166. if (!create && qdf_nbuf_is_rx_ipa_smmu_map(nbuf)) {
  167. DP_STATS_INC(soc, rx.err.ipa_unmap_no_pipe, 1);
  168. } else {
  169. return QDF_STATUS_SUCCESS;
  170. }
  171. }
  172. if (qdf_unlikely(create == qdf_nbuf_is_rx_ipa_smmu_map(nbuf))) {
  173. if (create) {
  174. DP_STATS_INC(soc, rx.err.ipa_smmu_map_dup, 1);
  175. } else {
  176. DP_STATS_INC(soc, rx.err.ipa_smmu_unmap_dup, 1);
  177. }
  178. return QDF_STATUS_E_INVAL;
  179. }
  180. qdf_nbuf_set_rx_ipa_smmu_map(nbuf, create);
  181. return __dp_ipa_handle_buf_smmu_mapping(soc, nbuf, size, create,
  182. func, line);
  183. }
  184. static QDF_STATUS __dp_ipa_tx_buf_smmu_mapping(
  185. struct dp_soc *soc,
  186. struct dp_pdev *pdev,
  187. bool create,
  188. const char *func,
  189. uint32_t line)
  190. {
  191. uint32_t index;
  192. QDF_STATUS ret = QDF_STATUS_SUCCESS;
  193. uint32_t tx_buffer_cnt = soc->ipa_uc_tx_rsc.alloc_tx_buf_cnt;
  194. qdf_nbuf_t nbuf;
  195. uint32_t buf_len;
  196. if (!ipa_is_ready()) {
  197. dp_info("IPA is not READY");
  198. return 0;
  199. }
  200. for (index = 0; index < tx_buffer_cnt; index++) {
  201. nbuf = (qdf_nbuf_t)
  202. soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr_unaligned[index];
  203. if (!nbuf)
  204. continue;
  205. buf_len = qdf_nbuf_get_data_len(nbuf);
  206. ret = __dp_ipa_handle_buf_smmu_mapping(soc, nbuf, buf_len,
  207. create, func, line);
  208. }
  209. return ret;
  210. }
  211. #ifndef QCA_OL_DP_SRNG_LOCK_LESS_ACCESS
  212. static void dp_ipa_set_reo_ctx_mapping_lock_required(struct dp_soc *soc,
  213. bool lock_required)
  214. {
  215. hal_ring_handle_t hal_ring_hdl;
  216. int ring;
  217. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  218. hal_ring_hdl = soc->reo_dest_ring[ring].hal_srng;
  219. hal_srng_lock(hal_ring_hdl);
  220. soc->ipa_reo_ctx_lock_required[ring] = lock_required;
  221. hal_srng_unlock(hal_ring_hdl);
  222. }
  223. }
  224. #else
  225. static void dp_ipa_set_reo_ctx_mapping_lock_required(struct dp_soc *soc,
  226. bool lock_required)
  227. {
  228. }
  229. #endif
  230. #ifdef RX_DESC_MULTI_PAGE_ALLOC
  231. static QDF_STATUS dp_ipa_handle_rx_buf_pool_smmu_mapping(struct dp_soc *soc,
  232. struct dp_pdev *pdev,
  233. bool create,
  234. const char *func,
  235. uint32_t line)
  236. {
  237. struct rx_desc_pool *rx_pool;
  238. uint8_t pdev_id;
  239. uint32_t num_desc, page_id, offset, i;
  240. uint16_t num_desc_per_page;
  241. union dp_rx_desc_list_elem_t *rx_desc_elem;
  242. struct dp_rx_desc *rx_desc;
  243. qdf_nbuf_t nbuf;
  244. QDF_STATUS ret = QDF_STATUS_SUCCESS;
  245. if (!qdf_ipa_is_ready())
  246. return ret;
  247. if (!qdf_mem_smmu_s1_enabled(soc->osdev))
  248. return ret;
  249. pdev_id = pdev->pdev_id;
  250. rx_pool = &soc->rx_desc_buf[pdev_id];
  251. dp_ipa_set_reo_ctx_mapping_lock_required(soc, true);
  252. qdf_spin_lock_bh(&rx_pool->lock);
  253. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  254. num_desc = rx_pool->pool_size;
  255. num_desc_per_page = rx_pool->desc_pages.num_element_per_page;
  256. for (i = 0; i < num_desc; i++) {
  257. page_id = i / num_desc_per_page;
  258. offset = i % num_desc_per_page;
  259. if (qdf_unlikely(!(rx_pool->desc_pages.cacheable_pages)))
  260. break;
  261. rx_desc_elem = dp_rx_desc_find(page_id, offset, rx_pool);
  262. rx_desc = &rx_desc_elem->rx_desc;
  263. if ((!(rx_desc->in_use)) || rx_desc->unmapped)
  264. continue;
  265. nbuf = rx_desc->nbuf;
  266. if (qdf_unlikely(create ==
  267. qdf_nbuf_is_rx_ipa_smmu_map(nbuf))) {
  268. if (create) {
  269. DP_STATS_INC(soc,
  270. rx.err.ipa_smmu_map_dup, 1);
  271. } else {
  272. DP_STATS_INC(soc,
  273. rx.err.ipa_smmu_unmap_dup, 1);
  274. }
  275. continue;
  276. }
  277. qdf_nbuf_set_rx_ipa_smmu_map(nbuf, create);
  278. ret = __dp_ipa_handle_buf_smmu_mapping(soc, nbuf,
  279. rx_pool->buf_size,
  280. create, func, line);
  281. }
  282. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  283. qdf_spin_unlock_bh(&rx_pool->lock);
  284. dp_ipa_set_reo_ctx_mapping_lock_required(soc, false);
  285. return ret;
  286. }
  287. #else
  288. static QDF_STATUS dp_ipa_handle_rx_buf_pool_smmu_mapping(
  289. struct dp_soc *soc,
  290. struct dp_pdev *pdev,
  291. bool create,
  292. const char *func,
  293. uint32_t line)
  294. {
  295. struct rx_desc_pool *rx_pool;
  296. uint8_t pdev_id;
  297. qdf_nbuf_t nbuf;
  298. int i;
  299. if (!qdf_ipa_is_ready())
  300. return QDF_STATUS_SUCCESS;
  301. if (!qdf_mem_smmu_s1_enabled(soc->osdev))
  302. return QDF_STATUS_SUCCESS;
  303. pdev_id = pdev->pdev_id;
  304. rx_pool = &soc->rx_desc_buf[pdev_id];
  305. dp_ipa_set_reo_ctx_mapping_lock_required(soc, true);
  306. qdf_spin_lock_bh(&rx_pool->lock);
  307. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  308. for (i = 0; i < rx_pool->pool_size; i++) {
  309. if ((!(rx_pool->array[i].rx_desc.in_use)) ||
  310. rx_pool->array[i].rx_desc.unmapped)
  311. continue;
  312. nbuf = rx_pool->array[i].rx_desc.nbuf;
  313. if (qdf_unlikely(create ==
  314. qdf_nbuf_is_rx_ipa_smmu_map(nbuf))) {
  315. if (create) {
  316. DP_STATS_INC(soc,
  317. rx.err.ipa_smmu_map_dup, 1);
  318. } else {
  319. DP_STATS_INC(soc,
  320. rx.err.ipa_smmu_unmap_dup, 1);
  321. }
  322. continue;
  323. }
  324. qdf_nbuf_set_rx_ipa_smmu_map(nbuf, create);
  325. __dp_ipa_handle_buf_smmu_mapping(soc, nbuf, rx_pool->buf_size,
  326. create, func, line);
  327. }
  328. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  329. qdf_spin_unlock_bh(&rx_pool->lock);
  330. dp_ipa_set_reo_ctx_mapping_lock_required(soc, false);
  331. return QDF_STATUS_SUCCESS;
  332. }
  333. #endif /* RX_DESC_MULTI_PAGE_ALLOC */
  334. static QDF_STATUS dp_ipa_get_shared_mem_info(qdf_device_t osdev,
  335. qdf_shared_mem_t *shared_mem,
  336. void *cpu_addr,
  337. qdf_dma_addr_t dma_addr,
  338. uint32_t size)
  339. {
  340. qdf_dma_addr_t paddr;
  341. int ret;
  342. shared_mem->vaddr = cpu_addr;
  343. qdf_mem_set_dma_size(osdev, &shared_mem->mem_info, size);
  344. *qdf_mem_get_dma_addr_ptr(osdev, &shared_mem->mem_info) = dma_addr;
  345. paddr = qdf_mem_paddr_from_dmaaddr(osdev, dma_addr);
  346. qdf_mem_set_dma_pa(osdev, &shared_mem->mem_info, paddr);
  347. ret = qdf_mem_dma_get_sgtable(osdev->dev, &shared_mem->sgtable,
  348. shared_mem->vaddr, dma_addr, size);
  349. if (ret) {
  350. dp_err("Unable to get DMA sgtable");
  351. return QDF_STATUS_E_NOMEM;
  352. }
  353. qdf_dma_get_sgtable_dma_addr(&shared_mem->sgtable);
  354. return QDF_STATUS_SUCCESS;
  355. }
  356. /**
  357. * dp_ipa_get_tx_bank_id() - API to get TCL bank id
  358. * @soc: dp_soc handle
  359. * @bank_id: out parameter for bank id
  360. *
  361. * Return: QDF_STATUS
  362. */
  363. static QDF_STATUS dp_ipa_get_tx_bank_id(struct dp_soc *soc, uint8_t *bank_id)
  364. {
  365. if (soc->arch_ops.ipa_get_bank_id) {
  366. *bank_id = soc->arch_ops.ipa_get_bank_id(soc);
  367. if (*bank_id < 0) {
  368. return QDF_STATUS_E_INVAL;
  369. } else {
  370. dp_info("bank_id %u", *bank_id);
  371. return QDF_STATUS_SUCCESS;
  372. }
  373. } else {
  374. return QDF_STATUS_E_NOSUPPORT;
  375. }
  376. }
  377. #if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 10, 0)) || \
  378. defined(CONFIG_IPA_WDI_UNIFIED_API)
  379. static void dp_ipa_setup_tx_params_bank_id(struct dp_soc *soc,
  380. qdf_ipa_wdi_pipe_setup_info_t *tx)
  381. {
  382. uint8_t bank_id;
  383. if (QDF_IS_STATUS_SUCCESS(dp_ipa_get_tx_bank_id(soc, &bank_id)))
  384. QDF_IPA_WDI_SETUP_INFO_RX_BANK_ID(tx, bank_id);
  385. }
  386. static void
  387. dp_ipa_setup_tx_smmu_params_bank_id(struct dp_soc *soc,
  388. qdf_ipa_wdi_pipe_setup_info_smmu_t *tx_smmu)
  389. {
  390. uint8_t bank_id;
  391. if (QDF_IS_STATUS_SUCCESS(dp_ipa_get_tx_bank_id(soc, &bank_id)))
  392. QDF_IPA_WDI_SETUP_INFO_SMMU_RX_BANK_ID(tx_smmu, bank_id);
  393. }
  394. #else
  395. static inline void
  396. dp_ipa_setup_tx_params_bank_id(struct dp_soc *soc,
  397. qdf_ipa_wdi_pipe_setup_info_t *tx)
  398. {
  399. }
  400. static inline void
  401. dp_ipa_setup_tx_smmu_params_bank_id(struct dp_soc *soc,
  402. qdf_ipa_wdi_pipe_setup_info_smmu_t *tx_smmu)
  403. {
  404. }
  405. #endif
  406. #ifdef QCA_IPA_LL_TX_FLOW_CONTROL
  407. static void
  408. dp_ipa_setup_tx_alt_params_pmac_id(struct dp_soc *soc,
  409. qdf_ipa_wdi_pipe_setup_info_t *tx)
  410. {
  411. uint8_t pmac_id = 0;
  412. /* Set Pmac ID, extract pmac_id from second radio for TX_ALT ring */
  413. if (soc->pdev_count > 1)
  414. pmac_id = soc->pdev_list[soc->pdev_count - 1]->lmac_id;
  415. QDF_IPA_WDI_SETUP_INFO_RX_PMAC_ID(tx, pmac_id);
  416. }
  417. static void
  418. dp_ipa_setup_tx_alt_smmu_params_pmac_id(struct dp_soc *soc,
  419. qdf_ipa_wdi_pipe_setup_info_smmu_t *tx_smmu)
  420. {
  421. uint8_t pmac_id = 0;
  422. /* Set Pmac ID, extract pmac_id from second radio for TX_ALT ring */
  423. if (soc->pdev_count > 1)
  424. pmac_id = soc->pdev_list[soc->pdev_count - 1]->lmac_id;
  425. QDF_IPA_WDI_SETUP_INFO_SMMU_RX_PMAC_ID(tx_smmu, pmac_id);
  426. }
  427. static void
  428. dp_ipa_setup_tx_params_pmac_id(struct dp_soc *soc,
  429. qdf_ipa_wdi_pipe_setup_info_t *tx)
  430. {
  431. uint8_t pmac_id;
  432. pmac_id = soc->pdev_list[0]->lmac_id;
  433. QDF_IPA_WDI_SETUP_INFO_RX_PMAC_ID(tx, pmac_id);
  434. }
  435. static void
  436. dp_ipa_setup_tx_smmu_params_pmac_id(struct dp_soc *soc,
  437. qdf_ipa_wdi_pipe_setup_info_smmu_t *tx_smmu)
  438. {
  439. uint8_t pmac_id;
  440. pmac_id = soc->pdev_list[0]->lmac_id;
  441. QDF_IPA_WDI_SETUP_INFO_SMMU_RX_PMAC_ID(tx_smmu, pmac_id);
  442. }
  443. #else
  444. static inline void
  445. dp_ipa_setup_tx_alt_params_pmac_id(struct dp_soc *soc,
  446. qdf_ipa_wdi_pipe_setup_info_t *tx)
  447. {
  448. }
  449. static inline void
  450. dp_ipa_setup_tx_alt_smmu_params_pmac_id(struct dp_soc *soc,
  451. qdf_ipa_wdi_pipe_setup_info_smmu_t *tx_smmu)
  452. {
  453. }
  454. static inline void
  455. dp_ipa_setup_tx_params_pmac_id(struct dp_soc *soc,
  456. qdf_ipa_wdi_pipe_setup_info_t *tx)
  457. {
  458. }
  459. static inline void
  460. dp_ipa_setup_tx_smmu_params_pmac_id(struct dp_soc *soc,
  461. qdf_ipa_wdi_pipe_setup_info_smmu_t *tx_smmu)
  462. {
  463. }
  464. #endif
  465. #ifdef IPA_WDI3_TX_TWO_PIPES
  466. static void dp_ipa_tx_alt_pool_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  467. {
  468. struct dp_ipa_resources *ipa_res;
  469. qdf_nbuf_t nbuf;
  470. int idx;
  471. for (idx = 0; idx < soc->ipa_uc_tx_rsc_alt.alloc_tx_buf_cnt; idx++) {
  472. nbuf = (qdf_nbuf_t)
  473. soc->ipa_uc_tx_rsc_alt.tx_buf_pool_vaddr_unaligned[idx];
  474. if (!nbuf)
  475. continue;
  476. qdf_nbuf_unmap_single(soc->osdev, nbuf, QDF_DMA_BIDIRECTIONAL);
  477. qdf_mem_dp_tx_skb_cnt_dec();
  478. qdf_mem_dp_tx_skb_dec(qdf_nbuf_get_end_offset(nbuf));
  479. qdf_nbuf_free(nbuf);
  480. soc->ipa_uc_tx_rsc_alt.tx_buf_pool_vaddr_unaligned[idx] =
  481. (void *)NULL;
  482. }
  483. qdf_mem_free(soc->ipa_uc_tx_rsc_alt.tx_buf_pool_vaddr_unaligned);
  484. soc->ipa_uc_tx_rsc_alt.tx_buf_pool_vaddr_unaligned = NULL;
  485. ipa_res = &pdev->ipa_resource;
  486. if (!ipa_res->is_db_ddr_mapped && ipa_res->tx_alt_comp_doorbell_vaddr)
  487. iounmap(ipa_res->tx_alt_comp_doorbell_vaddr);
  488. qdf_mem_free_sgtable(&ipa_res->tx_alt_ring.sgtable);
  489. qdf_mem_free_sgtable(&ipa_res->tx_alt_comp_ring.sgtable);
  490. }
  491. static int dp_ipa_tx_alt_pool_attach(struct dp_soc *soc)
  492. {
  493. uint32_t tx_buffer_count;
  494. uint32_t ring_base_align = 8;
  495. qdf_dma_addr_t buffer_paddr;
  496. struct hal_srng *wbm_srng = (struct hal_srng *)
  497. soc->tx_comp_ring[IPA_TX_ALT_COMP_RING_IDX].hal_srng;
  498. struct hal_srng_params srng_params;
  499. uint32_t wbm_bm_id;
  500. void *ring_entry;
  501. int num_entries;
  502. qdf_nbuf_t nbuf;
  503. int retval = QDF_STATUS_SUCCESS;
  504. int max_alloc_count = 0;
  505. /*
  506. * Uncomment when dp_ops_cfg.cfg_attach is implemented
  507. * unsigned int uc_tx_buf_sz =
  508. * dp_cfg_ipa_uc_tx_buf_size(pdev->osif_pdev);
  509. */
  510. unsigned int uc_tx_buf_sz = CFG_IPA_UC_TX_BUF_SIZE_DEFAULT;
  511. unsigned int alloc_size = uc_tx_buf_sz + ring_base_align - 1;
  512. wbm_bm_id = wlan_cfg_get_rbm_id_for_index(soc->wlan_cfg_ctx,
  513. IPA_TX_ALT_RING_IDX);
  514. hal_get_srng_params(soc->hal_soc,
  515. hal_srng_to_hal_ring_handle(wbm_srng),
  516. &srng_params);
  517. num_entries = srng_params.num_entries;
  518. max_alloc_count =
  519. num_entries - DP_IPA_WAR_WBM2SW_REL_RING_NO_BUF_ENTRIES;
  520. if (max_alloc_count <= 0) {
  521. dp_err("incorrect value for buffer count %u", max_alloc_count);
  522. return -EINVAL;
  523. }
  524. dp_info("requested %d buffers to be posted to wbm ring",
  525. max_alloc_count);
  526. soc->ipa_uc_tx_rsc_alt.tx_buf_pool_vaddr_unaligned =
  527. qdf_mem_malloc(num_entries *
  528. sizeof(*soc->ipa_uc_tx_rsc_alt.tx_buf_pool_vaddr_unaligned));
  529. if (!soc->ipa_uc_tx_rsc_alt.tx_buf_pool_vaddr_unaligned) {
  530. dp_err("IPA WBM Ring Tx buf pool vaddr alloc fail");
  531. return -ENOMEM;
  532. }
  533. hal_srng_access_start_unlocked(soc->hal_soc,
  534. hal_srng_to_hal_ring_handle(wbm_srng));
  535. /*
  536. * Allocate Tx buffers as many as possible.
  537. * Leave DP_IPA_WAR_WBM2SW_REL_RING_NO_BUF_ENTRIES empty
  538. * Populate Tx buffers into WBM2IPA ring
  539. * This initial buffer population will simulate H/W as source ring,
  540. * and update HP
  541. */
  542. for (tx_buffer_count = 0;
  543. tx_buffer_count < max_alloc_count - 1; tx_buffer_count++) {
  544. nbuf = qdf_nbuf_alloc(soc->osdev, alloc_size, 0, 256, FALSE);
  545. if (!nbuf)
  546. break;
  547. ring_entry = hal_srng_dst_get_next_hp(
  548. soc->hal_soc,
  549. hal_srng_to_hal_ring_handle(wbm_srng));
  550. if (!ring_entry) {
  551. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  552. "%s: Failed to get WBM ring entry",
  553. __func__);
  554. qdf_nbuf_free(nbuf);
  555. break;
  556. }
  557. qdf_nbuf_map_single(soc->osdev, nbuf,
  558. QDF_DMA_BIDIRECTIONAL);
  559. buffer_paddr = qdf_nbuf_get_frag_paddr(nbuf, 0);
  560. qdf_mem_dp_tx_skb_cnt_inc();
  561. qdf_mem_dp_tx_skb_inc(qdf_nbuf_get_end_offset(nbuf));
  562. hal_rxdma_buff_addr_info_set(soc->hal_soc, ring_entry,
  563. buffer_paddr, 0, wbm_bm_id);
  564. soc->ipa_uc_tx_rsc_alt.tx_buf_pool_vaddr_unaligned[
  565. tx_buffer_count] = (void *)nbuf;
  566. }
  567. hal_srng_access_end_unlocked(soc->hal_soc,
  568. hal_srng_to_hal_ring_handle(wbm_srng));
  569. soc->ipa_uc_tx_rsc_alt.alloc_tx_buf_cnt = tx_buffer_count;
  570. if (tx_buffer_count) {
  571. dp_info("IPA TX buffer pool2: %d allocated", tx_buffer_count);
  572. } else {
  573. dp_err("Failed to allocate IPA TX buffer pool2");
  574. qdf_mem_free(
  575. soc->ipa_uc_tx_rsc_alt.tx_buf_pool_vaddr_unaligned);
  576. soc->ipa_uc_tx_rsc_alt.tx_buf_pool_vaddr_unaligned = NULL;
  577. retval = -ENOMEM;
  578. }
  579. return retval;
  580. }
  581. static QDF_STATUS dp_ipa_tx_alt_ring_get_resource(struct dp_pdev *pdev)
  582. {
  583. struct dp_soc *soc = pdev->soc;
  584. struct dp_ipa_resources *ipa_res = &pdev->ipa_resource;
  585. ipa_res->tx_alt_ring_num_alloc_buffer =
  586. (uint32_t)soc->ipa_uc_tx_rsc_alt.alloc_tx_buf_cnt;
  587. dp_ipa_get_shared_mem_info(
  588. soc->osdev, &ipa_res->tx_alt_ring,
  589. soc->ipa_uc_tx_rsc_alt.ipa_tcl_ring_base_vaddr,
  590. soc->ipa_uc_tx_rsc_alt.ipa_tcl_ring_base_paddr,
  591. soc->ipa_uc_tx_rsc_alt.ipa_tcl_ring_size);
  592. dp_ipa_get_shared_mem_info(
  593. soc->osdev, &ipa_res->tx_alt_comp_ring,
  594. soc->ipa_uc_tx_rsc_alt.ipa_wbm_ring_base_vaddr,
  595. soc->ipa_uc_tx_rsc_alt.ipa_wbm_ring_base_paddr,
  596. soc->ipa_uc_tx_rsc_alt.ipa_wbm_ring_size);
  597. if (!qdf_mem_get_dma_addr(soc->osdev,
  598. &ipa_res->tx_alt_comp_ring.mem_info))
  599. return QDF_STATUS_E_FAILURE;
  600. return QDF_STATUS_SUCCESS;
  601. }
  602. static void dp_ipa_tx_alt_ring_resource_setup(struct dp_soc *soc)
  603. {
  604. struct hal_soc *hal_soc = (struct hal_soc *)soc->hal_soc;
  605. struct hal_srng *hal_srng;
  606. struct hal_srng_params srng_params;
  607. unsigned long addr_offset, dev_base_paddr;
  608. /* IPA TCL_DATA Alternative Ring - HAL_SRNG_SW2TCL2 */
  609. hal_srng = (struct hal_srng *)
  610. soc->tcl_data_ring[IPA_TX_ALT_RING_IDX].hal_srng;
  611. hal_get_srng_params(hal_soc_to_hal_soc_handle(hal_soc),
  612. hal_srng_to_hal_ring_handle(hal_srng),
  613. &srng_params);
  614. soc->ipa_uc_tx_rsc_alt.ipa_tcl_ring_base_paddr =
  615. srng_params.ring_base_paddr;
  616. soc->ipa_uc_tx_rsc_alt.ipa_tcl_ring_base_vaddr =
  617. srng_params.ring_base_vaddr;
  618. soc->ipa_uc_tx_rsc_alt.ipa_tcl_ring_size =
  619. (srng_params.num_entries * srng_params.entry_size) << 2;
  620. /*
  621. * For the register backed memory addresses, use the scn->mem_pa to
  622. * calculate the physical address of the shadow registers
  623. */
  624. dev_base_paddr =
  625. (unsigned long)
  626. ((struct hif_softc *)(hal_soc->hif_handle))->mem_pa;
  627. addr_offset = (unsigned long)(hal_srng->u.src_ring.hp_addr) -
  628. (unsigned long)(hal_soc->dev_base_addr);
  629. soc->ipa_uc_tx_rsc_alt.ipa_tcl_hp_paddr =
  630. (qdf_dma_addr_t)(addr_offset + dev_base_paddr);
  631. dp_info("IPA TCL_DATA Alt Ring addr_offset=%x, dev_base_paddr=%x, hp_paddr=%x paddr=%pK vaddr=%pK size= %u(%u bytes)",
  632. (unsigned int)addr_offset,
  633. (unsigned int)dev_base_paddr,
  634. (unsigned int)(soc->ipa_uc_tx_rsc_alt.ipa_tcl_hp_paddr),
  635. (void *)soc->ipa_uc_tx_rsc_alt.ipa_tcl_ring_base_paddr,
  636. (void *)soc->ipa_uc_tx_rsc_alt.ipa_tcl_ring_base_vaddr,
  637. srng_params.num_entries,
  638. soc->ipa_uc_tx_rsc_alt.ipa_tcl_ring_size);
  639. /* IPA TX Alternative COMP Ring - HAL_SRNG_WBM2SW4_RELEASE */
  640. hal_srng = (struct hal_srng *)
  641. soc->tx_comp_ring[IPA_TX_ALT_COMP_RING_IDX].hal_srng;
  642. hal_get_srng_params(hal_soc_to_hal_soc_handle(hal_soc),
  643. hal_srng_to_hal_ring_handle(hal_srng),
  644. &srng_params);
  645. soc->ipa_uc_tx_rsc_alt.ipa_wbm_ring_base_paddr =
  646. srng_params.ring_base_paddr;
  647. soc->ipa_uc_tx_rsc_alt.ipa_wbm_ring_base_vaddr =
  648. srng_params.ring_base_vaddr;
  649. soc->ipa_uc_tx_rsc_alt.ipa_wbm_ring_size =
  650. (srng_params.num_entries * srng_params.entry_size) << 2;
  651. soc->ipa_uc_tx_rsc_alt.ipa_wbm_hp_shadow_paddr =
  652. hal_srng_get_hp_addr(hal_soc_to_hal_soc_handle(hal_soc),
  653. hal_srng_to_hal_ring_handle(hal_srng));
  654. addr_offset = (unsigned long)(hal_srng->u.dst_ring.tp_addr) -
  655. (unsigned long)(hal_soc->dev_base_addr);
  656. soc->ipa_uc_tx_rsc_alt.ipa_wbm_tp_paddr =
  657. (qdf_dma_addr_t)(addr_offset + dev_base_paddr);
  658. dp_info("IPA TX Alt COMP Ring addr_offset=%x, dev_base_paddr=%x, ipa_wbm_tp_paddr=%x paddr=%pK vaddr=0%pK size= %u(%u bytes)",
  659. (unsigned int)addr_offset,
  660. (unsigned int)dev_base_paddr,
  661. (unsigned int)(soc->ipa_uc_tx_rsc_alt.ipa_wbm_tp_paddr),
  662. (void *)soc->ipa_uc_tx_rsc_alt.ipa_wbm_ring_base_paddr,
  663. (void *)soc->ipa_uc_tx_rsc_alt.ipa_wbm_ring_base_vaddr,
  664. srng_params.num_entries,
  665. soc->ipa_uc_tx_rsc_alt.ipa_wbm_ring_size);
  666. }
  667. static void dp_ipa_map_ring_doorbell_paddr(struct dp_pdev *pdev)
  668. {
  669. struct dp_ipa_resources *ipa_res = &pdev->ipa_resource;
  670. uint32_t rx_ready_doorbell_dmaaddr;
  671. uint32_t tx_comp_doorbell_dmaaddr;
  672. struct dp_soc *soc = pdev->soc;
  673. int ret = 0;
  674. if (ipa_res->is_db_ddr_mapped)
  675. ipa_res->tx_comp_doorbell_vaddr =
  676. phys_to_virt(ipa_res->tx_comp_doorbell_paddr);
  677. else
  678. ipa_res->tx_comp_doorbell_vaddr =
  679. ioremap(ipa_res->tx_comp_doorbell_paddr, 4);
  680. if (qdf_mem_smmu_s1_enabled(soc->osdev)) {
  681. ret = pld_smmu_map(soc->osdev->dev,
  682. ipa_res->tx_comp_doorbell_paddr,
  683. &tx_comp_doorbell_dmaaddr,
  684. sizeof(uint32_t));
  685. ipa_res->tx_comp_doorbell_paddr = tx_comp_doorbell_dmaaddr;
  686. qdf_assert_always(!ret);
  687. ret = pld_smmu_map(soc->osdev->dev,
  688. ipa_res->rx_ready_doorbell_paddr,
  689. &rx_ready_doorbell_dmaaddr,
  690. sizeof(uint32_t));
  691. ipa_res->rx_ready_doorbell_paddr = rx_ready_doorbell_dmaaddr;
  692. qdf_assert_always(!ret);
  693. }
  694. /* Setup for alternative TX pipe */
  695. if (!ipa_res->tx_alt_comp_doorbell_paddr)
  696. return;
  697. if (ipa_res->is_db_ddr_mapped)
  698. ipa_res->tx_alt_comp_doorbell_vaddr =
  699. phys_to_virt(ipa_res->tx_alt_comp_doorbell_paddr);
  700. else
  701. ipa_res->tx_alt_comp_doorbell_vaddr =
  702. ioremap(ipa_res->tx_alt_comp_doorbell_paddr, 4);
  703. if (qdf_mem_smmu_s1_enabled(soc->osdev)) {
  704. ret = pld_smmu_map(soc->osdev->dev,
  705. ipa_res->tx_alt_comp_doorbell_paddr,
  706. &tx_comp_doorbell_dmaaddr,
  707. sizeof(uint32_t));
  708. ipa_res->tx_alt_comp_doorbell_paddr = tx_comp_doorbell_dmaaddr;
  709. qdf_assert_always(!ret);
  710. }
  711. }
  712. static void dp_ipa_unmap_ring_doorbell_paddr(struct dp_pdev *pdev)
  713. {
  714. struct dp_ipa_resources *ipa_res = &pdev->ipa_resource;
  715. struct dp_soc *soc = pdev->soc;
  716. int ret = 0;
  717. if (!qdf_mem_smmu_s1_enabled(soc->osdev))
  718. return;
  719. /* Unmap must be in reverse order of map */
  720. if (ipa_res->tx_alt_comp_doorbell_paddr) {
  721. ret = pld_smmu_unmap(soc->osdev->dev,
  722. ipa_res->tx_alt_comp_doorbell_paddr,
  723. sizeof(uint32_t));
  724. qdf_assert_always(!ret);
  725. }
  726. ret = pld_smmu_unmap(soc->osdev->dev,
  727. ipa_res->rx_ready_doorbell_paddr,
  728. sizeof(uint32_t));
  729. qdf_assert_always(!ret);
  730. ret = pld_smmu_unmap(soc->osdev->dev,
  731. ipa_res->tx_comp_doorbell_paddr,
  732. sizeof(uint32_t));
  733. qdf_assert_always(!ret);
  734. }
  735. static QDF_STATUS dp_ipa_tx_alt_buf_smmu_mapping(struct dp_soc *soc,
  736. struct dp_pdev *pdev,
  737. bool create, const char *func,
  738. uint32_t line)
  739. {
  740. QDF_STATUS ret = QDF_STATUS_SUCCESS;
  741. struct ipa_dp_tx_rsc *rsc;
  742. uint32_t tx_buffer_cnt;
  743. uint32_t buf_len;
  744. qdf_nbuf_t nbuf;
  745. uint32_t index;
  746. if (!ipa_is_ready()) {
  747. dp_info("IPA is not READY");
  748. return QDF_STATUS_SUCCESS;
  749. }
  750. rsc = &soc->ipa_uc_tx_rsc_alt;
  751. tx_buffer_cnt = rsc->alloc_tx_buf_cnt;
  752. for (index = 0; index < tx_buffer_cnt; index++) {
  753. nbuf = (qdf_nbuf_t)rsc->tx_buf_pool_vaddr_unaligned[index];
  754. if (!nbuf)
  755. continue;
  756. buf_len = qdf_nbuf_get_data_len(nbuf);
  757. ret = __dp_ipa_handle_buf_smmu_mapping(soc, nbuf, buf_len,
  758. create, func, line);
  759. }
  760. return ret;
  761. }
  762. static void dp_ipa_wdi_tx_alt_pipe_params(struct dp_soc *soc,
  763. struct dp_ipa_resources *ipa_res,
  764. qdf_ipa_wdi_pipe_setup_info_t *tx)
  765. {
  766. QDF_IPA_WDI_SETUP_INFO_CLIENT(tx) = IPA_CLIENT_WLAN2_CONS1;
  767. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_BASE_PA(tx) =
  768. qdf_mem_get_dma_addr(soc->osdev,
  769. &ipa_res->tx_alt_comp_ring.mem_info);
  770. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_SIZE(tx) =
  771. qdf_mem_get_dma_size(soc->osdev,
  772. &ipa_res->tx_alt_comp_ring.mem_info);
  773. /* WBM Tail Pointer Address */
  774. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_DOORBELL_PA(tx) =
  775. soc->ipa_uc_tx_rsc_alt.ipa_wbm_tp_paddr;
  776. QDF_IPA_WDI_SETUP_INFO_IS_TXR_RN_DB_PCIE_ADDR(tx) = true;
  777. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_BASE_PA(tx) =
  778. qdf_mem_get_dma_addr(soc->osdev,
  779. &ipa_res->tx_alt_ring.mem_info);
  780. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_SIZE(tx) =
  781. qdf_mem_get_dma_size(soc->osdev,
  782. &ipa_res->tx_alt_ring.mem_info);
  783. /* TCL Head Pointer Address */
  784. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_DOORBELL_PA(tx) =
  785. soc->ipa_uc_tx_rsc_alt.ipa_tcl_hp_paddr;
  786. QDF_IPA_WDI_SETUP_INFO_IS_EVT_RN_DB_PCIE_ADDR(tx) = true;
  787. QDF_IPA_WDI_SETUP_INFO_NUM_PKT_BUFFERS(tx) =
  788. ipa_res->tx_alt_ring_num_alloc_buffer;
  789. QDF_IPA_WDI_SETUP_INFO_PKT_OFFSET(tx) = 0;
  790. dp_ipa_setup_tx_params_bank_id(soc, tx);
  791. /* Set Pmac ID, extract pmac_id from second radio for TX_ALT ring */
  792. dp_ipa_setup_tx_alt_params_pmac_id(soc, tx);
  793. }
  794. static void
  795. dp_ipa_wdi_tx_alt_pipe_smmu_params(struct dp_soc *soc,
  796. struct dp_ipa_resources *ipa_res,
  797. qdf_ipa_wdi_pipe_setup_info_smmu_t *tx_smmu)
  798. {
  799. QDF_IPA_WDI_SETUP_INFO_SMMU_CLIENT(tx_smmu) = IPA_CLIENT_WLAN2_CONS1;
  800. qdf_mem_copy(&QDF_IPA_WDI_SETUP_INFO_SMMU_TRANSFER_RING_BASE(tx_smmu),
  801. &ipa_res->tx_alt_comp_ring.sgtable,
  802. sizeof(sgtable_t));
  803. QDF_IPA_WDI_SETUP_INFO_SMMU_TRANSFER_RING_SIZE(tx_smmu) =
  804. qdf_mem_get_dma_size(soc->osdev,
  805. &ipa_res->tx_alt_comp_ring.mem_info);
  806. /* WBM Tail Pointer Address */
  807. QDF_IPA_WDI_SETUP_INFO_SMMU_TRANSFER_RING_DOORBELL_PA(tx_smmu) =
  808. soc->ipa_uc_tx_rsc_alt.ipa_wbm_tp_paddr;
  809. QDF_IPA_WDI_SETUP_INFO_SMMU_IS_TXR_RN_DB_PCIE_ADDR(tx_smmu) = true;
  810. qdf_mem_copy(&QDF_IPA_WDI_SETUP_INFO_SMMU_EVENT_RING_BASE(tx_smmu),
  811. &ipa_res->tx_alt_ring.sgtable,
  812. sizeof(sgtable_t));
  813. QDF_IPA_WDI_SETUP_INFO_SMMU_EVENT_RING_SIZE(tx_smmu) =
  814. qdf_mem_get_dma_size(soc->osdev,
  815. &ipa_res->tx_alt_ring.mem_info);
  816. /* TCL Head Pointer Address */
  817. QDF_IPA_WDI_SETUP_INFO_SMMU_EVENT_RING_DOORBELL_PA(tx_smmu) =
  818. soc->ipa_uc_tx_rsc_alt.ipa_tcl_hp_paddr;
  819. QDF_IPA_WDI_SETUP_INFO_SMMU_IS_EVT_RN_DB_PCIE_ADDR(tx_smmu) = true;
  820. QDF_IPA_WDI_SETUP_INFO_SMMU_NUM_PKT_BUFFERS(tx_smmu) =
  821. ipa_res->tx_alt_ring_num_alloc_buffer;
  822. QDF_IPA_WDI_SETUP_INFO_SMMU_PKT_OFFSET(tx_smmu) = 0;
  823. dp_ipa_setup_tx_smmu_params_bank_id(soc, tx_smmu);
  824. /* Set Pmac ID, extract pmac_id from second radio for TX_ALT ring */
  825. dp_ipa_setup_tx_alt_smmu_params_pmac_id(soc, tx_smmu);
  826. }
  827. static void dp_ipa_setup_tx_alt_pipe(struct dp_soc *soc,
  828. struct dp_ipa_resources *res,
  829. qdf_ipa_wdi_conn_in_params_t *in)
  830. {
  831. qdf_ipa_wdi_pipe_setup_info_smmu_t *tx_smmu = NULL;
  832. qdf_ipa_wdi_pipe_setup_info_t *tx = NULL;
  833. qdf_ipa_ep_cfg_t *tx_cfg;
  834. QDF_IPA_WDI_CONN_IN_PARAMS_IS_TX1_USED(in) = true;
  835. if (qdf_mem_smmu_s1_enabled(soc->osdev)) {
  836. tx_smmu = &QDF_IPA_WDI_CONN_IN_PARAMS_TX_ALT_PIPE_SMMU(in);
  837. tx_cfg = &QDF_IPA_WDI_SETUP_INFO_SMMU_EP_CFG(tx_smmu);
  838. dp_ipa_wdi_tx_alt_pipe_smmu_params(soc, res, tx_smmu);
  839. } else {
  840. tx = &QDF_IPA_WDI_CONN_IN_PARAMS_TX_ALT_PIPE(in);
  841. tx_cfg = &QDF_IPA_WDI_SETUP_INFO_SMMU_EP_CFG(tx);
  842. dp_ipa_wdi_tx_alt_pipe_params(soc, res, tx);
  843. }
  844. QDF_IPA_EP_CFG_NAT_EN(tx_cfg) = IPA_BYPASS_NAT;
  845. QDF_IPA_EP_CFG_HDR_LEN(tx_cfg) = DP_IPA_UC_WLAN_TX_HDR_LEN;
  846. QDF_IPA_EP_CFG_HDR_OFST_PKT_SIZE_VALID(tx_cfg) = 0;
  847. QDF_IPA_EP_CFG_HDR_OFST_PKT_SIZE(tx_cfg) = 0;
  848. QDF_IPA_EP_CFG_HDR_ADDITIONAL_CONST_LEN(tx_cfg) = 0;
  849. QDF_IPA_EP_CFG_MODE(tx_cfg) = IPA_BASIC;
  850. QDF_IPA_EP_CFG_HDR_LITTLE_ENDIAN(tx_cfg) = true;
  851. }
  852. static void dp_ipa_set_pipe_db(struct dp_ipa_resources *res,
  853. qdf_ipa_wdi_conn_out_params_t *out)
  854. {
  855. res->tx_comp_doorbell_paddr =
  856. QDF_IPA_WDI_CONN_OUT_PARAMS_TX_UC_DB_PA(out);
  857. res->rx_ready_doorbell_paddr =
  858. QDF_IPA_WDI_CONN_OUT_PARAMS_RX_UC_DB_PA(out);
  859. res->tx_alt_comp_doorbell_paddr =
  860. QDF_IPA_WDI_CONN_OUT_PARAMS_TX_UC_ALT_DB_PA(out);
  861. }
  862. static void dp_ipa_setup_iface_session_id(qdf_ipa_wdi_reg_intf_in_params_t *in,
  863. uint8_t session_id)
  864. {
  865. bool is_2g_iface = session_id & IPA_SESSION_ID_SHIFT;
  866. session_id = session_id >> IPA_SESSION_ID_SHIFT;
  867. dp_debug("session_id %u is_2g_iface %d", session_id, is_2g_iface);
  868. QDF_IPA_WDI_REG_INTF_IN_PARAMS_META_DATA(in) = htonl(session_id << 16);
  869. QDF_IPA_WDI_REG_INTF_IN_PARAMS_IS_TX1_USED(in) = is_2g_iface;
  870. }
  871. static void dp_ipa_tx_comp_ring_init_hp(struct dp_soc *soc,
  872. struct dp_ipa_resources *res)
  873. {
  874. struct hal_srng *wbm_srng;
  875. /* Init first TX comp ring */
  876. wbm_srng = (struct hal_srng *)
  877. soc->tx_comp_ring[IPA_TX_COMP_RING_IDX].hal_srng;
  878. hal_srng_dst_init_hp(soc->hal_soc, wbm_srng,
  879. res->tx_comp_doorbell_vaddr);
  880. /* Init the alternate TX comp ring */
  881. if (!res->tx_alt_comp_doorbell_paddr)
  882. return;
  883. wbm_srng = (struct hal_srng *)
  884. soc->tx_comp_ring[IPA_TX_ALT_COMP_RING_IDX].hal_srng;
  885. hal_srng_dst_init_hp(soc->hal_soc, wbm_srng,
  886. res->tx_alt_comp_doorbell_vaddr);
  887. }
  888. static void dp_ipa_set_tx_doorbell_paddr(struct dp_soc *soc,
  889. struct dp_ipa_resources *ipa_res)
  890. {
  891. struct hal_srng *wbm_srng;
  892. wbm_srng = (struct hal_srng *)
  893. soc->tx_comp_ring[IPA_TX_COMP_RING_IDX].hal_srng;
  894. hal_srng_dst_set_hp_paddr_confirm(wbm_srng,
  895. ipa_res->tx_comp_doorbell_paddr);
  896. dp_info("paddr %pK vaddr %pK",
  897. (void *)ipa_res->tx_comp_doorbell_paddr,
  898. (void *)ipa_res->tx_comp_doorbell_vaddr);
  899. /* Setup for alternative TX comp ring */
  900. if (!ipa_res->tx_alt_comp_doorbell_paddr)
  901. return;
  902. wbm_srng = (struct hal_srng *)
  903. soc->tx_comp_ring[IPA_TX_ALT_COMP_RING_IDX].hal_srng;
  904. hal_srng_dst_set_hp_paddr_confirm(wbm_srng,
  905. ipa_res->tx_alt_comp_doorbell_paddr);
  906. dp_info("paddr %pK vaddr %pK",
  907. (void *)ipa_res->tx_alt_comp_doorbell_paddr,
  908. (void *)ipa_res->tx_alt_comp_doorbell_vaddr);
  909. }
  910. #ifdef IPA_SET_RESET_TX_DB_PA
  911. static QDF_STATUS dp_ipa_reset_tx_doorbell_pa(struct dp_soc *soc,
  912. struct dp_ipa_resources *ipa_res)
  913. {
  914. hal_ring_handle_t wbm_srng;
  915. qdf_dma_addr_t hp_addr;
  916. wbm_srng = soc->tx_comp_ring[IPA_TX_COMP_RING_IDX].hal_srng;
  917. if (!wbm_srng)
  918. return QDF_STATUS_E_FAILURE;
  919. hp_addr = soc->ipa_uc_tx_rsc.ipa_wbm_hp_shadow_paddr;
  920. hal_srng_dst_set_hp_paddr_confirm((struct hal_srng *)wbm_srng, hp_addr);
  921. dp_info("Reset WBM HP addr paddr: %pK", (void *)hp_addr);
  922. /* Reset alternative TX comp ring */
  923. wbm_srng = soc->tx_comp_ring[IPA_TX_ALT_COMP_RING_IDX].hal_srng;
  924. if (!wbm_srng)
  925. return QDF_STATUS_E_FAILURE;
  926. hp_addr = soc->ipa_uc_tx_rsc_alt.ipa_wbm_hp_shadow_paddr;
  927. hal_srng_dst_set_hp_paddr_confirm((struct hal_srng *)wbm_srng, hp_addr);
  928. dp_info("Reset WBM HP addr paddr: %pK", (void *)hp_addr);
  929. return QDF_STATUS_SUCCESS;
  930. }
  931. #endif /* IPA_SET_RESET_TX_DB_PA */
  932. #else /* !IPA_WDI3_TX_TWO_PIPES */
  933. static inline
  934. void dp_ipa_tx_alt_pool_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  935. {
  936. }
  937. static inline void dp_ipa_tx_alt_ring_resource_setup(struct dp_soc *soc)
  938. {
  939. }
  940. static inline int dp_ipa_tx_alt_pool_attach(struct dp_soc *soc)
  941. {
  942. return 0;
  943. }
  944. static inline QDF_STATUS dp_ipa_tx_alt_ring_get_resource(struct dp_pdev *pdev)
  945. {
  946. return QDF_STATUS_SUCCESS;
  947. }
  948. static void dp_ipa_map_ring_doorbell_paddr(struct dp_pdev *pdev)
  949. {
  950. struct dp_ipa_resources *ipa_res = &pdev->ipa_resource;
  951. uint32_t rx_ready_doorbell_dmaaddr;
  952. uint32_t tx_comp_doorbell_dmaaddr;
  953. struct dp_soc *soc = pdev->soc;
  954. int ret = 0;
  955. if (ipa_res->is_db_ddr_mapped)
  956. ipa_res->tx_comp_doorbell_vaddr =
  957. phys_to_virt(ipa_res->tx_comp_doorbell_paddr);
  958. else
  959. ipa_res->tx_comp_doorbell_vaddr =
  960. ioremap(ipa_res->tx_comp_doorbell_paddr, 4);
  961. if (qdf_mem_smmu_s1_enabled(soc->osdev)) {
  962. ret = pld_smmu_map(soc->osdev->dev,
  963. ipa_res->tx_comp_doorbell_paddr,
  964. &tx_comp_doorbell_dmaaddr,
  965. sizeof(uint32_t));
  966. ipa_res->tx_comp_doorbell_paddr = tx_comp_doorbell_dmaaddr;
  967. qdf_assert_always(!ret);
  968. ret = pld_smmu_map(soc->osdev->dev,
  969. ipa_res->rx_ready_doorbell_paddr,
  970. &rx_ready_doorbell_dmaaddr,
  971. sizeof(uint32_t));
  972. ipa_res->rx_ready_doorbell_paddr = rx_ready_doorbell_dmaaddr;
  973. qdf_assert_always(!ret);
  974. }
  975. }
  976. static inline void dp_ipa_unmap_ring_doorbell_paddr(struct dp_pdev *pdev)
  977. {
  978. struct dp_ipa_resources *ipa_res = &pdev->ipa_resource;
  979. struct dp_soc *soc = pdev->soc;
  980. int ret = 0;
  981. if (!qdf_mem_smmu_s1_enabled(soc->osdev))
  982. return;
  983. ret = pld_smmu_unmap(soc->osdev->dev,
  984. ipa_res->rx_ready_doorbell_paddr,
  985. sizeof(uint32_t));
  986. qdf_assert_always(!ret);
  987. ret = pld_smmu_unmap(soc->osdev->dev,
  988. ipa_res->tx_comp_doorbell_paddr,
  989. sizeof(uint32_t));
  990. qdf_assert_always(!ret);
  991. }
  992. static inline QDF_STATUS dp_ipa_tx_alt_buf_smmu_mapping(struct dp_soc *soc,
  993. struct dp_pdev *pdev,
  994. bool create,
  995. const char *func,
  996. uint32_t line)
  997. {
  998. return QDF_STATUS_SUCCESS;
  999. }
  1000. static inline
  1001. void dp_ipa_setup_tx_alt_pipe(struct dp_soc *soc, struct dp_ipa_resources *res,
  1002. qdf_ipa_wdi_conn_in_params_t *in)
  1003. {
  1004. }
  1005. static void dp_ipa_set_pipe_db(struct dp_ipa_resources *res,
  1006. qdf_ipa_wdi_conn_out_params_t *out)
  1007. {
  1008. res->tx_comp_doorbell_paddr =
  1009. QDF_IPA_WDI_CONN_OUT_PARAMS_TX_UC_DB_PA(out);
  1010. res->rx_ready_doorbell_paddr =
  1011. QDF_IPA_WDI_CONN_OUT_PARAMS_RX_UC_DB_PA(out);
  1012. }
  1013. #ifdef IPA_WDS_EASYMESH_FEATURE
  1014. /**
  1015. * dp_ipa_setup_iface_session_id() - Pass vdev id to IPA
  1016. * @in: ipa in params
  1017. * @session_id: vdev id
  1018. *
  1019. * Pass Vdev id to IPA, IPA metadata order is changed and vdev id
  1020. * is stored at higher nibble so, no shift is required.
  1021. *
  1022. * Return: none
  1023. */
  1024. static void dp_ipa_setup_iface_session_id(qdf_ipa_wdi_reg_intf_in_params_t *in,
  1025. uint8_t session_id)
  1026. {
  1027. QDF_IPA_WDI_REG_INTF_IN_PARAMS_META_DATA(in) = htonl(session_id);
  1028. }
  1029. #else
  1030. static void dp_ipa_setup_iface_session_id(qdf_ipa_wdi_reg_intf_in_params_t *in,
  1031. uint8_t session_id)
  1032. {
  1033. QDF_IPA_WDI_REG_INTF_IN_PARAMS_META_DATA(in) = htonl(session_id << 16);
  1034. }
  1035. #endif
  1036. static inline void dp_ipa_tx_comp_ring_init_hp(struct dp_soc *soc,
  1037. struct dp_ipa_resources *res)
  1038. {
  1039. struct hal_srng *wbm_srng = (struct hal_srng *)
  1040. soc->tx_comp_ring[IPA_TX_COMP_RING_IDX].hal_srng;
  1041. hal_srng_dst_init_hp(soc->hal_soc, wbm_srng,
  1042. res->tx_comp_doorbell_vaddr);
  1043. }
  1044. static void dp_ipa_set_tx_doorbell_paddr(struct dp_soc *soc,
  1045. struct dp_ipa_resources *ipa_res)
  1046. {
  1047. struct hal_srng *wbm_srng = (struct hal_srng *)
  1048. soc->tx_comp_ring[IPA_TX_COMP_RING_IDX].hal_srng;
  1049. hal_srng_dst_set_hp_paddr_confirm(wbm_srng,
  1050. ipa_res->tx_comp_doorbell_paddr);
  1051. dp_info("paddr %pK vaddr %pK",
  1052. (void *)ipa_res->tx_comp_doorbell_paddr,
  1053. (void *)ipa_res->tx_comp_doorbell_vaddr);
  1054. }
  1055. #ifdef IPA_SET_RESET_TX_DB_PA
  1056. static QDF_STATUS dp_ipa_reset_tx_doorbell_pa(struct dp_soc *soc,
  1057. struct dp_ipa_resources *ipa_res)
  1058. {
  1059. hal_ring_handle_t wbm_srng =
  1060. soc->tx_comp_ring[IPA_TX_COMP_RING_IDX].hal_srng;
  1061. qdf_dma_addr_t hp_addr;
  1062. if (!wbm_srng)
  1063. return QDF_STATUS_E_FAILURE;
  1064. hp_addr = soc->ipa_uc_tx_rsc.ipa_wbm_hp_shadow_paddr;
  1065. hal_srng_dst_set_hp_paddr_confirm((struct hal_srng *)wbm_srng, hp_addr);
  1066. dp_info("Reset WBM HP addr paddr: %pK", (void *)hp_addr);
  1067. return QDF_STATUS_SUCCESS;
  1068. }
  1069. #endif /* IPA_SET_RESET_TX_DB_PA */
  1070. #endif /* IPA_WDI3_TX_TWO_PIPES */
  1071. /**
  1072. * dp_tx_ipa_uc_detach() - Free autonomy TX resources
  1073. * @soc: data path instance
  1074. * @pdev: core txrx pdev context
  1075. *
  1076. * Free allocated TX buffers with WBM SRNG
  1077. *
  1078. * Return: none
  1079. */
  1080. static void dp_tx_ipa_uc_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  1081. {
  1082. int idx;
  1083. qdf_nbuf_t nbuf;
  1084. struct dp_ipa_resources *ipa_res;
  1085. for (idx = 0; idx < soc->ipa_uc_tx_rsc.alloc_tx_buf_cnt; idx++) {
  1086. nbuf = (qdf_nbuf_t)
  1087. soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr_unaligned[idx];
  1088. if (!nbuf)
  1089. continue;
  1090. qdf_nbuf_unmap_single(soc->osdev, nbuf, QDF_DMA_BIDIRECTIONAL);
  1091. qdf_mem_dp_tx_skb_cnt_dec();
  1092. qdf_mem_dp_tx_skb_dec(qdf_nbuf_get_end_offset(nbuf));
  1093. qdf_nbuf_free(nbuf);
  1094. soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr_unaligned[idx] =
  1095. (void *)NULL;
  1096. }
  1097. qdf_mem_free(soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr_unaligned);
  1098. soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr_unaligned = NULL;
  1099. ipa_res = &pdev->ipa_resource;
  1100. qdf_mem_free_sgtable(&ipa_res->tx_ring.sgtable);
  1101. qdf_mem_free_sgtable(&ipa_res->tx_comp_ring.sgtable);
  1102. }
  1103. /**
  1104. * dp_rx_ipa_uc_detach() - free autonomy RX resources
  1105. * @soc: data path instance
  1106. * @pdev: core txrx pdev context
  1107. *
  1108. * This function will detach DP RX into main device context
  1109. * will free DP Rx resources.
  1110. *
  1111. * Return: none
  1112. */
  1113. static void dp_rx_ipa_uc_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  1114. {
  1115. struct dp_ipa_resources *ipa_res = &pdev->ipa_resource;
  1116. qdf_mem_free_sgtable(&ipa_res->rx_rdy_ring.sgtable);
  1117. qdf_mem_free_sgtable(&ipa_res->rx_refill_ring.sgtable);
  1118. }
  1119. /**
  1120. * dp_rx_alt_ipa_uc_detach() - free autonomy RX resources
  1121. * @soc: data path instance
  1122. * @pdev: core txrx pdev context
  1123. *
  1124. * This function will detach DP RX into main device context
  1125. * will free DP Rx resources.
  1126. *
  1127. * Return: none
  1128. */
  1129. #ifdef IPA_WDI3_VLAN_SUPPORT
  1130. static void dp_rx_alt_ipa_uc_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  1131. {
  1132. struct dp_ipa_resources *ipa_res = &pdev->ipa_resource;
  1133. if (!wlan_ipa_is_vlan_enabled())
  1134. return;
  1135. qdf_mem_free_sgtable(&ipa_res->rx_alt_rdy_ring.sgtable);
  1136. qdf_mem_free_sgtable(&ipa_res->rx_alt_refill_ring.sgtable);
  1137. }
  1138. #else
  1139. static inline
  1140. void dp_rx_alt_ipa_uc_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  1141. { }
  1142. #endif
  1143. /**
  1144. * dp_ipa_opt_wifi_dp_cleanup() - Cleanup ipa opt wifi dp filter setup
  1145. * @soc: data path instance
  1146. * @pdev: core txrx pdev context
  1147. *
  1148. * This function will cleanup filter setup for optional wifi dp.
  1149. *
  1150. * Return: none
  1151. */
  1152. #ifdef IPA_OPT_WIFI_DP
  1153. static void dp_ipa_opt_wifi_dp_cleanup(struct dp_soc *soc, struct dp_pdev *pdev)
  1154. {
  1155. struct hal_soc *hal_soc = (struct hal_soc *)soc->hal_soc;
  1156. struct hif_softc *hif = (struct hif_softc *)(hal_soc->hif_handle);
  1157. int count = qdf_atomic_read(&hif->opt_wifi_dp_rtpm_cnt);
  1158. int i;
  1159. for (i = count; i > 0; i--) {
  1160. dp_info("opt_dp: cleanup call pcie link down");
  1161. dp_ipa_pcie_link_down((struct cdp_soc_t *)soc);
  1162. }
  1163. }
  1164. #else
  1165. static inline
  1166. void dp_ipa_opt_wifi_dp_cleanup(struct dp_soc *soc, struct dp_pdev *pdev)
  1167. {
  1168. }
  1169. #endif
  1170. int dp_ipa_uc_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  1171. {
  1172. if (!wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  1173. return QDF_STATUS_SUCCESS;
  1174. /* TX resource detach */
  1175. dp_tx_ipa_uc_detach(soc, pdev);
  1176. /* Cleanup 2nd TX pipe resources */
  1177. dp_ipa_tx_alt_pool_detach(soc, pdev);
  1178. /* RX resource detach */
  1179. dp_rx_ipa_uc_detach(soc, pdev);
  1180. /* Cleanup 2nd RX pipe resources */
  1181. dp_rx_alt_ipa_uc_detach(soc, pdev);
  1182. dp_ipa_opt_wifi_dp_cleanup(soc, pdev);
  1183. return QDF_STATUS_SUCCESS; /* success */
  1184. }
  1185. /**
  1186. * dp_tx_ipa_uc_attach() - Allocate autonomy TX resources
  1187. * @soc: data path instance
  1188. * @pdev: Physical device handle
  1189. *
  1190. * Allocate TX buffer from non-cacheable memory
  1191. * Attach allocated TX buffers with WBM SRNG
  1192. *
  1193. * Return: int
  1194. */
  1195. static int dp_tx_ipa_uc_attach(struct dp_soc *soc, struct dp_pdev *pdev)
  1196. {
  1197. uint32_t tx_buffer_count;
  1198. uint32_t ring_base_align = 8;
  1199. qdf_dma_addr_t buffer_paddr;
  1200. struct hal_srng *wbm_srng = (struct hal_srng *)
  1201. soc->tx_comp_ring[IPA_TX_COMP_RING_IDX].hal_srng;
  1202. struct hal_srng_params srng_params;
  1203. void *ring_entry;
  1204. int num_entries;
  1205. qdf_nbuf_t nbuf;
  1206. int retval = QDF_STATUS_SUCCESS;
  1207. int max_alloc_count = 0;
  1208. uint32_t wbm_bm_id;
  1209. /*
  1210. * Uncomment when dp_ops_cfg.cfg_attach is implemented
  1211. * unsigned int uc_tx_buf_sz =
  1212. * dp_cfg_ipa_uc_tx_buf_size(pdev->osif_pdev);
  1213. */
  1214. unsigned int uc_tx_buf_sz = CFG_IPA_UC_TX_BUF_SIZE_DEFAULT;
  1215. unsigned int alloc_size = uc_tx_buf_sz + ring_base_align - 1;
  1216. wbm_bm_id = wlan_cfg_get_rbm_id_for_index(soc->wlan_cfg_ctx,
  1217. IPA_TCL_DATA_RING_IDX);
  1218. hal_get_srng_params(soc->hal_soc, hal_srng_to_hal_ring_handle(wbm_srng),
  1219. &srng_params);
  1220. num_entries = srng_params.num_entries;
  1221. max_alloc_count =
  1222. num_entries - DP_IPA_WAR_WBM2SW_REL_RING_NO_BUF_ENTRIES;
  1223. if (max_alloc_count <= 0) {
  1224. dp_err("incorrect value for buffer count %u", max_alloc_count);
  1225. return -EINVAL;
  1226. }
  1227. dp_info("requested %d buffers to be posted to wbm ring",
  1228. max_alloc_count);
  1229. soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr_unaligned =
  1230. qdf_mem_malloc(num_entries *
  1231. sizeof(*soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr_unaligned));
  1232. if (!soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr_unaligned) {
  1233. dp_err("IPA WBM Ring Tx buf pool vaddr alloc fail");
  1234. return -ENOMEM;
  1235. }
  1236. hal_srng_access_start_unlocked(soc->hal_soc,
  1237. hal_srng_to_hal_ring_handle(wbm_srng));
  1238. /*
  1239. * Allocate Tx buffers as many as possible.
  1240. * Leave DP_IPA_WAR_WBM2SW_REL_RING_NO_BUF_ENTRIES empty
  1241. * Populate Tx buffers into WBM2IPA ring
  1242. * This initial buffer population will simulate H/W as source ring,
  1243. * and update HP
  1244. */
  1245. for (tx_buffer_count = 0;
  1246. tx_buffer_count < max_alloc_count - 1; tx_buffer_count++) {
  1247. nbuf = qdf_nbuf_alloc(soc->osdev, alloc_size, 0, 256, FALSE);
  1248. if (!nbuf)
  1249. break;
  1250. ring_entry = hal_srng_dst_get_next_hp(soc->hal_soc,
  1251. hal_srng_to_hal_ring_handle(wbm_srng));
  1252. if (!ring_entry) {
  1253. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1254. "%s: Failed to get WBM ring entry",
  1255. __func__);
  1256. qdf_nbuf_free(nbuf);
  1257. break;
  1258. }
  1259. qdf_nbuf_map_single(soc->osdev, nbuf,
  1260. QDF_DMA_BIDIRECTIONAL);
  1261. buffer_paddr = qdf_nbuf_get_frag_paddr(nbuf, 0);
  1262. qdf_mem_dp_tx_skb_cnt_inc();
  1263. qdf_mem_dp_tx_skb_inc(qdf_nbuf_get_end_offset(nbuf));
  1264. /*
  1265. * TODO - KIWI code can directly call the be handler
  1266. * instead of hal soc ops.
  1267. */
  1268. hal_rxdma_buff_addr_info_set(soc->hal_soc, ring_entry,
  1269. buffer_paddr, 0, wbm_bm_id);
  1270. soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr_unaligned[tx_buffer_count]
  1271. = (void *)nbuf;
  1272. }
  1273. hal_srng_access_end_unlocked(soc->hal_soc,
  1274. hal_srng_to_hal_ring_handle(wbm_srng));
  1275. soc->ipa_uc_tx_rsc.alloc_tx_buf_cnt = tx_buffer_count;
  1276. if (tx_buffer_count) {
  1277. dp_info("IPA WDI TX buffer: %d allocated", tx_buffer_count);
  1278. } else {
  1279. dp_err("No IPA WDI TX buffer allocated!");
  1280. qdf_mem_free(soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr_unaligned);
  1281. soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr_unaligned = NULL;
  1282. retval = -ENOMEM;
  1283. }
  1284. return retval;
  1285. }
  1286. /**
  1287. * dp_rx_ipa_uc_attach() - Allocate autonomy RX resources
  1288. * @soc: data path instance
  1289. * @pdev: core txrx pdev context
  1290. *
  1291. * This function will attach a DP RX instance into the main
  1292. * device (SOC) context.
  1293. *
  1294. * Return: QDF_STATUS_SUCCESS: success
  1295. * QDF_STATUS_E_RESOURCES: Error return
  1296. */
  1297. static int dp_rx_ipa_uc_attach(struct dp_soc *soc, struct dp_pdev *pdev)
  1298. {
  1299. return QDF_STATUS_SUCCESS;
  1300. }
  1301. int dp_ipa_uc_attach(struct dp_soc *soc, struct dp_pdev *pdev)
  1302. {
  1303. int error;
  1304. if (!wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  1305. return QDF_STATUS_SUCCESS;
  1306. /* TX resource attach */
  1307. error = dp_tx_ipa_uc_attach(soc, pdev);
  1308. if (error) {
  1309. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1310. "%s: DP IPA UC TX attach fail code %d",
  1311. __func__, error);
  1312. return error;
  1313. }
  1314. /* Setup 2nd TX pipe */
  1315. error = dp_ipa_tx_alt_pool_attach(soc);
  1316. if (error) {
  1317. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1318. "%s: DP IPA TX pool2 attach fail code %d",
  1319. __func__, error);
  1320. dp_tx_ipa_uc_detach(soc, pdev);
  1321. return error;
  1322. }
  1323. /* RX resource attach */
  1324. error = dp_rx_ipa_uc_attach(soc, pdev);
  1325. if (error) {
  1326. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1327. "%s: DP IPA UC RX attach fail code %d",
  1328. __func__, error);
  1329. dp_ipa_tx_alt_pool_detach(soc, pdev);
  1330. dp_tx_ipa_uc_detach(soc, pdev);
  1331. return error;
  1332. }
  1333. return QDF_STATUS_SUCCESS; /* success */
  1334. }
  1335. #ifdef IPA_WDI3_VLAN_SUPPORT
  1336. /**
  1337. * dp_ipa_rx_alt_ring_resource_setup() - setup IPA 2nd RX ring resources
  1338. * @soc: data path SoC handle
  1339. * @pdev: data path pdev handle
  1340. *
  1341. * Return: none
  1342. */
  1343. static
  1344. void dp_ipa_rx_alt_ring_resource_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  1345. {
  1346. struct hal_soc *hal_soc = (struct hal_soc *)soc->hal_soc;
  1347. struct hal_srng *hal_srng;
  1348. struct hal_srng_params srng_params;
  1349. unsigned long addr_offset, dev_base_paddr;
  1350. qdf_dma_addr_t hp_addr;
  1351. if (!wlan_ipa_is_vlan_enabled())
  1352. return;
  1353. dev_base_paddr =
  1354. (unsigned long)
  1355. ((struct hif_softc *)(hal_soc->hif_handle))->mem_pa;
  1356. /* IPA REO_DEST Ring - HAL_SRNG_REO2SW3 */
  1357. hal_srng = (struct hal_srng *)
  1358. soc->reo_dest_ring[IPA_ALT_REO_DEST_RING_IDX].hal_srng;
  1359. hal_get_srng_params(hal_soc_to_hal_soc_handle(hal_soc),
  1360. hal_srng_to_hal_ring_handle(hal_srng),
  1361. &srng_params);
  1362. soc->ipa_uc_rx_rsc_alt.ipa_reo_ring_base_paddr =
  1363. srng_params.ring_base_paddr;
  1364. soc->ipa_uc_rx_rsc_alt.ipa_reo_ring_base_vaddr =
  1365. srng_params.ring_base_vaddr;
  1366. soc->ipa_uc_rx_rsc_alt.ipa_reo_ring_size =
  1367. (srng_params.num_entries * srng_params.entry_size) << 2;
  1368. addr_offset = (unsigned long)(hal_srng->u.dst_ring.tp_addr) -
  1369. (unsigned long)(hal_soc->dev_base_addr);
  1370. soc->ipa_uc_rx_rsc_alt.ipa_reo_tp_paddr =
  1371. (qdf_dma_addr_t)(addr_offset + dev_base_paddr);
  1372. dp_info("IPA REO_DEST Ring addr_offset=%x, dev_base_paddr=%x, tp_paddr=%x paddr=%pK vaddr=%pK size= %u(%u bytes)",
  1373. (unsigned int)addr_offset,
  1374. (unsigned int)dev_base_paddr,
  1375. (unsigned int)(soc->ipa_uc_rx_rsc_alt.ipa_reo_tp_paddr),
  1376. (void *)soc->ipa_uc_rx_rsc_alt.ipa_reo_ring_base_paddr,
  1377. (void *)soc->ipa_uc_rx_rsc_alt.ipa_reo_ring_base_vaddr,
  1378. srng_params.num_entries,
  1379. soc->ipa_uc_rx_rsc_alt.ipa_reo_ring_size);
  1380. hal_srng = (struct hal_srng *)
  1381. pdev->rx_refill_buf_ring3.hal_srng;
  1382. hal_get_srng_params(hal_soc_to_hal_soc_handle(hal_soc),
  1383. hal_srng_to_hal_ring_handle(hal_srng),
  1384. &srng_params);
  1385. soc->ipa_uc_rx_rsc_alt.ipa_rx_refill_buf_ring_base_paddr =
  1386. srng_params.ring_base_paddr;
  1387. soc->ipa_uc_rx_rsc_alt.ipa_rx_refill_buf_ring_base_vaddr =
  1388. srng_params.ring_base_vaddr;
  1389. soc->ipa_uc_rx_rsc_alt.ipa_rx_refill_buf_ring_size =
  1390. (srng_params.num_entries * srng_params.entry_size) << 2;
  1391. hp_addr = hal_srng_get_hp_addr(hal_soc_to_hal_soc_handle(hal_soc),
  1392. hal_srng_to_hal_ring_handle(hal_srng));
  1393. soc->ipa_uc_rx_rsc_alt.ipa_rx_refill_buf_hp_paddr =
  1394. qdf_mem_paddr_from_dmaaddr(soc->osdev, hp_addr);
  1395. dp_info("IPA REFILL_BUF Ring hp_paddr=%x paddr=%pK vaddr=%pK size= %u(%u bytes)",
  1396. (unsigned int)(soc->ipa_uc_rx_rsc_alt.ipa_rx_refill_buf_hp_paddr),
  1397. (void *)soc->ipa_uc_rx_rsc_alt.ipa_rx_refill_buf_ring_base_paddr,
  1398. (void *)soc->ipa_uc_rx_rsc_alt.ipa_rx_refill_buf_ring_base_vaddr,
  1399. srng_params.num_entries,
  1400. soc->ipa_uc_rx_rsc_alt.ipa_rx_refill_buf_ring_size);
  1401. }
  1402. #else
  1403. static inline
  1404. void dp_ipa_rx_alt_ring_resource_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  1405. { }
  1406. #endif
  1407. int dp_ipa_ring_resource_setup(struct dp_soc *soc,
  1408. struct dp_pdev *pdev)
  1409. {
  1410. struct hal_soc *hal_soc = (struct hal_soc *)soc->hal_soc;
  1411. struct hal_srng *hal_srng;
  1412. struct hal_srng_params srng_params;
  1413. qdf_dma_addr_t hp_addr;
  1414. unsigned long addr_offset, dev_base_paddr;
  1415. uint32_t ix0;
  1416. uint8_t ix0_map[8];
  1417. if (!wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  1418. return QDF_STATUS_SUCCESS;
  1419. /* IPA TCL_DATA Ring - HAL_SRNG_SW2TCL3 */
  1420. hal_srng = (struct hal_srng *)
  1421. soc->tcl_data_ring[IPA_TCL_DATA_RING_IDX].hal_srng;
  1422. hal_get_srng_params(hal_soc_to_hal_soc_handle(hal_soc),
  1423. hal_srng_to_hal_ring_handle(hal_srng),
  1424. &srng_params);
  1425. soc->ipa_uc_tx_rsc.ipa_tcl_ring_base_paddr =
  1426. srng_params.ring_base_paddr;
  1427. soc->ipa_uc_tx_rsc.ipa_tcl_ring_base_vaddr =
  1428. srng_params.ring_base_vaddr;
  1429. soc->ipa_uc_tx_rsc.ipa_tcl_ring_size =
  1430. (srng_params.num_entries * srng_params.entry_size) << 2;
  1431. /*
  1432. * For the register backed memory addresses, use the scn->mem_pa to
  1433. * calculate the physical address of the shadow registers
  1434. */
  1435. dev_base_paddr =
  1436. (unsigned long)
  1437. ((struct hif_softc *)(hal_soc->hif_handle))->mem_pa;
  1438. addr_offset = (unsigned long)(hal_srng->u.src_ring.hp_addr) -
  1439. (unsigned long)(hal_soc->dev_base_addr);
  1440. soc->ipa_uc_tx_rsc.ipa_tcl_hp_paddr =
  1441. (qdf_dma_addr_t)(addr_offset + dev_base_paddr);
  1442. dp_info("IPA TCL_DATA Ring addr_offset=%x, dev_base_paddr=%x, hp_paddr=%x paddr=%pK vaddr=%pK size= %u(%u bytes)",
  1443. (unsigned int)addr_offset,
  1444. (unsigned int)dev_base_paddr,
  1445. (unsigned int)(soc->ipa_uc_tx_rsc.ipa_tcl_hp_paddr),
  1446. (void *)soc->ipa_uc_tx_rsc.ipa_tcl_ring_base_paddr,
  1447. (void *)soc->ipa_uc_tx_rsc.ipa_tcl_ring_base_vaddr,
  1448. srng_params.num_entries,
  1449. soc->ipa_uc_tx_rsc.ipa_tcl_ring_size);
  1450. /* IPA TX COMP Ring - HAL_SRNG_WBM2SW2_RELEASE */
  1451. hal_srng = (struct hal_srng *)
  1452. soc->tx_comp_ring[IPA_TX_COMP_RING_IDX].hal_srng;
  1453. hal_get_srng_params(hal_soc_to_hal_soc_handle(hal_soc),
  1454. hal_srng_to_hal_ring_handle(hal_srng),
  1455. &srng_params);
  1456. soc->ipa_uc_tx_rsc.ipa_wbm_ring_base_paddr =
  1457. srng_params.ring_base_paddr;
  1458. soc->ipa_uc_tx_rsc.ipa_wbm_ring_base_vaddr =
  1459. srng_params.ring_base_vaddr;
  1460. soc->ipa_uc_tx_rsc.ipa_wbm_ring_size =
  1461. (srng_params.num_entries * srng_params.entry_size) << 2;
  1462. soc->ipa_uc_tx_rsc.ipa_wbm_hp_shadow_paddr =
  1463. hal_srng_get_hp_addr(hal_soc_to_hal_soc_handle(hal_soc),
  1464. hal_srng_to_hal_ring_handle(hal_srng));
  1465. addr_offset = (unsigned long)(hal_srng->u.dst_ring.tp_addr) -
  1466. (unsigned long)(hal_soc->dev_base_addr);
  1467. soc->ipa_uc_tx_rsc.ipa_wbm_tp_paddr =
  1468. (qdf_dma_addr_t)(addr_offset + dev_base_paddr);
  1469. dp_info("IPA TX COMP Ring addr_offset=%x, dev_base_paddr=%x, ipa_wbm_tp_paddr=%x paddr=%pK vaddr=0%pK size= %u(%u bytes)",
  1470. (unsigned int)addr_offset,
  1471. (unsigned int)dev_base_paddr,
  1472. (unsigned int)(soc->ipa_uc_tx_rsc.ipa_wbm_tp_paddr),
  1473. (void *)soc->ipa_uc_tx_rsc.ipa_wbm_ring_base_paddr,
  1474. (void *)soc->ipa_uc_tx_rsc.ipa_wbm_ring_base_vaddr,
  1475. srng_params.num_entries,
  1476. soc->ipa_uc_tx_rsc.ipa_wbm_ring_size);
  1477. dp_ipa_tx_alt_ring_resource_setup(soc);
  1478. /* IPA REO_DEST Ring - HAL_SRNG_REO2SW4 */
  1479. hal_srng = (struct hal_srng *)
  1480. soc->reo_dest_ring[IPA_REO_DEST_RING_IDX].hal_srng;
  1481. hal_get_srng_params(hal_soc_to_hal_soc_handle(hal_soc),
  1482. hal_srng_to_hal_ring_handle(hal_srng),
  1483. &srng_params);
  1484. soc->ipa_uc_rx_rsc.ipa_reo_ring_base_paddr =
  1485. srng_params.ring_base_paddr;
  1486. soc->ipa_uc_rx_rsc.ipa_reo_ring_base_vaddr =
  1487. srng_params.ring_base_vaddr;
  1488. soc->ipa_uc_rx_rsc.ipa_reo_ring_size =
  1489. (srng_params.num_entries * srng_params.entry_size) << 2;
  1490. addr_offset = (unsigned long)(hal_srng->u.dst_ring.tp_addr) -
  1491. (unsigned long)(hal_soc->dev_base_addr);
  1492. soc->ipa_uc_rx_rsc.ipa_reo_tp_paddr =
  1493. (qdf_dma_addr_t)(addr_offset + dev_base_paddr);
  1494. dp_info("IPA REO_DEST Ring addr_offset=%x, dev_base_paddr=%x, tp_paddr=%x paddr=%pK vaddr=%pK size= %u(%u bytes)",
  1495. (unsigned int)addr_offset,
  1496. (unsigned int)dev_base_paddr,
  1497. (unsigned int)(soc->ipa_uc_rx_rsc.ipa_reo_tp_paddr),
  1498. (void *)soc->ipa_uc_rx_rsc.ipa_reo_ring_base_paddr,
  1499. (void *)soc->ipa_uc_rx_rsc.ipa_reo_ring_base_vaddr,
  1500. srng_params.num_entries,
  1501. soc->ipa_uc_rx_rsc.ipa_reo_ring_size);
  1502. hal_srng = (struct hal_srng *)
  1503. pdev->rx_refill_buf_ring2.hal_srng;
  1504. hal_get_srng_params(hal_soc_to_hal_soc_handle(hal_soc),
  1505. hal_srng_to_hal_ring_handle(hal_srng),
  1506. &srng_params);
  1507. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_ring_base_paddr =
  1508. srng_params.ring_base_paddr;
  1509. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_ring_base_vaddr =
  1510. srng_params.ring_base_vaddr;
  1511. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_ring_size =
  1512. (srng_params.num_entries * srng_params.entry_size) << 2;
  1513. hp_addr = hal_srng_get_hp_addr(hal_soc_to_hal_soc_handle(hal_soc),
  1514. hal_srng_to_hal_ring_handle(hal_srng));
  1515. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_hp_paddr =
  1516. qdf_mem_paddr_from_dmaaddr(soc->osdev, hp_addr);
  1517. dp_info("IPA REFILL_BUF Ring hp_paddr=%x paddr=%pK vaddr=%pK size= %u(%u bytes)",
  1518. (unsigned int)(soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_hp_paddr),
  1519. (void *)soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_ring_base_paddr,
  1520. (void *)soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_ring_base_vaddr,
  1521. srng_params.num_entries,
  1522. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_ring_size);
  1523. /*
  1524. * Set DEST_RING_MAPPING_4 to SW2 as default value for
  1525. * DESTINATION_RING_CTRL_IX_0.
  1526. */
  1527. ix0_map[0] = REO_REMAP_SW1;
  1528. ix0_map[1] = REO_REMAP_SW1;
  1529. ix0_map[2] = REO_REMAP_SW2;
  1530. ix0_map[3] = REO_REMAP_SW3;
  1531. ix0_map[4] = REO_REMAP_SW2;
  1532. ix0_map[5] = REO_REMAP_RELEASE;
  1533. ix0_map[6] = REO_REMAP_FW;
  1534. ix0_map[7] = REO_REMAP_FW;
  1535. dp_ipa_opt_dp_ixo_remap(ix0_map);
  1536. ix0 = hal_gen_reo_remap_val(soc->hal_soc, HAL_REO_REMAP_REG_IX0,
  1537. ix0_map);
  1538. hal_reo_read_write_ctrl_ix(soc->hal_soc, false, &ix0, NULL, NULL, NULL);
  1539. dp_ipa_rx_alt_ring_resource_setup(soc, pdev);
  1540. return 0;
  1541. }
  1542. #ifdef IPA_WDI3_VLAN_SUPPORT
  1543. /**
  1544. * dp_ipa_rx_alt_ring_get_resource() - get IPA 2nd RX ring resources
  1545. * @pdev: data path pdev handle
  1546. *
  1547. * Return: Success if resourece is found
  1548. */
  1549. static QDF_STATUS dp_ipa_rx_alt_ring_get_resource(struct dp_pdev *pdev)
  1550. {
  1551. struct dp_soc *soc = pdev->soc;
  1552. struct dp_ipa_resources *ipa_res = &pdev->ipa_resource;
  1553. if (!wlan_ipa_is_vlan_enabled())
  1554. return QDF_STATUS_SUCCESS;
  1555. dp_ipa_get_shared_mem_info(soc->osdev, &ipa_res->rx_alt_rdy_ring,
  1556. soc->ipa_uc_rx_rsc_alt.ipa_reo_ring_base_vaddr,
  1557. soc->ipa_uc_rx_rsc_alt.ipa_reo_ring_base_paddr,
  1558. soc->ipa_uc_rx_rsc_alt.ipa_reo_ring_size);
  1559. dp_ipa_get_shared_mem_info(
  1560. soc->osdev, &ipa_res->rx_alt_refill_ring,
  1561. soc->ipa_uc_rx_rsc_alt.ipa_rx_refill_buf_ring_base_vaddr,
  1562. soc->ipa_uc_rx_rsc_alt.ipa_rx_refill_buf_ring_base_paddr,
  1563. soc->ipa_uc_rx_rsc_alt.ipa_rx_refill_buf_ring_size);
  1564. if (!qdf_mem_get_dma_addr(soc->osdev,
  1565. &ipa_res->rx_alt_rdy_ring.mem_info) ||
  1566. !qdf_mem_get_dma_addr(soc->osdev,
  1567. &ipa_res->rx_alt_refill_ring.mem_info))
  1568. return QDF_STATUS_E_FAILURE;
  1569. return QDF_STATUS_SUCCESS;
  1570. }
  1571. #else
  1572. static inline QDF_STATUS dp_ipa_rx_alt_ring_get_resource(struct dp_pdev *pdev)
  1573. {
  1574. return QDF_STATUS_SUCCESS;
  1575. }
  1576. #endif
  1577. QDF_STATUS dp_ipa_get_resource(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  1578. {
  1579. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  1580. struct dp_pdev *pdev =
  1581. dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  1582. struct dp_ipa_resources *ipa_res;
  1583. if (!pdev) {
  1584. dp_err("Invalid instance");
  1585. return QDF_STATUS_E_FAILURE;
  1586. }
  1587. ipa_res = &pdev->ipa_resource;
  1588. if (!wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  1589. return QDF_STATUS_SUCCESS;
  1590. ipa_res->tx_num_alloc_buffer =
  1591. (uint32_t)soc->ipa_uc_tx_rsc.alloc_tx_buf_cnt;
  1592. dp_ipa_get_shared_mem_info(soc->osdev, &ipa_res->tx_ring,
  1593. soc->ipa_uc_tx_rsc.ipa_tcl_ring_base_vaddr,
  1594. soc->ipa_uc_tx_rsc.ipa_tcl_ring_base_paddr,
  1595. soc->ipa_uc_tx_rsc.ipa_tcl_ring_size);
  1596. dp_ipa_get_shared_mem_info(soc->osdev, &ipa_res->tx_comp_ring,
  1597. soc->ipa_uc_tx_rsc.ipa_wbm_ring_base_vaddr,
  1598. soc->ipa_uc_tx_rsc.ipa_wbm_ring_base_paddr,
  1599. soc->ipa_uc_tx_rsc.ipa_wbm_ring_size);
  1600. dp_ipa_get_shared_mem_info(soc->osdev, &ipa_res->rx_rdy_ring,
  1601. soc->ipa_uc_rx_rsc.ipa_reo_ring_base_vaddr,
  1602. soc->ipa_uc_rx_rsc.ipa_reo_ring_base_paddr,
  1603. soc->ipa_uc_rx_rsc.ipa_reo_ring_size);
  1604. dp_ipa_get_shared_mem_info(
  1605. soc->osdev, &ipa_res->rx_refill_ring,
  1606. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_ring_base_vaddr,
  1607. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_ring_base_paddr,
  1608. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_ring_size);
  1609. if (!qdf_mem_get_dma_addr(soc->osdev, &ipa_res->tx_ring.mem_info) ||
  1610. !qdf_mem_get_dma_addr(soc->osdev,
  1611. &ipa_res->tx_comp_ring.mem_info) ||
  1612. !qdf_mem_get_dma_addr(soc->osdev, &ipa_res->rx_rdy_ring.mem_info) ||
  1613. !qdf_mem_get_dma_addr(soc->osdev,
  1614. &ipa_res->rx_refill_ring.mem_info))
  1615. return QDF_STATUS_E_FAILURE;
  1616. if (dp_ipa_tx_alt_ring_get_resource(pdev))
  1617. return QDF_STATUS_E_FAILURE;
  1618. if (dp_ipa_rx_alt_ring_get_resource(pdev))
  1619. return QDF_STATUS_E_FAILURE;
  1620. return QDF_STATUS_SUCCESS;
  1621. }
  1622. #ifdef IPA_SET_RESET_TX_DB_PA
  1623. #define DP_IPA_SET_TX_DB_PADDR(soc, ipa_res)
  1624. #else
  1625. #define DP_IPA_SET_TX_DB_PADDR(soc, ipa_res) \
  1626. dp_ipa_set_tx_doorbell_paddr(soc, ipa_res)
  1627. #endif
  1628. #ifdef IPA_WDI3_VLAN_SUPPORT
  1629. /**
  1630. * dp_ipa_map_rx_alt_ring_doorbell_paddr() - Map 2nd rx ring doorbell paddr
  1631. * @pdev: data path pdev handle
  1632. *
  1633. * Return: none
  1634. */
  1635. static void dp_ipa_map_rx_alt_ring_doorbell_paddr(struct dp_pdev *pdev)
  1636. {
  1637. struct dp_ipa_resources *ipa_res = &pdev->ipa_resource;
  1638. uint32_t rx_ready_doorbell_dmaaddr;
  1639. struct dp_soc *soc = pdev->soc;
  1640. struct hal_srng *reo_srng = (struct hal_srng *)
  1641. soc->reo_dest_ring[IPA_ALT_REO_DEST_RING_IDX].hal_srng;
  1642. int ret = 0;
  1643. if (!wlan_ipa_is_vlan_enabled())
  1644. return;
  1645. if (qdf_mem_smmu_s1_enabled(soc->osdev)) {
  1646. ret = pld_smmu_map(soc->osdev->dev,
  1647. ipa_res->rx_alt_ready_doorbell_paddr,
  1648. &rx_ready_doorbell_dmaaddr,
  1649. sizeof(uint32_t));
  1650. ipa_res->rx_alt_ready_doorbell_paddr =
  1651. rx_ready_doorbell_dmaaddr;
  1652. qdf_assert_always(!ret);
  1653. }
  1654. hal_srng_dst_set_hp_paddr_confirm(reo_srng,
  1655. ipa_res->rx_alt_ready_doorbell_paddr);
  1656. }
  1657. /**
  1658. * dp_ipa_unmap_rx_alt_ring_doorbell_paddr() - Unmap 2nd rx ring doorbell paddr
  1659. * @pdev: data path pdev handle
  1660. *
  1661. * Return: none
  1662. */
  1663. static void dp_ipa_unmap_rx_alt_ring_doorbell_paddr(struct dp_pdev *pdev)
  1664. {
  1665. struct dp_ipa_resources *ipa_res = &pdev->ipa_resource;
  1666. struct dp_soc *soc = pdev->soc;
  1667. int ret = 0;
  1668. if (!wlan_ipa_is_vlan_enabled())
  1669. return;
  1670. if (!qdf_mem_smmu_s1_enabled(soc->osdev))
  1671. return;
  1672. ret = pld_smmu_unmap(soc->osdev->dev,
  1673. ipa_res->rx_alt_ready_doorbell_paddr,
  1674. sizeof(uint32_t));
  1675. qdf_assert_always(!ret);
  1676. }
  1677. #else
  1678. static inline void dp_ipa_map_rx_alt_ring_doorbell_paddr(struct dp_pdev *pdev)
  1679. { }
  1680. static inline void dp_ipa_unmap_rx_alt_ring_doorbell_paddr(struct dp_pdev *pdev)
  1681. { }
  1682. #endif
  1683. QDF_STATUS dp_ipa_set_doorbell_paddr(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  1684. {
  1685. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  1686. struct dp_pdev *pdev =
  1687. dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  1688. struct dp_ipa_resources *ipa_res;
  1689. struct hal_srng *reo_srng = (struct hal_srng *)
  1690. soc->reo_dest_ring[IPA_REO_DEST_RING_IDX].hal_srng;
  1691. if (!pdev) {
  1692. dp_err("Invalid instance");
  1693. return QDF_STATUS_E_FAILURE;
  1694. }
  1695. ipa_res = &pdev->ipa_resource;
  1696. if (!wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  1697. return QDF_STATUS_SUCCESS;
  1698. dp_ipa_map_ring_doorbell_paddr(pdev);
  1699. dp_ipa_map_rx_alt_ring_doorbell_paddr(pdev);
  1700. DP_IPA_SET_TX_DB_PADDR(soc, ipa_res);
  1701. /*
  1702. * For RX, REO module on Napier/Hastings does reordering on incoming
  1703. * Ethernet packets and writes one or more descriptors to REO2IPA Rx
  1704. * ring.It then updates the ring’s Write/Head ptr and rings a doorbell
  1705. * to IPA.
  1706. * Set the doorbell addr for the REO ring.
  1707. */
  1708. hal_srng_dst_set_hp_paddr_confirm(reo_srng,
  1709. ipa_res->rx_ready_doorbell_paddr);
  1710. return QDF_STATUS_SUCCESS;
  1711. }
  1712. QDF_STATUS dp_ipa_iounmap_doorbell_vaddr(struct cdp_soc_t *soc_hdl,
  1713. uint8_t pdev_id)
  1714. {
  1715. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  1716. struct dp_pdev *pdev =
  1717. dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  1718. struct dp_ipa_resources *ipa_res;
  1719. if (!wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  1720. return QDF_STATUS_SUCCESS;
  1721. if (!pdev) {
  1722. dp_err("Invalid instance");
  1723. return QDF_STATUS_E_FAILURE;
  1724. }
  1725. ipa_res = &pdev->ipa_resource;
  1726. if (!ipa_res->is_db_ddr_mapped)
  1727. iounmap(ipa_res->tx_comp_doorbell_vaddr);
  1728. return QDF_STATUS_SUCCESS;
  1729. }
  1730. QDF_STATUS dp_ipa_op_response(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  1731. uint8_t *op_msg)
  1732. {
  1733. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  1734. struct dp_pdev *pdev =
  1735. dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  1736. if (!pdev) {
  1737. dp_err("Invalid instance");
  1738. return QDF_STATUS_E_FAILURE;
  1739. }
  1740. if (!wlan_cfg_is_ipa_enabled(pdev->soc->wlan_cfg_ctx))
  1741. return QDF_STATUS_SUCCESS;
  1742. if (pdev->ipa_uc_op_cb) {
  1743. pdev->ipa_uc_op_cb(op_msg, pdev->usr_ctxt);
  1744. } else {
  1745. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1746. "%s: IPA callback function is not registered", __func__);
  1747. qdf_mem_free(op_msg);
  1748. return QDF_STATUS_E_FAILURE;
  1749. }
  1750. return QDF_STATUS_SUCCESS;
  1751. }
  1752. QDF_STATUS dp_ipa_register_op_cb(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  1753. ipa_uc_op_cb_type op_cb,
  1754. void *usr_ctxt)
  1755. {
  1756. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  1757. struct dp_pdev *pdev =
  1758. dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  1759. if (!pdev) {
  1760. dp_err("Invalid instance");
  1761. return QDF_STATUS_E_FAILURE;
  1762. }
  1763. if (!wlan_cfg_is_ipa_enabled(pdev->soc->wlan_cfg_ctx))
  1764. return QDF_STATUS_SUCCESS;
  1765. pdev->ipa_uc_op_cb = op_cb;
  1766. pdev->usr_ctxt = usr_ctxt;
  1767. return QDF_STATUS_SUCCESS;
  1768. }
  1769. void dp_ipa_deregister_op_cb(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  1770. {
  1771. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  1772. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  1773. if (!pdev) {
  1774. dp_err("Invalid instance");
  1775. return;
  1776. }
  1777. dp_debug("Deregister OP handler callback");
  1778. pdev->ipa_uc_op_cb = NULL;
  1779. pdev->usr_ctxt = NULL;
  1780. }
  1781. QDF_STATUS dp_ipa_get_stat(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  1782. {
  1783. /* TBD */
  1784. return QDF_STATUS_SUCCESS;
  1785. }
  1786. qdf_nbuf_t dp_tx_send_ipa_data_frame(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  1787. qdf_nbuf_t skb)
  1788. {
  1789. qdf_nbuf_t ret;
  1790. /* Terminate the (single-element) list of tx frames */
  1791. qdf_nbuf_set_next(skb, NULL);
  1792. ret = dp_tx_send(soc_hdl, vdev_id, skb);
  1793. if (ret) {
  1794. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1795. "%s: Failed to tx", __func__);
  1796. return ret;
  1797. }
  1798. return NULL;
  1799. }
  1800. #ifdef QCA_IPA_LL_TX_FLOW_CONTROL
  1801. /**
  1802. * dp_ipa_is_target_ready() - check if target is ready or not
  1803. * @soc: datapath soc handle
  1804. *
  1805. * Return: true if target is ready
  1806. */
  1807. static inline
  1808. bool dp_ipa_is_target_ready(struct dp_soc *soc)
  1809. {
  1810. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  1811. return false;
  1812. else
  1813. return true;
  1814. }
  1815. /**
  1816. * dp_ipa_update_txr_db_status() - Indicate transfer ring DB is SMMU mapped or not
  1817. * @dev: Pointer to device
  1818. * @txrx_smmu: WDI TX/RX configuration
  1819. *
  1820. * Return: None
  1821. */
  1822. static inline
  1823. void dp_ipa_update_txr_db_status(struct device *dev,
  1824. qdf_ipa_wdi_pipe_setup_info_smmu_t *txrx_smmu)
  1825. {
  1826. int pcie_slot = pld_get_pci_slot(dev);
  1827. if (pcie_slot)
  1828. QDF_IPA_WDI_SETUP_INFO_SMMU_IS_TXR_RN_DB_PCIE_ADDR(txrx_smmu) = false;
  1829. else
  1830. QDF_IPA_WDI_SETUP_INFO_SMMU_IS_TXR_RN_DB_PCIE_ADDR(txrx_smmu) = true;
  1831. }
  1832. /**
  1833. * dp_ipa_update_evt_db_status() - Indicate evt ring DB is SMMU mapped or not
  1834. * @dev: Pointer to device
  1835. * @txrx_smmu: WDI TX/RX configuration
  1836. *
  1837. * Return: None
  1838. */
  1839. static inline
  1840. void dp_ipa_update_evt_db_status(struct device *dev,
  1841. qdf_ipa_wdi_pipe_setup_info_smmu_t *txrx_smmu)
  1842. {
  1843. int pcie_slot = pld_get_pci_slot(dev);
  1844. if (pcie_slot)
  1845. QDF_IPA_WDI_SETUP_INFO_SMMU_IS_EVT_RN_DB_PCIE_ADDR(txrx_smmu) = false;
  1846. else
  1847. QDF_IPA_WDI_SETUP_INFO_SMMU_IS_EVT_RN_DB_PCIE_ADDR(txrx_smmu) = true;
  1848. }
  1849. #else
  1850. static inline
  1851. bool dp_ipa_is_target_ready(struct dp_soc *soc)
  1852. {
  1853. return true;
  1854. }
  1855. static inline
  1856. void dp_ipa_update_txr_db_status(struct device *dev,
  1857. qdf_ipa_wdi_pipe_setup_info_smmu_t *txrx_smmu)
  1858. {
  1859. QDF_IPA_WDI_SETUP_INFO_SMMU_IS_TXR_RN_DB_PCIE_ADDR(txrx_smmu) = true;
  1860. }
  1861. static inline
  1862. void dp_ipa_update_evt_db_status(struct device *dev,
  1863. qdf_ipa_wdi_pipe_setup_info_smmu_t *txrx_smmu)
  1864. {
  1865. QDF_IPA_WDI_SETUP_INFO_SMMU_IS_EVT_RN_DB_PCIE_ADDR(txrx_smmu) = true;
  1866. }
  1867. #endif
  1868. QDF_STATUS dp_ipa_enable_autonomy(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  1869. {
  1870. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  1871. struct dp_pdev *pdev =
  1872. dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  1873. uint32_t ix0;
  1874. uint32_t ix2;
  1875. uint8_t ix_map[8];
  1876. if (!pdev) {
  1877. dp_err("Invalid instance");
  1878. return QDF_STATUS_E_FAILURE;
  1879. }
  1880. if (!wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  1881. return QDF_STATUS_SUCCESS;
  1882. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  1883. return QDF_STATUS_E_AGAIN;
  1884. if (!dp_ipa_is_target_ready(soc))
  1885. return QDF_STATUS_E_AGAIN;
  1886. /* Call HAL API to remap REO rings to REO2IPA ring */
  1887. ix_map[0] = REO_REMAP_SW1;
  1888. ix_map[1] = REO_REMAP_SW4;
  1889. ix_map[2] = REO_REMAP_SW1;
  1890. if (wlan_ipa_is_vlan_enabled())
  1891. ix_map[3] = REO_REMAP_SW3;
  1892. else
  1893. ix_map[3] = REO_REMAP_SW4;
  1894. ix_map[4] = REO_REMAP_SW4;
  1895. ix_map[5] = REO_REMAP_RELEASE;
  1896. ix_map[6] = REO_REMAP_FW;
  1897. ix_map[7] = REO_REMAP_FW;
  1898. ix0 = hal_gen_reo_remap_val(soc->hal_soc, HAL_REO_REMAP_REG_IX0,
  1899. ix_map);
  1900. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1901. ix_map[0] = REO_REMAP_SW4;
  1902. ix_map[1] = REO_REMAP_SW4;
  1903. ix_map[2] = REO_REMAP_SW4;
  1904. ix_map[3] = REO_REMAP_SW4;
  1905. ix_map[4] = REO_REMAP_SW4;
  1906. ix_map[5] = REO_REMAP_SW4;
  1907. ix_map[6] = REO_REMAP_SW4;
  1908. ix_map[7] = REO_REMAP_SW4;
  1909. ix2 = hal_gen_reo_remap_val(soc->hal_soc, HAL_REO_REMAP_REG_IX2,
  1910. ix_map);
  1911. hal_reo_read_write_ctrl_ix(soc->hal_soc, false, &ix0, NULL,
  1912. &ix2, &ix2);
  1913. dp_ipa_reo_remap_history_add(ix0, ix2, ix2);
  1914. } else {
  1915. hal_reo_read_write_ctrl_ix(soc->hal_soc, false, &ix0, NULL,
  1916. NULL, NULL);
  1917. dp_ipa_reo_remap_history_add(ix0, 0, 0);
  1918. }
  1919. return QDF_STATUS_SUCCESS;
  1920. }
  1921. QDF_STATUS dp_ipa_disable_autonomy(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  1922. {
  1923. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  1924. struct dp_pdev *pdev =
  1925. dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  1926. uint8_t ix0_map[8];
  1927. uint32_t ix0;
  1928. uint32_t ix1;
  1929. uint32_t ix2;
  1930. uint32_t ix3;
  1931. if (!pdev) {
  1932. dp_err("Invalid instance");
  1933. return QDF_STATUS_E_FAILURE;
  1934. }
  1935. if (!wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  1936. return QDF_STATUS_SUCCESS;
  1937. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  1938. return QDF_STATUS_E_AGAIN;
  1939. if (!dp_ipa_is_target_ready(soc))
  1940. return QDF_STATUS_E_AGAIN;
  1941. ix0_map[0] = REO_REMAP_SW1;
  1942. ix0_map[1] = REO_REMAP_SW1;
  1943. ix0_map[2] = REO_REMAP_SW2;
  1944. ix0_map[3] = REO_REMAP_SW3;
  1945. ix0_map[4] = REO_REMAP_SW2;
  1946. ix0_map[5] = REO_REMAP_RELEASE;
  1947. ix0_map[6] = REO_REMAP_FW;
  1948. ix0_map[7] = REO_REMAP_FW;
  1949. /* Call HAL API to remap REO rings to REO2IPA ring */
  1950. ix0 = hal_gen_reo_remap_val(soc->hal_soc, HAL_REO_REMAP_REG_IX0,
  1951. ix0_map);
  1952. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1953. dp_reo_remap_config(soc, &ix1, &ix2, &ix3);
  1954. hal_reo_read_write_ctrl_ix(soc->hal_soc, false, &ix0, NULL,
  1955. &ix2, &ix3);
  1956. dp_ipa_reo_remap_history_add(ix0, ix2, ix3);
  1957. } else {
  1958. hal_reo_read_write_ctrl_ix(soc->hal_soc, false, &ix0, NULL,
  1959. NULL, NULL);
  1960. dp_ipa_reo_remap_history_add(ix0, 0, 0);
  1961. }
  1962. return QDF_STATUS_SUCCESS;
  1963. }
  1964. /* This should be configurable per H/W configuration enable status */
  1965. #define L3_HEADER_PADDING 2
  1966. #if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 10, 0)) || \
  1967. defined(CONFIG_IPA_WDI_UNIFIED_API)
  1968. #if !defined(QCA_LL_TX_FLOW_CONTROL_V2) && !defined(QCA_IPA_LL_TX_FLOW_CONTROL)
  1969. static inline void dp_setup_mcc_sys_pipes(
  1970. qdf_ipa_sys_connect_params_t *sys_in,
  1971. qdf_ipa_wdi_conn_in_params_t *pipe_in)
  1972. {
  1973. int i = 0;
  1974. /* Setup MCC sys pipe */
  1975. QDF_IPA_WDI_CONN_IN_PARAMS_NUM_SYS_PIPE_NEEDED(pipe_in) =
  1976. DP_IPA_MAX_IFACE;
  1977. for (i = 0; i < DP_IPA_MAX_IFACE; i++)
  1978. memcpy(&QDF_IPA_WDI_CONN_IN_PARAMS_SYS_IN(pipe_in)[i],
  1979. &sys_in[i], sizeof(qdf_ipa_sys_connect_params_t));
  1980. }
  1981. #else
  1982. static inline void dp_setup_mcc_sys_pipes(
  1983. qdf_ipa_sys_connect_params_t *sys_in,
  1984. qdf_ipa_wdi_conn_in_params_t *pipe_in)
  1985. {
  1986. QDF_IPA_WDI_CONN_IN_PARAMS_NUM_SYS_PIPE_NEEDED(pipe_in) = 0;
  1987. }
  1988. #endif
  1989. static void dp_ipa_wdi_tx_params(struct dp_soc *soc,
  1990. struct dp_ipa_resources *ipa_res,
  1991. qdf_ipa_wdi_pipe_setup_info_t *tx,
  1992. bool over_gsi)
  1993. {
  1994. if (over_gsi)
  1995. QDF_IPA_WDI_SETUP_INFO_CLIENT(tx) = IPA_CLIENT_WLAN2_CONS;
  1996. else
  1997. QDF_IPA_WDI_SETUP_INFO_CLIENT(tx) = IPA_CLIENT_WLAN1_CONS;
  1998. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_BASE_PA(tx) =
  1999. qdf_mem_get_dma_addr(soc->osdev,
  2000. &ipa_res->tx_comp_ring.mem_info);
  2001. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_SIZE(tx) =
  2002. qdf_mem_get_dma_size(soc->osdev,
  2003. &ipa_res->tx_comp_ring.mem_info);
  2004. /* WBM Tail Pointer Address */
  2005. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_DOORBELL_PA(tx) =
  2006. soc->ipa_uc_tx_rsc.ipa_wbm_tp_paddr;
  2007. QDF_IPA_WDI_SETUP_INFO_IS_TXR_RN_DB_PCIE_ADDR(tx) = true;
  2008. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_BASE_PA(tx) =
  2009. qdf_mem_get_dma_addr(soc->osdev,
  2010. &ipa_res->tx_ring.mem_info);
  2011. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_SIZE(tx) =
  2012. qdf_mem_get_dma_size(soc->osdev,
  2013. &ipa_res->tx_ring.mem_info);
  2014. /* TCL Head Pointer Address */
  2015. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_DOORBELL_PA(tx) =
  2016. soc->ipa_uc_tx_rsc.ipa_tcl_hp_paddr;
  2017. QDF_IPA_WDI_SETUP_INFO_IS_EVT_RN_DB_PCIE_ADDR(tx) = true;
  2018. QDF_IPA_WDI_SETUP_INFO_NUM_PKT_BUFFERS(tx) =
  2019. ipa_res->tx_num_alloc_buffer;
  2020. QDF_IPA_WDI_SETUP_INFO_PKT_OFFSET(tx) = 0;
  2021. dp_ipa_setup_tx_params_bank_id(soc, tx);
  2022. /* Set Pmac ID, extract pmac_id from pdev_id 0 for TX ring */
  2023. dp_ipa_setup_tx_params_pmac_id(soc, tx);
  2024. }
  2025. static void dp_ipa_wdi_rx_params(struct dp_soc *soc,
  2026. struct dp_ipa_resources *ipa_res,
  2027. qdf_ipa_wdi_pipe_setup_info_t *rx,
  2028. bool over_gsi)
  2029. {
  2030. if (over_gsi)
  2031. QDF_IPA_WDI_SETUP_INFO_CLIENT(rx) =
  2032. IPA_CLIENT_WLAN2_PROD;
  2033. else
  2034. QDF_IPA_WDI_SETUP_INFO_CLIENT(rx) =
  2035. IPA_CLIENT_WLAN1_PROD;
  2036. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_BASE_PA(rx) =
  2037. qdf_mem_get_dma_addr(soc->osdev,
  2038. &ipa_res->rx_rdy_ring.mem_info);
  2039. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_SIZE(rx) =
  2040. qdf_mem_get_dma_size(soc->osdev,
  2041. &ipa_res->rx_rdy_ring.mem_info);
  2042. /* REO Tail Pointer Address */
  2043. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_DOORBELL_PA(rx) =
  2044. soc->ipa_uc_rx_rsc.ipa_reo_tp_paddr;
  2045. QDF_IPA_WDI_SETUP_INFO_IS_TXR_RN_DB_PCIE_ADDR(rx) = true;
  2046. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_BASE_PA(rx) =
  2047. qdf_mem_get_dma_addr(soc->osdev,
  2048. &ipa_res->rx_refill_ring.mem_info);
  2049. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_SIZE(rx) =
  2050. qdf_mem_get_dma_size(soc->osdev,
  2051. &ipa_res->rx_refill_ring.mem_info);
  2052. /* FW Head Pointer Address */
  2053. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_DOORBELL_PA(rx) =
  2054. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_hp_paddr;
  2055. QDF_IPA_WDI_SETUP_INFO_IS_EVT_RN_DB_PCIE_ADDR(rx) = false;
  2056. QDF_IPA_WDI_SETUP_INFO_PKT_OFFSET(rx) =
  2057. soc->rx_pkt_tlv_size + L3_HEADER_PADDING;
  2058. }
  2059. static void
  2060. dp_ipa_wdi_tx_smmu_params(struct dp_soc *soc,
  2061. struct dp_ipa_resources *ipa_res,
  2062. qdf_ipa_wdi_pipe_setup_info_smmu_t *tx_smmu,
  2063. bool over_gsi,
  2064. qdf_ipa_wdi_hdl_t hdl)
  2065. {
  2066. if (over_gsi) {
  2067. if (hdl == DP_IPA_HDL_FIRST)
  2068. QDF_IPA_WDI_SETUP_INFO_SMMU_CLIENT(tx_smmu) =
  2069. IPA_CLIENT_WLAN2_CONS;
  2070. else if (hdl == DP_IPA_HDL_SECOND)
  2071. QDF_IPA_WDI_SETUP_INFO_SMMU_CLIENT(tx_smmu) =
  2072. IPA_CLIENT_WLAN4_CONS;
  2073. } else {
  2074. QDF_IPA_WDI_SETUP_INFO_SMMU_CLIENT(tx_smmu) =
  2075. IPA_CLIENT_WLAN1_CONS;
  2076. }
  2077. qdf_mem_copy(&QDF_IPA_WDI_SETUP_INFO_SMMU_TRANSFER_RING_BASE(tx_smmu),
  2078. &ipa_res->tx_comp_ring.sgtable,
  2079. sizeof(sgtable_t));
  2080. QDF_IPA_WDI_SETUP_INFO_SMMU_TRANSFER_RING_SIZE(tx_smmu) =
  2081. qdf_mem_get_dma_size(soc->osdev,
  2082. &ipa_res->tx_comp_ring.mem_info);
  2083. /* WBM Tail Pointer Address */
  2084. QDF_IPA_WDI_SETUP_INFO_SMMU_TRANSFER_RING_DOORBELL_PA(tx_smmu) =
  2085. soc->ipa_uc_tx_rsc.ipa_wbm_tp_paddr;
  2086. dp_ipa_update_txr_db_status(soc->osdev->dev, tx_smmu);
  2087. qdf_mem_copy(&QDF_IPA_WDI_SETUP_INFO_SMMU_EVENT_RING_BASE(tx_smmu),
  2088. &ipa_res->tx_ring.sgtable,
  2089. sizeof(sgtable_t));
  2090. QDF_IPA_WDI_SETUP_INFO_SMMU_EVENT_RING_SIZE(tx_smmu) =
  2091. qdf_mem_get_dma_size(soc->osdev,
  2092. &ipa_res->tx_ring.mem_info);
  2093. /* TCL Head Pointer Address */
  2094. QDF_IPA_WDI_SETUP_INFO_SMMU_EVENT_RING_DOORBELL_PA(tx_smmu) =
  2095. soc->ipa_uc_tx_rsc.ipa_tcl_hp_paddr;
  2096. dp_ipa_update_evt_db_status(soc->osdev->dev, tx_smmu);
  2097. QDF_IPA_WDI_SETUP_INFO_SMMU_NUM_PKT_BUFFERS(tx_smmu) =
  2098. ipa_res->tx_num_alloc_buffer;
  2099. QDF_IPA_WDI_SETUP_INFO_SMMU_PKT_OFFSET(tx_smmu) = 0;
  2100. dp_ipa_setup_tx_smmu_params_bank_id(soc, tx_smmu);
  2101. /* Set Pmac ID, extract pmac_id from first pdev for TX ring */
  2102. dp_ipa_setup_tx_smmu_params_pmac_id(soc, tx_smmu);
  2103. }
  2104. static void
  2105. dp_ipa_wdi_rx_smmu_params(struct dp_soc *soc,
  2106. struct dp_ipa_resources *ipa_res,
  2107. qdf_ipa_wdi_pipe_setup_info_smmu_t *rx_smmu,
  2108. bool over_gsi,
  2109. qdf_ipa_wdi_hdl_t hdl)
  2110. {
  2111. if (over_gsi) {
  2112. if (hdl == DP_IPA_HDL_FIRST)
  2113. QDF_IPA_WDI_SETUP_INFO_SMMU_CLIENT(rx_smmu) =
  2114. IPA_CLIENT_WLAN2_PROD;
  2115. else if (hdl == DP_IPA_HDL_SECOND)
  2116. QDF_IPA_WDI_SETUP_INFO_SMMU_CLIENT(rx_smmu) =
  2117. IPA_CLIENT_WLAN3_PROD;
  2118. } else {
  2119. QDF_IPA_WDI_SETUP_INFO_SMMU_CLIENT(rx_smmu) =
  2120. IPA_CLIENT_WLAN1_PROD;
  2121. }
  2122. qdf_mem_copy(&QDF_IPA_WDI_SETUP_INFO_SMMU_TRANSFER_RING_BASE(rx_smmu),
  2123. &ipa_res->rx_rdy_ring.sgtable,
  2124. sizeof(sgtable_t));
  2125. QDF_IPA_WDI_SETUP_INFO_SMMU_TRANSFER_RING_SIZE(rx_smmu) =
  2126. qdf_mem_get_dma_size(soc->osdev,
  2127. &ipa_res->rx_rdy_ring.mem_info);
  2128. /* REO Tail Pointer Address */
  2129. QDF_IPA_WDI_SETUP_INFO_SMMU_TRANSFER_RING_DOORBELL_PA(rx_smmu) =
  2130. soc->ipa_uc_rx_rsc.ipa_reo_tp_paddr;
  2131. dp_ipa_update_txr_db_status(soc->osdev->dev, rx_smmu);
  2132. qdf_mem_copy(&QDF_IPA_WDI_SETUP_INFO_SMMU_EVENT_RING_BASE(rx_smmu),
  2133. &ipa_res->rx_refill_ring.sgtable,
  2134. sizeof(sgtable_t));
  2135. QDF_IPA_WDI_SETUP_INFO_SMMU_EVENT_RING_SIZE(rx_smmu) =
  2136. qdf_mem_get_dma_size(soc->osdev,
  2137. &ipa_res->rx_refill_ring.mem_info);
  2138. /* FW Head Pointer Address */
  2139. QDF_IPA_WDI_SETUP_INFO_SMMU_EVENT_RING_DOORBELL_PA(rx_smmu) =
  2140. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_hp_paddr;
  2141. QDF_IPA_WDI_SETUP_INFO_SMMU_IS_EVT_RN_DB_PCIE_ADDR(rx_smmu) = false;
  2142. QDF_IPA_WDI_SETUP_INFO_SMMU_PKT_OFFSET(rx_smmu) =
  2143. soc->rx_pkt_tlv_size + L3_HEADER_PADDING;
  2144. }
  2145. #ifdef IPA_WDI3_VLAN_SUPPORT
  2146. /**
  2147. * dp_ipa_wdi_rx_alt_pipe_smmu_params() - Setup 2nd rx pipe smmu params
  2148. * @soc: data path soc handle
  2149. * @ipa_res: ipa resource pointer
  2150. * @rx_smmu: smmu pipe info handle
  2151. * @over_gsi: flag for IPA offload over gsi
  2152. * @hdl: ipa registered handle
  2153. *
  2154. * Return: none
  2155. */
  2156. static void
  2157. dp_ipa_wdi_rx_alt_pipe_smmu_params(struct dp_soc *soc,
  2158. struct dp_ipa_resources *ipa_res,
  2159. qdf_ipa_wdi_pipe_setup_info_smmu_t *rx_smmu,
  2160. bool over_gsi,
  2161. qdf_ipa_wdi_hdl_t hdl)
  2162. {
  2163. if (!wlan_ipa_is_vlan_enabled())
  2164. return;
  2165. if (over_gsi) {
  2166. if (hdl == DP_IPA_HDL_FIRST)
  2167. QDF_IPA_WDI_SETUP_INFO_SMMU_CLIENT(rx_smmu) =
  2168. IPA_CLIENT_WLAN2_PROD1;
  2169. else if (hdl == DP_IPA_HDL_SECOND)
  2170. QDF_IPA_WDI_SETUP_INFO_SMMU_CLIENT(rx_smmu) =
  2171. IPA_CLIENT_WLAN3_PROD1;
  2172. } else {
  2173. QDF_IPA_WDI_SETUP_INFO_SMMU_CLIENT(rx_smmu) =
  2174. IPA_CLIENT_WLAN1_PROD;
  2175. }
  2176. qdf_mem_copy(&QDF_IPA_WDI_SETUP_INFO_SMMU_TRANSFER_RING_BASE(rx_smmu),
  2177. &ipa_res->rx_alt_rdy_ring.sgtable,
  2178. sizeof(sgtable_t));
  2179. QDF_IPA_WDI_SETUP_INFO_SMMU_TRANSFER_RING_SIZE(rx_smmu) =
  2180. qdf_mem_get_dma_size(soc->osdev,
  2181. &ipa_res->rx_alt_rdy_ring.mem_info);
  2182. /* REO Tail Pointer Address */
  2183. QDF_IPA_WDI_SETUP_INFO_SMMU_TRANSFER_RING_DOORBELL_PA(rx_smmu) =
  2184. soc->ipa_uc_rx_rsc_alt.ipa_reo_tp_paddr;
  2185. QDF_IPA_WDI_SETUP_INFO_SMMU_IS_TXR_RN_DB_PCIE_ADDR(rx_smmu) = true;
  2186. qdf_mem_copy(&QDF_IPA_WDI_SETUP_INFO_SMMU_EVENT_RING_BASE(rx_smmu),
  2187. &ipa_res->rx_alt_refill_ring.sgtable,
  2188. sizeof(sgtable_t));
  2189. QDF_IPA_WDI_SETUP_INFO_SMMU_EVENT_RING_SIZE(rx_smmu) =
  2190. qdf_mem_get_dma_size(soc->osdev,
  2191. &ipa_res->rx_alt_refill_ring.mem_info);
  2192. /* FW Head Pointer Address */
  2193. QDF_IPA_WDI_SETUP_INFO_SMMU_EVENT_RING_DOORBELL_PA(rx_smmu) =
  2194. soc->ipa_uc_rx_rsc_alt.ipa_rx_refill_buf_hp_paddr;
  2195. QDF_IPA_WDI_SETUP_INFO_SMMU_IS_EVT_RN_DB_PCIE_ADDR(rx_smmu) = false;
  2196. QDF_IPA_WDI_SETUP_INFO_SMMU_PKT_OFFSET(rx_smmu) =
  2197. soc->rx_pkt_tlv_size + L3_HEADER_PADDING;
  2198. }
  2199. /**
  2200. * dp_ipa_wdi_rx_alt_pipe_params() - Setup 2nd rx pipe params
  2201. * @soc: data path soc handle
  2202. * @ipa_res: ipa resource pointer
  2203. * @rx: pipe info handle
  2204. * @over_gsi: flag for IPA offload over gsi
  2205. * @hdl: ipa registered handle
  2206. *
  2207. * Return: none
  2208. */
  2209. static void dp_ipa_wdi_rx_alt_pipe_params(struct dp_soc *soc,
  2210. struct dp_ipa_resources *ipa_res,
  2211. qdf_ipa_wdi_pipe_setup_info_t *rx,
  2212. bool over_gsi,
  2213. qdf_ipa_wdi_hdl_t hdl)
  2214. {
  2215. if (!wlan_ipa_is_vlan_enabled())
  2216. return;
  2217. if (over_gsi) {
  2218. if (hdl == DP_IPA_HDL_FIRST)
  2219. QDF_IPA_WDI_SETUP_INFO_CLIENT(rx) =
  2220. IPA_CLIENT_WLAN2_PROD1;
  2221. else if (hdl == DP_IPA_HDL_SECOND)
  2222. QDF_IPA_WDI_SETUP_INFO_CLIENT(rx) =
  2223. IPA_CLIENT_WLAN3_PROD1;
  2224. } else {
  2225. QDF_IPA_WDI_SETUP_INFO_CLIENT(rx) =
  2226. IPA_CLIENT_WLAN1_PROD;
  2227. }
  2228. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_BASE_PA(rx) =
  2229. qdf_mem_get_dma_addr(soc->osdev,
  2230. &ipa_res->rx_alt_rdy_ring.mem_info);
  2231. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_SIZE(rx) =
  2232. qdf_mem_get_dma_size(soc->osdev,
  2233. &ipa_res->rx_alt_rdy_ring.mem_info);
  2234. /* REO Tail Pointer Address */
  2235. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_DOORBELL_PA(rx) =
  2236. soc->ipa_uc_rx_rsc_alt.ipa_reo_tp_paddr;
  2237. QDF_IPA_WDI_SETUP_INFO_IS_TXR_RN_DB_PCIE_ADDR(rx) = true;
  2238. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_BASE_PA(rx) =
  2239. qdf_mem_get_dma_addr(soc->osdev,
  2240. &ipa_res->rx_alt_refill_ring.mem_info);
  2241. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_SIZE(rx) =
  2242. qdf_mem_get_dma_size(soc->osdev,
  2243. &ipa_res->rx_alt_refill_ring.mem_info);
  2244. /* FW Head Pointer Address */
  2245. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_DOORBELL_PA(rx) =
  2246. soc->ipa_uc_rx_rsc_alt.ipa_rx_refill_buf_hp_paddr;
  2247. QDF_IPA_WDI_SETUP_INFO_IS_EVT_RN_DB_PCIE_ADDR(rx) = false;
  2248. QDF_IPA_WDI_SETUP_INFO_PKT_OFFSET(rx) =
  2249. soc->rx_pkt_tlv_size + L3_HEADER_PADDING;
  2250. }
  2251. /**
  2252. * dp_ipa_setup_rx_alt_pipe() - Setup 2nd rx pipe for IPA offload
  2253. * @soc: data path soc handle
  2254. * @res: ipa resource pointer
  2255. * @in: pipe in handle
  2256. * @over_gsi: flag for IPA offload over gsi
  2257. * @hdl: ipa registered handle
  2258. *
  2259. * Return: none
  2260. */
  2261. static void dp_ipa_setup_rx_alt_pipe(struct dp_soc *soc,
  2262. struct dp_ipa_resources *res,
  2263. qdf_ipa_wdi_conn_in_params_t *in,
  2264. bool over_gsi,
  2265. qdf_ipa_wdi_hdl_t hdl)
  2266. {
  2267. qdf_ipa_wdi_pipe_setup_info_smmu_t *rx_smmu = NULL;
  2268. qdf_ipa_wdi_pipe_setup_info_t *rx = NULL;
  2269. qdf_ipa_ep_cfg_t *rx_cfg;
  2270. if (!wlan_ipa_is_vlan_enabled())
  2271. return;
  2272. QDF_IPA_WDI_CONN_IN_PARAMS_IS_RX1_USED(in) = true;
  2273. if (qdf_mem_smmu_s1_enabled(soc->osdev)) {
  2274. rx_smmu = &QDF_IPA_WDI_CONN_IN_PARAMS_RX_ALT_SMMU(in);
  2275. rx_cfg = &QDF_IPA_WDI_SETUP_INFO_SMMU_EP_CFG(rx_smmu);
  2276. dp_ipa_wdi_rx_alt_pipe_smmu_params(soc, res, rx_smmu,
  2277. over_gsi, hdl);
  2278. } else {
  2279. rx = &QDF_IPA_WDI_CONN_IN_PARAMS_RX_ALT(in);
  2280. rx_cfg = &QDF_IPA_WDI_SETUP_INFO_SMMU_EP_CFG(rx);
  2281. dp_ipa_wdi_rx_alt_pipe_params(soc, res, rx, over_gsi, hdl);
  2282. }
  2283. QDF_IPA_EP_CFG_NAT_EN(rx_cfg) = IPA_BYPASS_NAT;
  2284. /* Update with wds len(96) + 4 if wds support is enabled */
  2285. if (ucfg_ipa_is_wds_enabled())
  2286. QDF_IPA_EP_CFG_HDR_LEN(rx_cfg) = DP_IPA_UC_WLAN_RX_HDR_LEN_AST_VLAN;
  2287. else
  2288. QDF_IPA_EP_CFG_HDR_LEN(rx_cfg) = DP_IPA_UC_WLAN_TX_VLAN_HDR_LEN;
  2289. QDF_IPA_EP_CFG_HDR_OFST_PKT_SIZE_VALID(rx_cfg) = 1;
  2290. QDF_IPA_EP_CFG_HDR_OFST_PKT_SIZE(rx_cfg) = 0;
  2291. QDF_IPA_EP_CFG_HDR_ADDITIONAL_CONST_LEN(rx_cfg) = 0;
  2292. QDF_IPA_EP_CFG_HDR_OFST_METADATA_VALID(rx_cfg) = 0;
  2293. QDF_IPA_EP_CFG_HDR_METADATA_REG_VALID(rx_cfg) = 1;
  2294. QDF_IPA_EP_CFG_MODE(rx_cfg) = IPA_BASIC;
  2295. QDF_IPA_EP_CFG_HDR_LITTLE_ENDIAN(rx_cfg) = true;
  2296. }
  2297. /**
  2298. * dp_ipa_set_rx_alt_pipe_db() - Setup 2nd rx pipe doorbell
  2299. * @res: ipa resource pointer
  2300. * @out: pipe out handle
  2301. *
  2302. * Return: none
  2303. */
  2304. static void dp_ipa_set_rx_alt_pipe_db(struct dp_ipa_resources *res,
  2305. qdf_ipa_wdi_conn_out_params_t *out)
  2306. {
  2307. if (!wlan_ipa_is_vlan_enabled())
  2308. return;
  2309. res->rx_alt_ready_doorbell_paddr =
  2310. QDF_IPA_WDI_CONN_OUT_PARAMS_RX_ALT_UC_DB_PA(out);
  2311. dp_debug("Setting DB 0x%x for RX alt pipe",
  2312. res->rx_alt_ready_doorbell_paddr);
  2313. }
  2314. #else
  2315. static inline
  2316. void dp_ipa_setup_rx_alt_pipe(struct dp_soc *soc,
  2317. struct dp_ipa_resources *res,
  2318. qdf_ipa_wdi_conn_in_params_t *in,
  2319. bool over_gsi,
  2320. qdf_ipa_wdi_hdl_t hdl)
  2321. { }
  2322. static inline
  2323. void dp_ipa_set_rx_alt_pipe_db(struct dp_ipa_resources *res,
  2324. qdf_ipa_wdi_conn_out_params_t *out)
  2325. { }
  2326. #endif
  2327. QDF_STATUS dp_ipa_setup(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  2328. void *ipa_i2w_cb, void *ipa_w2i_cb,
  2329. void *ipa_wdi_meter_notifier_cb,
  2330. uint32_t ipa_desc_size, void *ipa_priv,
  2331. bool is_rm_enabled, uint32_t *tx_pipe_handle,
  2332. uint32_t *rx_pipe_handle, bool is_smmu_enabled,
  2333. qdf_ipa_sys_connect_params_t *sys_in, bool over_gsi,
  2334. qdf_ipa_wdi_hdl_t hdl, qdf_ipa_wdi_hdl_t id,
  2335. void *ipa_ast_notify_cb)
  2336. {
  2337. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  2338. struct dp_pdev *pdev =
  2339. dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  2340. struct dp_ipa_resources *ipa_res;
  2341. qdf_ipa_ep_cfg_t *tx_cfg;
  2342. qdf_ipa_ep_cfg_t *rx_cfg;
  2343. qdf_ipa_wdi_pipe_setup_info_t *tx = NULL;
  2344. qdf_ipa_wdi_pipe_setup_info_t *rx = NULL;
  2345. qdf_ipa_wdi_pipe_setup_info_smmu_t *tx_smmu;
  2346. qdf_ipa_wdi_pipe_setup_info_smmu_t *rx_smmu = NULL;
  2347. qdf_ipa_wdi_conn_in_params_t *pipe_in = NULL;
  2348. qdf_ipa_wdi_conn_out_params_t pipe_out;
  2349. int ret;
  2350. if (!pdev) {
  2351. dp_err("Invalid instance");
  2352. return QDF_STATUS_E_FAILURE;
  2353. }
  2354. ipa_res = &pdev->ipa_resource;
  2355. if (!wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  2356. return QDF_STATUS_SUCCESS;
  2357. pipe_in = qdf_mem_malloc(sizeof(*pipe_in));
  2358. if (!pipe_in)
  2359. return QDF_STATUS_E_NOMEM;
  2360. qdf_mem_zero(&pipe_out, sizeof(pipe_out));
  2361. if (is_smmu_enabled)
  2362. QDF_IPA_WDI_CONN_IN_PARAMS_SMMU_ENABLED(pipe_in) = true;
  2363. else
  2364. QDF_IPA_WDI_CONN_IN_PARAMS_SMMU_ENABLED(pipe_in) = false;
  2365. dp_setup_mcc_sys_pipes(sys_in, pipe_in);
  2366. /* TX PIPE */
  2367. if (QDF_IPA_WDI_CONN_IN_PARAMS_SMMU_ENABLED(pipe_in)) {
  2368. tx_smmu = &QDF_IPA_WDI_CONN_IN_PARAMS_TX_SMMU(pipe_in);
  2369. tx_cfg = &QDF_IPA_WDI_SETUP_INFO_SMMU_EP_CFG(tx_smmu);
  2370. } else {
  2371. tx = &QDF_IPA_WDI_CONN_IN_PARAMS_TX(pipe_in);
  2372. tx_cfg = &QDF_IPA_WDI_SETUP_INFO_EP_CFG(tx);
  2373. }
  2374. QDF_IPA_EP_CFG_NAT_EN(tx_cfg) = IPA_BYPASS_NAT;
  2375. QDF_IPA_EP_CFG_HDR_LEN(tx_cfg) = DP_IPA_UC_WLAN_TX_HDR_LEN;
  2376. QDF_IPA_EP_CFG_HDR_OFST_PKT_SIZE_VALID(tx_cfg) = 0;
  2377. QDF_IPA_EP_CFG_HDR_OFST_PKT_SIZE(tx_cfg) = 0;
  2378. QDF_IPA_EP_CFG_HDR_ADDITIONAL_CONST_LEN(tx_cfg) = 0;
  2379. QDF_IPA_EP_CFG_MODE(tx_cfg) = IPA_BASIC;
  2380. QDF_IPA_EP_CFG_HDR_LITTLE_ENDIAN(tx_cfg) = true;
  2381. /*
  2382. * Transfer Ring: WBM Ring
  2383. * Transfer Ring Doorbell PA: WBM Tail Pointer Address
  2384. * Event Ring: TCL ring
  2385. * Event Ring Doorbell PA: TCL Head Pointer Address
  2386. */
  2387. if (is_smmu_enabled)
  2388. dp_ipa_wdi_tx_smmu_params(soc, ipa_res, tx_smmu, over_gsi, id);
  2389. else
  2390. dp_ipa_wdi_tx_params(soc, ipa_res, tx, over_gsi);
  2391. dp_ipa_setup_tx_alt_pipe(soc, ipa_res, pipe_in);
  2392. /* RX PIPE */
  2393. if (QDF_IPA_WDI_CONN_IN_PARAMS_SMMU_ENABLED(pipe_in)) {
  2394. rx_smmu = &QDF_IPA_WDI_CONN_IN_PARAMS_RX_SMMU(pipe_in);
  2395. rx_cfg = &QDF_IPA_WDI_SETUP_INFO_SMMU_EP_CFG(rx_smmu);
  2396. } else {
  2397. rx = &QDF_IPA_WDI_CONN_IN_PARAMS_RX(pipe_in);
  2398. rx_cfg = &QDF_IPA_WDI_SETUP_INFO_EP_CFG(rx);
  2399. }
  2400. QDF_IPA_EP_CFG_NAT_EN(rx_cfg) = IPA_BYPASS_NAT;
  2401. if (ucfg_ipa_is_wds_enabled())
  2402. QDF_IPA_EP_CFG_HDR_LEN(rx_cfg) = DP_IPA_UC_WLAN_RX_HDR_LEN_AST;
  2403. else
  2404. QDF_IPA_EP_CFG_HDR_LEN(rx_cfg) = DP_IPA_UC_WLAN_RX_HDR_LEN;
  2405. QDF_IPA_EP_CFG_HDR_OFST_PKT_SIZE_VALID(rx_cfg) = 1;
  2406. QDF_IPA_EP_CFG_HDR_OFST_PKT_SIZE(rx_cfg) = 0;
  2407. QDF_IPA_EP_CFG_HDR_ADDITIONAL_CONST_LEN(rx_cfg) = 0;
  2408. QDF_IPA_EP_CFG_HDR_OFST_METADATA_VALID(rx_cfg) = 0;
  2409. QDF_IPA_EP_CFG_HDR_METADATA_REG_VALID(rx_cfg) = 1;
  2410. QDF_IPA_EP_CFG_MODE(rx_cfg) = IPA_BASIC;
  2411. QDF_IPA_EP_CFG_HDR_LITTLE_ENDIAN(rx_cfg) = true;
  2412. /*
  2413. * Transfer Ring: REO Ring
  2414. * Transfer Ring Doorbell PA: REO Tail Pointer Address
  2415. * Event Ring: FW ring
  2416. * Event Ring Doorbell PA: FW Head Pointer Address
  2417. */
  2418. if (is_smmu_enabled)
  2419. dp_ipa_wdi_rx_smmu_params(soc, ipa_res, rx_smmu, over_gsi, id);
  2420. else
  2421. dp_ipa_wdi_rx_params(soc, ipa_res, rx, over_gsi);
  2422. /* setup 2nd rx pipe */
  2423. dp_ipa_setup_rx_alt_pipe(soc, ipa_res, pipe_in, over_gsi, id);
  2424. QDF_IPA_WDI_CONN_IN_PARAMS_NOTIFY(pipe_in) = ipa_w2i_cb;
  2425. QDF_IPA_WDI_CONN_IN_PARAMS_PRIV(pipe_in) = ipa_priv;
  2426. QDF_IPA_WDI_CONN_IN_PARAMS_HANDLE(pipe_in) = hdl;
  2427. dp_ipa_ast_notify_cb(pipe_in, ipa_ast_notify_cb);
  2428. /* Connect WDI IPA PIPEs */
  2429. ret = qdf_ipa_wdi_conn_pipes(pipe_in, &pipe_out);
  2430. if (ret) {
  2431. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2432. "%s: ipa_wdi_conn_pipes: IPA pipe setup failed: ret=%d",
  2433. __func__, ret);
  2434. qdf_mem_free(pipe_in);
  2435. return QDF_STATUS_E_FAILURE;
  2436. }
  2437. /* IPA uC Doorbell registers */
  2438. dp_info("Tx DB PA=0x%x, Rx DB PA=0x%x",
  2439. (unsigned int)QDF_IPA_WDI_CONN_OUT_PARAMS_TX_UC_DB_PA(&pipe_out),
  2440. (unsigned int)QDF_IPA_WDI_CONN_OUT_PARAMS_RX_UC_DB_PA(&pipe_out));
  2441. dp_ipa_set_pipe_db(ipa_res, &pipe_out);
  2442. dp_ipa_set_rx_alt_pipe_db(ipa_res, &pipe_out);
  2443. ipa_res->is_db_ddr_mapped =
  2444. QDF_IPA_WDI_CONN_OUT_PARAMS_IS_DB_DDR_MAPPED(&pipe_out);
  2445. soc->ipa_first_tx_db_access = true;
  2446. qdf_mem_free(pipe_in);
  2447. qdf_spinlock_create(&soc->ipa_rx_buf_map_lock);
  2448. soc->ipa_rx_buf_map_lock_initialized = true;
  2449. return QDF_STATUS_SUCCESS;
  2450. }
  2451. #ifdef IPA_WDI3_VLAN_SUPPORT
  2452. /**
  2453. * dp_ipa_set_rx1_used() - Set rx1 used flag for 2nd rx offload ring
  2454. * @in: pipe in handle
  2455. *
  2456. * Return: none
  2457. */
  2458. static inline
  2459. void dp_ipa_set_rx1_used(qdf_ipa_wdi_reg_intf_in_params_t *in)
  2460. {
  2461. QDF_IPA_WDI_REG_INTF_IN_PARAMS_IS_RX1_USED(in) = true;
  2462. }
  2463. /**
  2464. * dp_ipa_set_v4_vlan_hdr() - Set v4 vlan hdr
  2465. * @in: pipe in handle
  2466. * @hdr: pointer to hdr
  2467. *
  2468. * Return: none
  2469. */
  2470. static inline
  2471. void dp_ipa_set_v4_vlan_hdr(qdf_ipa_wdi_reg_intf_in_params_t *in,
  2472. qdf_ipa_wdi_hdr_info_t *hdr)
  2473. {
  2474. qdf_mem_copy(&(QDF_IPA_WDI_REG_INTF_IN_PARAMS_HDR_INFO(in)[IPA_IP_v4_VLAN]),
  2475. hdr, sizeof(qdf_ipa_wdi_hdr_info_t));
  2476. }
  2477. /**
  2478. * dp_ipa_set_v6_vlan_hdr() - Set v6 vlan hdr
  2479. * @in: pipe in handle
  2480. * @hdr: pointer to hdr
  2481. *
  2482. * Return: none
  2483. */
  2484. static inline
  2485. void dp_ipa_set_v6_vlan_hdr(qdf_ipa_wdi_reg_intf_in_params_t *in,
  2486. qdf_ipa_wdi_hdr_info_t *hdr)
  2487. {
  2488. qdf_mem_copy(&(QDF_IPA_WDI_REG_INTF_IN_PARAMS_HDR_INFO(in)[IPA_IP_v6_VLAN]),
  2489. hdr, sizeof(qdf_ipa_wdi_hdr_info_t));
  2490. }
  2491. #else
  2492. static inline
  2493. void dp_ipa_set_rx1_used(qdf_ipa_wdi_reg_intf_in_params_t *in)
  2494. { }
  2495. static inline
  2496. void dp_ipa_set_v4_vlan_hdr(qdf_ipa_wdi_reg_intf_in_params_t *in,
  2497. qdf_ipa_wdi_hdr_info_t *hdr)
  2498. { }
  2499. static inline
  2500. void dp_ipa_set_v6_vlan_hdr(qdf_ipa_wdi_reg_intf_in_params_t *in,
  2501. qdf_ipa_wdi_hdr_info_t *hdr)
  2502. { }
  2503. #endif
  2504. #ifdef IPA_WDS_EASYMESH_FEATURE
  2505. /**
  2506. * dp_ipa_set_wdi_hdr_type() - Set wdi hdr type for IPA
  2507. * @hdr_info: Header info
  2508. *
  2509. * Return: None
  2510. */
  2511. static inline void
  2512. dp_ipa_set_wdi_hdr_type(qdf_ipa_wdi_hdr_info_t *hdr_info)
  2513. {
  2514. if (ucfg_ipa_is_wds_enabled())
  2515. QDF_IPA_WDI_HDR_INFO_HDR_TYPE(hdr_info) =
  2516. IPA_HDR_L2_ETHERNET_II_AST;
  2517. else
  2518. QDF_IPA_WDI_HDR_INFO_HDR_TYPE(hdr_info) =
  2519. IPA_HDR_L2_ETHERNET_II;
  2520. }
  2521. #else
  2522. static inline void
  2523. dp_ipa_set_wdi_hdr_type(qdf_ipa_wdi_hdr_info_t *hdr_info)
  2524. {
  2525. QDF_IPA_WDI_HDR_INFO_HDR_TYPE(hdr_info) = IPA_HDR_L2_ETHERNET_II;
  2526. }
  2527. #endif
  2528. #ifdef IPA_WDI3_VLAN_SUPPORT
  2529. /**
  2530. * dp_ipa_set_wdi_vlan_hdr_type() - Set wdi vlan hdr type for IPA
  2531. * @hdr_info: Header info
  2532. *
  2533. * Return: None
  2534. */
  2535. static inline void
  2536. dp_ipa_set_wdi_vlan_hdr_type(qdf_ipa_wdi_hdr_info_t *hdr_info)
  2537. {
  2538. if (ucfg_ipa_is_wds_enabled())
  2539. QDF_IPA_WDI_HDR_INFO_HDR_TYPE(hdr_info) =
  2540. IPA_HDR_L2_802_1Q_AST;
  2541. else
  2542. QDF_IPA_WDI_HDR_INFO_HDR_TYPE(hdr_info) =
  2543. IPA_HDR_L2_802_1Q;
  2544. }
  2545. #else
  2546. static inline void
  2547. dp_ipa_set_wdi_vlan_hdr_type(qdf_ipa_wdi_hdr_info_t *hdr_info)
  2548. { }
  2549. #endif
  2550. QDF_STATUS dp_ipa_setup_iface(char *ifname, uint8_t *mac_addr,
  2551. qdf_ipa_client_type_t prod_client,
  2552. qdf_ipa_client_type_t cons_client,
  2553. uint8_t session_id, bool is_ipv6_enabled,
  2554. qdf_ipa_wdi_hdl_t hdl)
  2555. {
  2556. qdf_ipa_wdi_reg_intf_in_params_t in;
  2557. qdf_ipa_wdi_hdr_info_t hdr_info;
  2558. struct dp_ipa_uc_tx_hdr uc_tx_hdr;
  2559. struct dp_ipa_uc_tx_hdr uc_tx_hdr_v6;
  2560. struct dp_ipa_uc_tx_vlan_hdr uc_tx_vlan_hdr;
  2561. struct dp_ipa_uc_tx_vlan_hdr uc_tx_vlan_hdr_v6;
  2562. int ret = -EINVAL;
  2563. qdf_mem_zero(&in, sizeof(qdf_ipa_wdi_reg_intf_in_params_t));
  2564. /* Need to reset the values to 0 as all the fields are not
  2565. * updated in the Header, Unused fields will be set to 0.
  2566. */
  2567. qdf_mem_zero(&uc_tx_vlan_hdr, sizeof(struct dp_ipa_uc_tx_vlan_hdr));
  2568. qdf_mem_zero(&uc_tx_vlan_hdr_v6, sizeof(struct dp_ipa_uc_tx_vlan_hdr));
  2569. dp_debug("Add Partial hdr: %s, "QDF_MAC_ADDR_FMT, ifname,
  2570. QDF_MAC_ADDR_REF(mac_addr));
  2571. qdf_mem_zero(&hdr_info, sizeof(qdf_ipa_wdi_hdr_info_t));
  2572. qdf_ether_addr_copy(uc_tx_hdr.eth.h_source, mac_addr);
  2573. /* IPV4 header */
  2574. uc_tx_hdr.eth.h_proto = qdf_htons(ETH_P_IP);
  2575. QDF_IPA_WDI_HDR_INFO_HDR(&hdr_info) = (uint8_t *)&uc_tx_hdr;
  2576. QDF_IPA_WDI_HDR_INFO_HDR_LEN(&hdr_info) = DP_IPA_UC_WLAN_TX_HDR_LEN;
  2577. dp_ipa_set_wdi_hdr_type(&hdr_info);
  2578. QDF_IPA_WDI_HDR_INFO_DST_MAC_ADDR_OFFSET(&hdr_info) =
  2579. DP_IPA_UC_WLAN_HDR_DES_MAC_OFFSET;
  2580. QDF_IPA_WDI_REG_INTF_IN_PARAMS_NETDEV_NAME(&in) = ifname;
  2581. qdf_mem_copy(&(QDF_IPA_WDI_REG_INTF_IN_PARAMS_HDR_INFO(&in)[IPA_IP_v4]),
  2582. &hdr_info, sizeof(qdf_ipa_wdi_hdr_info_t));
  2583. QDF_IPA_WDI_REG_INTF_IN_PARAMS_ALT_DST_PIPE(&in) = cons_client;
  2584. QDF_IPA_WDI_REG_INTF_IN_PARAMS_IS_META_DATA_VALID(&in) = 1;
  2585. QDF_IPA_WDI_REG_INTF_IN_PARAMS_META_DATA_MASK(&in) = WLAN_IPA_META_DATA_MASK;
  2586. QDF_IPA_WDI_REG_INTF_IN_PARAMS_HANDLE(&in) = hdl;
  2587. dp_ipa_setup_iface_session_id(&in, session_id);
  2588. dp_debug("registering for session_id: %u", session_id);
  2589. /* IPV6 header */
  2590. if (is_ipv6_enabled) {
  2591. qdf_mem_copy(&uc_tx_hdr_v6, &uc_tx_hdr,
  2592. DP_IPA_UC_WLAN_TX_HDR_LEN);
  2593. uc_tx_hdr_v6.eth.h_proto = qdf_htons(ETH_P_IPV6);
  2594. QDF_IPA_WDI_HDR_INFO_HDR(&hdr_info) = (uint8_t *)&uc_tx_hdr_v6;
  2595. qdf_mem_copy(&(QDF_IPA_WDI_REG_INTF_IN_PARAMS_HDR_INFO(&in)[IPA_IP_v6]),
  2596. &hdr_info, sizeof(qdf_ipa_wdi_hdr_info_t));
  2597. }
  2598. if (wlan_ipa_is_vlan_enabled()) {
  2599. /* Add vlan specific headers if vlan supporti is enabled */
  2600. qdf_mem_zero(&hdr_info, sizeof(qdf_ipa_wdi_hdr_info_t));
  2601. dp_ipa_set_rx1_used(&in);
  2602. qdf_ether_addr_copy(uc_tx_vlan_hdr.eth.h_source, mac_addr);
  2603. /* IPV4 Vlan header */
  2604. uc_tx_vlan_hdr.eth.h_vlan_proto = qdf_htons(ETH_P_8021Q);
  2605. uc_tx_vlan_hdr.eth.h_vlan_encapsulated_proto = qdf_htons(ETH_P_IP);
  2606. QDF_IPA_WDI_HDR_INFO_HDR(&hdr_info) =
  2607. (uint8_t *)&uc_tx_vlan_hdr;
  2608. QDF_IPA_WDI_HDR_INFO_HDR_LEN(&hdr_info) =
  2609. DP_IPA_UC_WLAN_TX_VLAN_HDR_LEN;
  2610. dp_ipa_set_wdi_vlan_hdr_type(&hdr_info);
  2611. QDF_IPA_WDI_HDR_INFO_DST_MAC_ADDR_OFFSET(&hdr_info) =
  2612. DP_IPA_UC_WLAN_HDR_DES_MAC_OFFSET;
  2613. dp_ipa_set_v4_vlan_hdr(&in, &hdr_info);
  2614. /* IPV6 Vlan header */
  2615. if (is_ipv6_enabled) {
  2616. qdf_mem_copy(&uc_tx_vlan_hdr_v6, &uc_tx_vlan_hdr,
  2617. DP_IPA_UC_WLAN_TX_VLAN_HDR_LEN);
  2618. uc_tx_vlan_hdr_v6.eth.h_vlan_proto =
  2619. qdf_htons(ETH_P_8021Q);
  2620. uc_tx_vlan_hdr_v6.eth.h_vlan_encapsulated_proto =
  2621. qdf_htons(ETH_P_IPV6);
  2622. QDF_IPA_WDI_HDR_INFO_HDR(&hdr_info) =
  2623. (uint8_t *)&uc_tx_vlan_hdr_v6;
  2624. dp_ipa_set_v6_vlan_hdr(&in, &hdr_info);
  2625. }
  2626. }
  2627. ret = qdf_ipa_wdi_reg_intf(&in);
  2628. if (ret) {
  2629. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2630. "%s: ipa_wdi_reg_intf: register IPA interface failed: ret=%d",
  2631. __func__, ret);
  2632. return QDF_STATUS_E_FAILURE;
  2633. }
  2634. return QDF_STATUS_SUCCESS;
  2635. }
  2636. #else /* !CONFIG_IPA_WDI_UNIFIED_API */
  2637. QDF_STATUS dp_ipa_setup(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  2638. void *ipa_i2w_cb, void *ipa_w2i_cb,
  2639. void *ipa_wdi_meter_notifier_cb,
  2640. uint32_t ipa_desc_size, void *ipa_priv,
  2641. bool is_rm_enabled, uint32_t *tx_pipe_handle,
  2642. uint32_t *rx_pipe_handle)
  2643. {
  2644. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  2645. struct dp_pdev *pdev =
  2646. dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  2647. struct dp_ipa_resources *ipa_res;
  2648. qdf_ipa_wdi_pipe_setup_info_t *tx;
  2649. qdf_ipa_wdi_pipe_setup_info_t *rx;
  2650. qdf_ipa_wdi_conn_in_params_t pipe_in;
  2651. qdf_ipa_wdi_conn_out_params_t pipe_out;
  2652. struct tcl_data_cmd *tcl_desc_ptr;
  2653. uint8_t *desc_addr;
  2654. uint32_t desc_size;
  2655. int ret;
  2656. if (!pdev) {
  2657. dp_err("Invalid instance");
  2658. return QDF_STATUS_E_FAILURE;
  2659. }
  2660. ipa_res = &pdev->ipa_resource;
  2661. if (!wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  2662. return QDF_STATUS_SUCCESS;
  2663. qdf_mem_zero(&tx, sizeof(qdf_ipa_wdi_pipe_setup_info_t));
  2664. qdf_mem_zero(&rx, sizeof(qdf_ipa_wdi_pipe_setup_info_t));
  2665. qdf_mem_zero(&pipe_in, sizeof(pipe_in));
  2666. qdf_mem_zero(&pipe_out, sizeof(pipe_out));
  2667. /* TX PIPE */
  2668. /*
  2669. * Transfer Ring: WBM Ring
  2670. * Transfer Ring Doorbell PA: WBM Tail Pointer Address
  2671. * Event Ring: TCL ring
  2672. * Event Ring Doorbell PA: TCL Head Pointer Address
  2673. */
  2674. tx = &QDF_IPA_WDI_CONN_IN_PARAMS_TX(&pipe_in);
  2675. QDF_IPA_WDI_SETUP_INFO_NAT_EN(tx) = IPA_BYPASS_NAT;
  2676. QDF_IPA_WDI_SETUP_INFO_HDR_LEN(tx) = DP_IPA_UC_WLAN_TX_HDR_LEN;
  2677. QDF_IPA_WDI_SETUP_INFO_HDR_OFST_PKT_SIZE_VALID(tx) = 0;
  2678. QDF_IPA_WDI_SETUP_INFO_HDR_OFST_PKT_SIZE(tx) = 0;
  2679. QDF_IPA_WDI_SETUP_INFO_HDR_ADDITIONAL_CONST_LEN(tx) = 0;
  2680. QDF_IPA_WDI_SETUP_INFO_MODE(tx) = IPA_BASIC;
  2681. QDF_IPA_WDI_SETUP_INFO_HDR_LITTLE_ENDIAN(tx) = true;
  2682. QDF_IPA_WDI_SETUP_INFO_CLIENT(tx) = IPA_CLIENT_WLAN1_CONS;
  2683. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_BASE_PA(tx) =
  2684. ipa_res->tx_comp_ring_base_paddr;
  2685. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_SIZE(tx) =
  2686. ipa_res->tx_comp_ring_size;
  2687. /* WBM Tail Pointer Address */
  2688. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_DOORBELL_PA(tx) =
  2689. soc->ipa_uc_tx_rsc.ipa_wbm_tp_paddr;
  2690. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_BASE_PA(tx) =
  2691. ipa_res->tx_ring_base_paddr;
  2692. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_SIZE(tx) = ipa_res->tx_ring_size;
  2693. /* TCL Head Pointer Address */
  2694. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_DOORBELL_PA(tx) =
  2695. soc->ipa_uc_tx_rsc.ipa_tcl_hp_paddr;
  2696. QDF_IPA_WDI_SETUP_INFO_NUM_PKT_BUFFERS(tx) =
  2697. ipa_res->tx_num_alloc_buffer;
  2698. QDF_IPA_WDI_SETUP_INFO_PKT_OFFSET(tx) = 0;
  2699. /* Preprogram TCL descriptor */
  2700. desc_addr =
  2701. (uint8_t *)QDF_IPA_WDI_SETUP_INFO_DESC_FORMAT_TEMPLATE(tx);
  2702. desc_size = sizeof(struct tcl_data_cmd);
  2703. HAL_TX_DESC_SET_TLV_HDR(desc_addr, HAL_TX_TCL_DATA_TAG, desc_size);
  2704. tcl_desc_ptr = (struct tcl_data_cmd *)
  2705. (QDF_IPA_WDI_SETUP_INFO_DESC_FORMAT_TEMPLATE(tx) + 1);
  2706. tcl_desc_ptr->buf_addr_info.return_buffer_manager =
  2707. HAL_RX_BUF_RBM_SW2_BM;
  2708. tcl_desc_ptr->addrx_en = 1; /* Address X search enable in ASE */
  2709. tcl_desc_ptr->encap_type = HAL_TX_ENCAP_TYPE_ETHERNET;
  2710. tcl_desc_ptr->packet_offset = 2; /* padding for alignment */
  2711. /* RX PIPE */
  2712. /*
  2713. * Transfer Ring: REO Ring
  2714. * Transfer Ring Doorbell PA: REO Tail Pointer Address
  2715. * Event Ring: FW ring
  2716. * Event Ring Doorbell PA: FW Head Pointer Address
  2717. */
  2718. rx = &QDF_IPA_WDI_CONN_IN_PARAMS_RX(&pipe_in);
  2719. QDF_IPA_WDI_SETUP_INFO_NAT_EN(rx) = IPA_BYPASS_NAT;
  2720. QDF_IPA_WDI_SETUP_INFO_HDR_LEN(rx) = DP_IPA_UC_WLAN_RX_HDR_LEN;
  2721. QDF_IPA_WDI_SETUP_INFO_HDR_OFST_PKT_SIZE_VALID(rx) = 0;
  2722. QDF_IPA_WDI_SETUP_INFO_HDR_OFST_PKT_SIZE(rx) = 0;
  2723. QDF_IPA_WDI_SETUP_INFO_HDR_ADDITIONAL_CONST_LEN(rx) = 0;
  2724. QDF_IPA_WDI_SETUP_INFO_HDR_OFST_METADATA_VALID(rx) = 0;
  2725. QDF_IPA_WDI_SETUP_INFO_HDR_METADATA_REG_VALID(rx) = 1;
  2726. QDF_IPA_WDI_SETUP_INFO_MODE(rx) = IPA_BASIC;
  2727. QDF_IPA_WDI_SETUP_INFO_HDR_LITTLE_ENDIAN(rx) = true;
  2728. QDF_IPA_WDI_SETUP_INFO_CLIENT(rx) = IPA_CLIENT_WLAN1_PROD;
  2729. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_BASE_PA(rx) =
  2730. ipa_res->rx_rdy_ring_base_paddr;
  2731. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_SIZE(rx) =
  2732. ipa_res->rx_rdy_ring_size;
  2733. /* REO Tail Pointer Address */
  2734. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_DOORBELL_PA(rx) =
  2735. soc->ipa_uc_rx_rsc.ipa_reo_tp_paddr;
  2736. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_BASE_PA(rx) =
  2737. ipa_res->rx_refill_ring_base_paddr;
  2738. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_SIZE(rx) =
  2739. ipa_res->rx_refill_ring_size;
  2740. /* FW Head Pointer Address */
  2741. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_DOORBELL_PA(rx) =
  2742. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_hp_paddr;
  2743. QDF_IPA_WDI_SETUP_INFO_PKT_OFFSET(rx) = soc->rx_pkt_tlv_size +
  2744. L3_HEADER_PADDING;
  2745. QDF_IPA_WDI_CONN_IN_PARAMS_NOTIFY(&pipe_in) = ipa_w2i_cb;
  2746. QDF_IPA_WDI_CONN_IN_PARAMS_PRIV(&pipe_in) = ipa_priv;
  2747. /* Connect WDI IPA PIPE */
  2748. ret = qdf_ipa_wdi_conn_pipes(&pipe_in, &pipe_out);
  2749. if (ret) {
  2750. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2751. "%s: ipa_wdi_conn_pipes: IPA pipe setup failed: ret=%d",
  2752. __func__, ret);
  2753. return QDF_STATUS_E_FAILURE;
  2754. }
  2755. /* IPA uC Doorbell registers */
  2756. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  2757. "%s: Tx DB PA=0x%x, Rx DB PA=0x%x",
  2758. __func__,
  2759. (unsigned int)QDF_IPA_WDI_CONN_OUT_PARAMS_TX_UC_DB_PA(&pipe_out),
  2760. (unsigned int)QDF_IPA_WDI_CONN_OUT_PARAMS_RX_UC_DB_PA(&pipe_out));
  2761. ipa_res->tx_comp_doorbell_paddr =
  2762. QDF_IPA_WDI_CONN_OUT_PARAMS_TX_UC_DB_PA(&pipe_out);
  2763. ipa_res->tx_comp_doorbell_vaddr =
  2764. QDF_IPA_WDI_CONN_OUT_PARAMS_TX_UC_DB_VA(&pipe_out);
  2765. ipa_res->rx_ready_doorbell_paddr =
  2766. QDF_IPA_WDI_CONN_OUT_PARAMS_RX_UC_DB_PA(&pipe_out);
  2767. soc->ipa_first_tx_db_access = true;
  2768. qdf_spinlock_create(&soc->ipa_rx_buf_map_lock);
  2769. soc->ipa_rx_buf_map_lock_initialized = true;
  2770. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  2771. "%s: Tx: %s=%pK, %s=%d, %s=%pK, %s=%pK, %s=%d, %s=%pK, %s=%d, %s=%pK",
  2772. __func__,
  2773. "transfer_ring_base_pa",
  2774. (void *)QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_BASE_PA(tx),
  2775. "transfer_ring_size",
  2776. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_SIZE(tx),
  2777. "transfer_ring_doorbell_pa",
  2778. (void *)QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_DOORBELL_PA(tx),
  2779. "event_ring_base_pa",
  2780. (void *)QDF_IPA_WDI_SETUP_INFO_EVENT_RING_BASE_PA(tx),
  2781. "event_ring_size",
  2782. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_SIZE(tx),
  2783. "event_ring_doorbell_pa",
  2784. (void *)QDF_IPA_WDI_SETUP_INFO_EVENT_RING_DOORBELL_PA(tx),
  2785. "num_pkt_buffers",
  2786. QDF_IPA_WDI_SETUP_INFO_NUM_PKT_BUFFERS(tx),
  2787. "tx_comp_doorbell_paddr",
  2788. (void *)ipa_res->tx_comp_doorbell_paddr);
  2789. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  2790. "%s: Rx: %s=%pK, %s=%d, %s=%pK, %s=%pK, %s=%d, %s=%pK, %s=%d, %s=%pK",
  2791. __func__,
  2792. "transfer_ring_base_pa",
  2793. (void *)QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_BASE_PA(rx),
  2794. "transfer_ring_size",
  2795. QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_SIZE(rx),
  2796. "transfer_ring_doorbell_pa",
  2797. (void *)QDF_IPA_WDI_SETUP_INFO_TRANSFER_RING_DOORBELL_PA(rx),
  2798. "event_ring_base_pa",
  2799. (void *)QDF_IPA_WDI_SETUP_INFO_EVENT_RING_BASE_PA(rx),
  2800. "event_ring_size",
  2801. QDF_IPA_WDI_SETUP_INFO_EVENT_RING_SIZE(rx),
  2802. "event_ring_doorbell_pa",
  2803. (void *)QDF_IPA_WDI_SETUP_INFO_EVENT_RING_DOORBELL_PA(rx),
  2804. "num_pkt_buffers",
  2805. QDF_IPA_WDI_SETUP_INFO_NUM_PKT_BUFFERS(rx),
  2806. "tx_comp_doorbell_paddr",
  2807. (void *)ipa_res->rx_ready_doorbell_paddr);
  2808. return QDF_STATUS_SUCCESS;
  2809. }
  2810. QDF_STATUS dp_ipa_setup_iface(char *ifname, uint8_t *mac_addr,
  2811. qdf_ipa_client_type_t prod_client,
  2812. qdf_ipa_client_type_t cons_client,
  2813. uint8_t session_id, bool is_ipv6_enabled,
  2814. qdf_ipa_wdi_hdl_t hdl)
  2815. {
  2816. qdf_ipa_wdi_reg_intf_in_params_t in;
  2817. qdf_ipa_wdi_hdr_info_t hdr_info;
  2818. struct dp_ipa_uc_tx_hdr uc_tx_hdr;
  2819. struct dp_ipa_uc_tx_hdr uc_tx_hdr_v6;
  2820. int ret = -EINVAL;
  2821. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  2822. "%s: Add Partial hdr: %s, "QDF_MAC_ADDR_FMT,
  2823. __func__, ifname, QDF_MAC_ADDR_REF(mac_addr));
  2824. qdf_mem_zero(&hdr_info, sizeof(qdf_ipa_wdi_hdr_info_t));
  2825. qdf_ether_addr_copy(uc_tx_hdr.eth.h_source, mac_addr);
  2826. /* IPV4 header */
  2827. uc_tx_hdr.eth.h_proto = qdf_htons(ETH_P_IP);
  2828. QDF_IPA_WDI_HDR_INFO_HDR(&hdr_info) = (uint8_t *)&uc_tx_hdr;
  2829. QDF_IPA_WDI_HDR_INFO_HDR_LEN(&hdr_info) = DP_IPA_UC_WLAN_TX_HDR_LEN;
  2830. QDF_IPA_WDI_HDR_INFO_HDR_TYPE(&hdr_info) = IPA_HDR_L2_ETHERNET_II;
  2831. QDF_IPA_WDI_HDR_INFO_DST_MAC_ADDR_OFFSET(&hdr_info) =
  2832. DP_IPA_UC_WLAN_HDR_DES_MAC_OFFSET;
  2833. QDF_IPA_WDI_REG_INTF_IN_PARAMS_NETDEV_NAME(&in) = ifname;
  2834. qdf_mem_copy(&(QDF_IPA_WDI_REG_INTF_IN_PARAMS_HDR_INFO(&in)[IPA_IP_v4]),
  2835. &hdr_info, sizeof(qdf_ipa_wdi_hdr_info_t));
  2836. QDF_IPA_WDI_REG_INTF_IN_PARAMS_IS_META_DATA_VALID(&in) = 1;
  2837. QDF_IPA_WDI_REG_INTF_IN_PARAMS_META_DATA(&in) =
  2838. htonl(session_id << 16);
  2839. QDF_IPA_WDI_REG_INTF_IN_PARAMS_META_DATA_MASK(&in) = htonl(0x00FF0000);
  2840. /* IPV6 header */
  2841. if (is_ipv6_enabled) {
  2842. qdf_mem_copy(&uc_tx_hdr_v6, &uc_tx_hdr,
  2843. DP_IPA_UC_WLAN_TX_HDR_LEN);
  2844. uc_tx_hdr_v6.eth.h_proto = qdf_htons(ETH_P_IPV6);
  2845. QDF_IPA_WDI_HDR_INFO_HDR(&hdr_info) = (uint8_t *)&uc_tx_hdr_v6;
  2846. qdf_mem_copy(&(QDF_IPA_WDI_REG_INTF_IN_PARAMS_HDR_INFO(&in)[IPA_IP_v6]),
  2847. &hdr_info, sizeof(qdf_ipa_wdi_hdr_info_t));
  2848. }
  2849. ret = qdf_ipa_wdi_reg_intf(&in);
  2850. if (ret) {
  2851. dp_err("ipa_wdi_reg_intf: register IPA interface failed: ret=%d",
  2852. ret);
  2853. return QDF_STATUS_E_FAILURE;
  2854. }
  2855. return QDF_STATUS_SUCCESS;
  2856. }
  2857. #endif /* CONFIG_IPA_WDI_UNIFIED_API */
  2858. QDF_STATUS dp_ipa_cleanup(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  2859. uint32_t tx_pipe_handle, uint32_t rx_pipe_handle,
  2860. qdf_ipa_wdi_hdl_t hdl)
  2861. {
  2862. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  2863. QDF_STATUS status = QDF_STATUS_SUCCESS;
  2864. struct dp_pdev *pdev;
  2865. int ret;
  2866. ret = qdf_ipa_wdi_disconn_pipes(hdl);
  2867. if (ret) {
  2868. dp_err("ipa_wdi_disconn_pipes: IPA pipe cleanup failed: ret=%d",
  2869. ret);
  2870. status = QDF_STATUS_E_FAILURE;
  2871. }
  2872. if (soc->ipa_rx_buf_map_lock_initialized) {
  2873. qdf_spinlock_destroy(&soc->ipa_rx_buf_map_lock);
  2874. soc->ipa_rx_buf_map_lock_initialized = false;
  2875. }
  2876. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  2877. if (qdf_unlikely(!pdev)) {
  2878. dp_err_rl("Invalid pdev for pdev_id %d", pdev_id);
  2879. status = QDF_STATUS_E_FAILURE;
  2880. goto exit;
  2881. }
  2882. dp_ipa_unmap_ring_doorbell_paddr(pdev);
  2883. dp_ipa_unmap_rx_alt_ring_doorbell_paddr(pdev);
  2884. exit:
  2885. return status;
  2886. }
  2887. QDF_STATUS dp_ipa_cleanup_iface(char *ifname, bool is_ipv6_enabled,
  2888. qdf_ipa_wdi_hdl_t hdl)
  2889. {
  2890. int ret;
  2891. ret = qdf_ipa_wdi_dereg_intf(ifname, hdl);
  2892. if (ret) {
  2893. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2894. "%s: ipa_wdi_dereg_intf: IPA pipe deregistration failed: ret=%d",
  2895. __func__, ret);
  2896. return QDF_STATUS_E_FAILURE;
  2897. }
  2898. return QDF_STATUS_SUCCESS;
  2899. }
  2900. #ifdef IPA_SET_RESET_TX_DB_PA
  2901. #define DP_IPA_EP_SET_TX_DB_PA(soc, ipa_res) \
  2902. dp_ipa_set_tx_doorbell_paddr((soc), (ipa_res))
  2903. #define DP_IPA_RESET_TX_DB_PA(soc, ipa_res) \
  2904. dp_ipa_reset_tx_doorbell_pa((soc), (ipa_res))
  2905. #else
  2906. #define DP_IPA_EP_SET_TX_DB_PA(soc, ipa_res)
  2907. #define DP_IPA_RESET_TX_DB_PA(soc, ipa_res)
  2908. #endif
  2909. QDF_STATUS dp_ipa_enable_pipes(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  2910. qdf_ipa_wdi_hdl_t hdl)
  2911. {
  2912. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  2913. struct dp_pdev *pdev =
  2914. dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  2915. struct dp_ipa_resources *ipa_res;
  2916. QDF_STATUS result;
  2917. if (!pdev) {
  2918. dp_err("Invalid instance");
  2919. return QDF_STATUS_E_FAILURE;
  2920. }
  2921. ipa_res = &pdev->ipa_resource;
  2922. qdf_atomic_set(&soc->ipa_pipes_enabled, 1);
  2923. DP_IPA_EP_SET_TX_DB_PA(soc, ipa_res);
  2924. dp_ipa_handle_rx_buf_pool_smmu_mapping(soc, pdev, true,
  2925. __func__, __LINE__);
  2926. result = qdf_ipa_wdi_enable_pipes(hdl);
  2927. if (result) {
  2928. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2929. "%s: Enable WDI PIPE fail, code %d",
  2930. __func__, result);
  2931. qdf_atomic_set(&soc->ipa_pipes_enabled, 0);
  2932. DP_IPA_RESET_TX_DB_PA(soc, ipa_res);
  2933. dp_ipa_handle_rx_buf_pool_smmu_mapping(soc, pdev, false,
  2934. __func__, __LINE__);
  2935. return QDF_STATUS_E_FAILURE;
  2936. }
  2937. if (soc->ipa_first_tx_db_access) {
  2938. dp_ipa_tx_comp_ring_init_hp(soc, ipa_res);
  2939. soc->ipa_first_tx_db_access = false;
  2940. }
  2941. return QDF_STATUS_SUCCESS;
  2942. }
  2943. QDF_STATUS dp_ipa_disable_pipes(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  2944. qdf_ipa_wdi_hdl_t hdl)
  2945. {
  2946. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  2947. struct dp_pdev *pdev =
  2948. dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  2949. QDF_STATUS result;
  2950. struct dp_ipa_resources *ipa_res;
  2951. if (!pdev) {
  2952. dp_err("Invalid instance");
  2953. return QDF_STATUS_E_FAILURE;
  2954. }
  2955. ipa_res = &pdev->ipa_resource;
  2956. qdf_sleep(TX_COMP_DRAIN_WAIT_TIMEOUT_MS);
  2957. /*
  2958. * Reset the tx completion doorbell address before invoking IPA disable
  2959. * pipes API to ensure that there is no access to IPA tx doorbell
  2960. * address post disable pipes.
  2961. */
  2962. DP_IPA_RESET_TX_DB_PA(soc, ipa_res);
  2963. result = qdf_ipa_wdi_disable_pipes(hdl);
  2964. if (result) {
  2965. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2966. "%s: Disable WDI PIPE fail, code %d",
  2967. __func__, result);
  2968. qdf_assert_always(0);
  2969. return QDF_STATUS_E_FAILURE;
  2970. }
  2971. qdf_atomic_set(&soc->ipa_pipes_enabled, 0);
  2972. dp_ipa_handle_rx_buf_pool_smmu_mapping(soc, pdev, false,
  2973. __func__, __LINE__);
  2974. return result ? QDF_STATUS_E_FAILURE : QDF_STATUS_SUCCESS;
  2975. }
  2976. QDF_STATUS dp_ipa_set_perf_level(int client, uint32_t max_supported_bw_mbps,
  2977. qdf_ipa_wdi_hdl_t hdl)
  2978. {
  2979. qdf_ipa_wdi_perf_profile_t profile;
  2980. QDF_STATUS result;
  2981. profile.client = client;
  2982. profile.max_supported_bw_mbps = max_supported_bw_mbps;
  2983. result = qdf_ipa_wdi_set_perf_profile(hdl, &profile);
  2984. if (result) {
  2985. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2986. "%s: ipa_wdi_set_perf_profile fail, code %d",
  2987. __func__, result);
  2988. return QDF_STATUS_E_FAILURE;
  2989. }
  2990. return QDF_STATUS_SUCCESS;
  2991. }
  2992. /**
  2993. * dp_ipa_intrabss_send() - send IPA RX intra-bss frames
  2994. * @pdev: pdev
  2995. * @vdev: vdev
  2996. * @nbuf: skb
  2997. *
  2998. * Return: nbuf if TX fails and NULL if TX succeeds
  2999. */
  3000. static qdf_nbuf_t dp_ipa_intrabss_send(struct dp_pdev *pdev,
  3001. struct dp_vdev *vdev,
  3002. qdf_nbuf_t nbuf)
  3003. {
  3004. struct dp_peer *vdev_peer;
  3005. uint16_t len;
  3006. vdev_peer = dp_vdev_bss_peer_ref_n_get(pdev->soc, vdev, DP_MOD_ID_IPA);
  3007. if (qdf_unlikely(!vdev_peer))
  3008. return nbuf;
  3009. if (qdf_unlikely(!vdev_peer->txrx_peer)) {
  3010. dp_peer_unref_delete(vdev_peer, DP_MOD_ID_IPA);
  3011. return nbuf;
  3012. }
  3013. qdf_mem_zero(nbuf->cb, sizeof(nbuf->cb));
  3014. len = qdf_nbuf_len(nbuf);
  3015. if (dp_tx_send((struct cdp_soc_t *)pdev->soc, vdev->vdev_id, nbuf)) {
  3016. DP_PEER_PER_PKT_STATS_INC_PKT(vdev_peer->txrx_peer,
  3017. rx.intra_bss.fail, 1, len,
  3018. 0);
  3019. dp_peer_unref_delete(vdev_peer, DP_MOD_ID_IPA);
  3020. return nbuf;
  3021. }
  3022. DP_PEER_PER_PKT_STATS_INC_PKT(vdev_peer->txrx_peer,
  3023. rx.intra_bss.pkts, 1, len, 0);
  3024. dp_peer_unref_delete(vdev_peer, DP_MOD_ID_IPA);
  3025. return NULL;
  3026. }
  3027. #ifdef IPA_OPT_WIFI_DP
  3028. /**
  3029. * dp_ipa_rx_super_rule_setup()- pass cce super rule params to fw from ipa
  3030. *
  3031. * @soc_hdl: cdp soc
  3032. * @flt_params: filter tuple
  3033. *
  3034. * Return: QDF_STATUS
  3035. */
  3036. QDF_STATUS dp_ipa_rx_super_rule_setup(struct cdp_soc_t *soc_hdl,
  3037. void *flt_params)
  3038. {
  3039. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3040. return htt_h2t_rx_cce_super_rule_setup(soc->htt_handle, flt_params);
  3041. }
  3042. /**
  3043. * dp_ipa_wdi_opt_dpath_notify_flt_add_rem_cb()- send cce super rule filter
  3044. * add/remove result to ipa
  3045. *
  3046. * @flt0_rslt : result for filter0 add/remove
  3047. * @flt1_rslt : result for filter1 add/remove
  3048. *
  3049. * Return: void
  3050. */
  3051. void dp_ipa_wdi_opt_dpath_notify_flt_add_rem_cb(int flt0_rslt, int flt1_rslt)
  3052. {
  3053. wlan_ipa_wdi_opt_dpath_notify_flt_add_rem_cb(flt0_rslt, flt1_rslt);
  3054. }
  3055. int dp_ipa_pcie_link_up(struct cdp_soc_t *soc_hdl)
  3056. {
  3057. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3058. struct hal_soc *hal_soc = (struct hal_soc *)soc->hal_soc;
  3059. int response = 0;
  3060. response = hif_prevent_l1((hal_soc->hif_handle));
  3061. return response;
  3062. }
  3063. void dp_ipa_pcie_link_down(struct cdp_soc_t *soc_hdl)
  3064. {
  3065. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3066. struct hal_soc *hal_soc = (struct hal_soc *)soc->hal_soc;
  3067. hif_allow_l1(hal_soc->hif_handle);
  3068. }
  3069. /**
  3070. * dp_ipa_wdi_opt_dpath_notify_flt_rlsd()- send cce super rule release
  3071. * notification to ipa
  3072. *
  3073. * @flt0_rslt : result for filter0 release
  3074. * @flt1_rslt : result for filter1 release
  3075. *
  3076. *Return: void
  3077. */
  3078. void dp_ipa_wdi_opt_dpath_notify_flt_rlsd(int flt0_rslt, int flt1_rslt)
  3079. {
  3080. wlan_ipa_wdi_opt_dpath_notify_flt_rlsd(flt0_rslt, flt1_rslt);
  3081. }
  3082. /**
  3083. * dp_ipa_wdi_opt_dpath_notify_flt_rsvd()- send cce super rule reserve
  3084. * notification to ipa
  3085. *
  3086. *@is_success : result of filter reservatiom
  3087. *
  3088. *Return: void
  3089. */
  3090. void dp_ipa_wdi_opt_dpath_notify_flt_rsvd(bool is_success)
  3091. {
  3092. wlan_ipa_wdi_opt_dpath_notify_flt_rsvd(is_success);
  3093. }
  3094. #endif
  3095. #ifdef IPA_WDS_EASYMESH_FEATURE
  3096. /**
  3097. * dp_ipa_peer_check() - Check for peer for given mac
  3098. * @soc: dp soc object
  3099. * @peer_mac_addr: peer mac address
  3100. * @vdev_id: vdev id
  3101. *
  3102. * Return: true if peer is found, else false
  3103. */
  3104. static inline bool dp_ipa_peer_check(struct dp_soc *soc,
  3105. uint8_t *peer_mac_addr, uint8_t vdev_id)
  3106. {
  3107. struct dp_ast_entry *ast_entry = NULL;
  3108. struct dp_peer *peer = NULL;
  3109. qdf_spin_lock_bh(&soc->ast_lock);
  3110. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3111. if ((!ast_entry) ||
  3112. (ast_entry->delete_in_progress && !ast_entry->callback)) {
  3113. qdf_spin_unlock_bh(&soc->ast_lock);
  3114. return false;
  3115. }
  3116. peer = dp_peer_get_ref_by_id(soc, ast_entry->peer_id,
  3117. DP_MOD_ID_IPA);
  3118. if (!peer) {
  3119. qdf_spin_unlock_bh(&soc->ast_lock);
  3120. return false;
  3121. } else {
  3122. if (peer->vdev->vdev_id == vdev_id) {
  3123. dp_peer_unref_delete(peer, DP_MOD_ID_IPA);
  3124. qdf_spin_unlock_bh(&soc->ast_lock);
  3125. return true;
  3126. }
  3127. dp_peer_unref_delete(peer, DP_MOD_ID_IPA);
  3128. qdf_spin_unlock_bh(&soc->ast_lock);
  3129. return false;
  3130. }
  3131. }
  3132. #else
  3133. static inline bool dp_ipa_peer_check(struct dp_soc *soc,
  3134. uint8_t *peer_mac_addr, uint8_t vdev_id)
  3135. {
  3136. struct cdp_peer_info peer_info = {0};
  3137. struct dp_peer *peer = NULL;
  3138. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac_addr, false,
  3139. CDP_WILD_PEER_TYPE);
  3140. peer = dp_peer_hash_find_wrapper(soc, &peer_info, DP_MOD_ID_IPA);
  3141. if (peer) {
  3142. dp_peer_unref_delete(peer, DP_MOD_ID_IPA);
  3143. return true;
  3144. } else {
  3145. return false;
  3146. }
  3147. }
  3148. #endif
  3149. bool dp_ipa_rx_intrabss_fwd(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  3150. qdf_nbuf_t nbuf, bool *fwd_success)
  3151. {
  3152. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3153. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  3154. DP_MOD_ID_IPA);
  3155. struct dp_pdev *pdev;
  3156. qdf_nbuf_t nbuf_copy;
  3157. uint8_t da_is_bcmc;
  3158. struct ethhdr *eh;
  3159. bool status = false;
  3160. *fwd_success = false; /* set default as failure */
  3161. /*
  3162. * WDI 3.0 skb->cb[] info from IPA driver
  3163. * skb->cb[0] = vdev_id
  3164. * skb->cb[1].bit#1 = da_is_bcmc
  3165. */
  3166. da_is_bcmc = ((uint8_t)nbuf->cb[1]) & 0x2;
  3167. if (qdf_unlikely(!vdev))
  3168. return false;
  3169. pdev = vdev->pdev;
  3170. if (qdf_unlikely(!pdev))
  3171. goto out;
  3172. /* no fwd for station mode and just pass up to stack */
  3173. if (vdev->opmode == wlan_op_mode_sta)
  3174. goto out;
  3175. if (da_is_bcmc) {
  3176. nbuf_copy = qdf_nbuf_copy(nbuf);
  3177. if (!nbuf_copy)
  3178. goto out;
  3179. if (dp_ipa_intrabss_send(pdev, vdev, nbuf_copy))
  3180. qdf_nbuf_free(nbuf_copy);
  3181. else
  3182. *fwd_success = true;
  3183. /* return false to pass original pkt up to stack */
  3184. goto out;
  3185. }
  3186. eh = (struct ethhdr *)qdf_nbuf_data(nbuf);
  3187. if (!qdf_mem_cmp(eh->h_dest, vdev->mac_addr.raw, QDF_MAC_ADDR_SIZE))
  3188. goto out;
  3189. if (!dp_ipa_peer_check(soc, eh->h_dest, vdev->vdev_id))
  3190. goto out;
  3191. if (!dp_ipa_peer_check(soc, eh->h_source, vdev->vdev_id))
  3192. goto out;
  3193. /*
  3194. * In intra-bss forwarding scenario, skb is allocated by IPA driver.
  3195. * Need to add skb to internal tracking table to avoid nbuf memory
  3196. * leak check for unallocated skb.
  3197. */
  3198. qdf_net_buf_debug_acquire_skb(nbuf, __FILE__, __LINE__);
  3199. if (dp_ipa_intrabss_send(pdev, vdev, nbuf))
  3200. qdf_nbuf_free(nbuf);
  3201. else
  3202. *fwd_success = true;
  3203. status = true;
  3204. out:
  3205. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_IPA);
  3206. return status;
  3207. }
  3208. #ifdef MDM_PLATFORM
  3209. bool dp_ipa_is_mdm_platform(void)
  3210. {
  3211. return true;
  3212. }
  3213. #else
  3214. bool dp_ipa_is_mdm_platform(void)
  3215. {
  3216. return false;
  3217. }
  3218. #endif
  3219. /**
  3220. * dp_ipa_frag_nbuf_linearize() - linearize nbuf for IPA
  3221. * @soc: soc
  3222. * @nbuf: source skb
  3223. *
  3224. * Return: new nbuf if success and otherwise NULL
  3225. */
  3226. static qdf_nbuf_t dp_ipa_frag_nbuf_linearize(struct dp_soc *soc,
  3227. qdf_nbuf_t nbuf)
  3228. {
  3229. uint8_t *src_nbuf_data;
  3230. uint8_t *dst_nbuf_data;
  3231. qdf_nbuf_t dst_nbuf;
  3232. qdf_nbuf_t temp_nbuf = nbuf;
  3233. uint32_t nbuf_len = qdf_nbuf_len(nbuf);
  3234. bool is_nbuf_head = true;
  3235. uint32_t copy_len = 0;
  3236. dst_nbuf = qdf_nbuf_alloc(soc->osdev, RX_DATA_BUFFER_SIZE,
  3237. RX_BUFFER_RESERVATION,
  3238. RX_DATA_BUFFER_ALIGNMENT, FALSE);
  3239. if (!dst_nbuf) {
  3240. dp_err_rl("nbuf allocate fail");
  3241. return NULL;
  3242. }
  3243. if ((nbuf_len + L3_HEADER_PADDING) > RX_DATA_BUFFER_SIZE) {
  3244. qdf_nbuf_free(dst_nbuf);
  3245. dp_err_rl("nbuf is jumbo data");
  3246. return NULL;
  3247. }
  3248. /* prepeare to copy all data into new skb */
  3249. dst_nbuf_data = qdf_nbuf_data(dst_nbuf);
  3250. while (temp_nbuf) {
  3251. src_nbuf_data = qdf_nbuf_data(temp_nbuf);
  3252. /* first head nbuf */
  3253. if (is_nbuf_head) {
  3254. qdf_mem_copy(dst_nbuf_data, src_nbuf_data,
  3255. soc->rx_pkt_tlv_size);
  3256. /* leave extra 2 bytes L3_HEADER_PADDING */
  3257. dst_nbuf_data += (soc->rx_pkt_tlv_size +
  3258. L3_HEADER_PADDING);
  3259. src_nbuf_data += soc->rx_pkt_tlv_size;
  3260. copy_len = qdf_nbuf_headlen(temp_nbuf) -
  3261. soc->rx_pkt_tlv_size;
  3262. temp_nbuf = qdf_nbuf_get_ext_list(temp_nbuf);
  3263. is_nbuf_head = false;
  3264. } else {
  3265. copy_len = qdf_nbuf_len(temp_nbuf);
  3266. temp_nbuf = qdf_nbuf_queue_next(temp_nbuf);
  3267. }
  3268. qdf_mem_copy(dst_nbuf_data, src_nbuf_data, copy_len);
  3269. dst_nbuf_data += copy_len;
  3270. }
  3271. qdf_nbuf_set_len(dst_nbuf, nbuf_len);
  3272. /* copy is done, free original nbuf */
  3273. qdf_nbuf_free(nbuf);
  3274. return dst_nbuf;
  3275. }
  3276. qdf_nbuf_t dp_ipa_handle_rx_reo_reinject(struct dp_soc *soc, qdf_nbuf_t nbuf)
  3277. {
  3278. if (!wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  3279. return nbuf;
  3280. /* WLAN IPA is run-time disabled */
  3281. if (!qdf_atomic_read(&soc->ipa_pipes_enabled))
  3282. return nbuf;
  3283. if (!qdf_nbuf_is_frag(nbuf))
  3284. return nbuf;
  3285. /* linearize skb for IPA */
  3286. return dp_ipa_frag_nbuf_linearize(soc, nbuf);
  3287. }
  3288. QDF_STATUS dp_ipa_tx_buf_smmu_mapping(
  3289. struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  3290. const char *func, uint32_t line)
  3291. {
  3292. QDF_STATUS ret;
  3293. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3294. struct dp_pdev *pdev =
  3295. dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  3296. if (!pdev) {
  3297. dp_err("%s invalid instance", __func__);
  3298. return QDF_STATUS_E_FAILURE;
  3299. }
  3300. if (!qdf_mem_smmu_s1_enabled(soc->osdev)) {
  3301. dp_debug("SMMU S1 disabled");
  3302. return QDF_STATUS_SUCCESS;
  3303. }
  3304. ret = __dp_ipa_tx_buf_smmu_mapping(soc, pdev, true, func, line);
  3305. if (ret)
  3306. return ret;
  3307. ret = dp_ipa_tx_alt_buf_smmu_mapping(soc, pdev, true, func, line);
  3308. if (ret)
  3309. __dp_ipa_tx_buf_smmu_mapping(soc, pdev, false, func, line);
  3310. return ret;
  3311. }
  3312. QDF_STATUS dp_ipa_tx_buf_smmu_unmapping(
  3313. struct cdp_soc_t *soc_hdl, uint8_t pdev_id, const char *func,
  3314. uint32_t line)
  3315. {
  3316. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3317. struct dp_pdev *pdev =
  3318. dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  3319. if (!pdev) {
  3320. dp_err("%s invalid instance", __func__);
  3321. return QDF_STATUS_E_FAILURE;
  3322. }
  3323. if (!qdf_mem_smmu_s1_enabled(soc->osdev)) {
  3324. dp_debug("SMMU S1 disabled");
  3325. return QDF_STATUS_SUCCESS;
  3326. }
  3327. if (__dp_ipa_tx_buf_smmu_mapping(soc, pdev, false, func, line) ||
  3328. dp_ipa_tx_alt_buf_smmu_mapping(soc, pdev, false, func, line))
  3329. return QDF_STATUS_E_FAILURE;
  3330. return QDF_STATUS_SUCCESS;
  3331. }
  3332. #ifdef IPA_WDS_EASYMESH_FEATURE
  3333. QDF_STATUS dp_ipa_ast_create(struct cdp_soc_t *soc_hdl,
  3334. qdf_ipa_ast_info_type_t *data)
  3335. {
  3336. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3337. uint8_t *rx_tlv_hdr;
  3338. struct dp_peer *peer;
  3339. struct hal_rx_msdu_metadata msdu_metadata;
  3340. qdf_ipa_ast_info_type_t *ast_info;
  3341. if (!data) {
  3342. dp_err("Data is NULL !!!");
  3343. return QDF_STATUS_E_FAILURE;
  3344. }
  3345. ast_info = data;
  3346. rx_tlv_hdr = qdf_nbuf_data(ast_info->skb);
  3347. peer = dp_peer_get_ref_by_id(soc, ast_info->ta_peer_id,
  3348. DP_MOD_ID_IPA);
  3349. if (!peer) {
  3350. dp_err("Peer is NULL !!!!");
  3351. return QDF_STATUS_E_FAILURE;
  3352. }
  3353. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  3354. dp_rx_ipa_wds_srcport_learn(soc, peer, ast_info->skb, msdu_metadata,
  3355. ast_info->mac_addr_ad4_valid,
  3356. ast_info->first_msdu_in_mpdu_flag);
  3357. dp_peer_unref_delete(peer, DP_MOD_ID_IPA);
  3358. return QDF_STATUS_SUCCESS;
  3359. }
  3360. #endif
  3361. #ifdef QCA_ENHANCED_STATS_SUPPORT
  3362. QDF_STATUS dp_ipa_update_peer_rx_stats(struct cdp_soc_t *soc,
  3363. uint8_t vdev_id, uint8_t *peer_mac,
  3364. qdf_nbuf_t nbuf)
  3365. {
  3366. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  3367. peer_mac, 0, vdev_id,
  3368. DP_MOD_ID_IPA);
  3369. struct dp_txrx_peer *txrx_peer;
  3370. uint8_t da_is_bcmc;
  3371. qdf_ether_header_t *eh;
  3372. if (!peer)
  3373. return QDF_STATUS_E_FAILURE;
  3374. txrx_peer = dp_get_txrx_peer(peer);
  3375. if (!txrx_peer) {
  3376. dp_peer_unref_delete(peer, DP_MOD_ID_IPA);
  3377. return QDF_STATUS_E_FAILURE;
  3378. }
  3379. da_is_bcmc = ((uint8_t)nbuf->cb[1]) & 0x2;
  3380. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  3381. if (da_is_bcmc) {
  3382. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.multicast, 1,
  3383. qdf_nbuf_len(nbuf), 0);
  3384. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost))
  3385. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.bcast,
  3386. 1, qdf_nbuf_len(nbuf), 0);
  3387. }
  3388. dp_peer_unref_delete(peer, DP_MOD_ID_IPA);
  3389. return QDF_STATUS_SUCCESS;
  3390. }
  3391. void
  3392. dp_peer_aggregate_tid_stats(struct dp_peer *peer)
  3393. {
  3394. uint8_t i = 0;
  3395. struct dp_rx_tid *rx_tid = NULL;
  3396. struct cdp_pkt_info rx_total = {0};
  3397. struct dp_txrx_peer *txrx_peer = NULL;
  3398. if (!peer->rx_tid)
  3399. return;
  3400. txrx_peer = dp_get_txrx_peer(peer);
  3401. if (!txrx_peer)
  3402. return;
  3403. for (i = 0; i < DP_MAX_TIDS; i++) {
  3404. rx_tid = &peer->rx_tid[i];
  3405. rx_total.num += rx_tid->rx_msdu_cnt.num;
  3406. rx_total.bytes += rx_tid->rx_msdu_cnt.bytes;
  3407. }
  3408. DP_PEER_PER_PKT_STATS_UPD(txrx_peer, rx.rx_total.num,
  3409. rx_total.num, 0);
  3410. DP_PEER_PER_PKT_STATS_UPD(txrx_peer, rx.rx_total.bytes,
  3411. rx_total.bytes, 0);
  3412. }
  3413. /**
  3414. * dp_ipa_update_vdev_stats(): update vdev stats
  3415. * @soc: soc handle
  3416. * @srcobj: DP_PEER object
  3417. * @arg: point to vdev stats structure
  3418. *
  3419. * Return: void
  3420. */
  3421. static inline
  3422. void dp_ipa_update_vdev_stats(struct dp_soc *soc, struct dp_peer *srcobj,
  3423. void *arg)
  3424. {
  3425. dp_peer_aggregate_tid_stats(srcobj);
  3426. dp_update_vdev_stats(soc, srcobj, arg);
  3427. }
  3428. /**
  3429. * dp_ipa_aggregate_vdev_stats - Aggregate vdev_stats
  3430. * @vdev: Data path vdev
  3431. * @vdev_stats: buffer to hold vdev stats
  3432. *
  3433. * Return: void
  3434. */
  3435. static inline
  3436. void dp_ipa_aggregate_vdev_stats(struct dp_vdev *vdev,
  3437. struct cdp_vdev_stats *vdev_stats)
  3438. {
  3439. struct dp_soc *soc = NULL;
  3440. if (!vdev || !vdev->pdev)
  3441. return;
  3442. soc = vdev->pdev->soc;
  3443. dp_update_vdev_ingress_stats(vdev);
  3444. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  3445. dp_vdev_iterate_peer(vdev, dp_ipa_update_vdev_stats, vdev_stats,
  3446. DP_MOD_ID_GENERIC_STATS);
  3447. dp_update_vdev_rate_stats(vdev_stats, &vdev->stats);
  3448. vdev_stats->tx.ucast.num = vdev_stats->tx.tx_ucast_total.num;
  3449. vdev_stats->tx.ucast.bytes = vdev_stats->tx.tx_ucast_total.bytes;
  3450. vdev_stats->tx.tx_success.num = vdev_stats->tx.tx_ucast_success.num;
  3451. vdev_stats->tx.tx_success.bytes = vdev_stats->tx.tx_ucast_success.bytes;
  3452. if (vdev_stats->rx.rx_total.num >= vdev_stats->rx.multicast.num)
  3453. vdev_stats->rx.unicast.num = vdev_stats->rx.rx_total.num -
  3454. vdev_stats->rx.multicast.num;
  3455. if (vdev_stats->rx.rx_total.bytes >= vdev_stats->rx.multicast.bytes)
  3456. vdev_stats->rx.unicast.bytes = vdev_stats->rx.rx_total.bytes -
  3457. vdev_stats->rx.multicast.bytes;
  3458. vdev_stats->rx.to_stack.num = vdev_stats->rx.rx_total.num;
  3459. vdev_stats->rx.to_stack.bytes = vdev_stats->rx.rx_total.bytes;
  3460. }
  3461. /**
  3462. * dp_ipa_aggregate_pdev_stats - Aggregate pdev stats
  3463. * @pdev: Data path pdev
  3464. *
  3465. * Return: void
  3466. */
  3467. static inline
  3468. void dp_ipa_aggregate_pdev_stats(struct dp_pdev *pdev)
  3469. {
  3470. struct dp_vdev *vdev = NULL;
  3471. struct dp_soc *soc;
  3472. struct cdp_vdev_stats *vdev_stats =
  3473. qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  3474. if (!vdev_stats) {
  3475. dp_err("%pK: DP alloc failure - unable to get alloc vdev stats",
  3476. pdev->soc);
  3477. return;
  3478. }
  3479. soc = pdev->soc;
  3480. qdf_mem_zero(&pdev->stats.tx, sizeof(pdev->stats.tx));
  3481. qdf_mem_zero(&pdev->stats.rx, sizeof(pdev->stats.rx));
  3482. qdf_mem_zero(&pdev->stats.tx_i, sizeof(pdev->stats.tx_i));
  3483. qdf_mem_zero(&pdev->stats.rx_i, sizeof(pdev->stats.rx_i));
  3484. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3485. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3486. dp_ipa_aggregate_vdev_stats(vdev, vdev_stats);
  3487. dp_update_pdev_stats(pdev, vdev_stats);
  3488. dp_update_pdev_ingress_stats(pdev, vdev);
  3489. }
  3490. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3491. qdf_mem_free(vdev_stats);
  3492. }
  3493. /**
  3494. * dp_ipa_get_peer_stats - Get peer stats
  3495. * @peer: Data path peer
  3496. * @peer_stats: buffer to hold peer stats
  3497. *
  3498. * Return: void
  3499. */
  3500. static
  3501. void dp_ipa_get_peer_stats(struct dp_peer *peer,
  3502. struct cdp_peer_stats *peer_stats)
  3503. {
  3504. dp_peer_aggregate_tid_stats(peer);
  3505. dp_get_peer_stats(peer, peer_stats);
  3506. peer_stats->tx.tx_success.num =
  3507. peer_stats->tx.tx_ucast_success.num;
  3508. peer_stats->tx.tx_success.bytes =
  3509. peer_stats->tx.tx_ucast_success.bytes;
  3510. peer_stats->tx.ucast.num =
  3511. peer_stats->tx.tx_ucast_total.num;
  3512. peer_stats->tx.ucast.bytes =
  3513. peer_stats->tx.tx_ucast_total.bytes;
  3514. if (peer_stats->rx.rx_total.num >= peer_stats->rx.multicast.num)
  3515. peer_stats->rx.unicast.num = peer_stats->rx.rx_total.num -
  3516. peer_stats->rx.multicast.num;
  3517. if (peer_stats->rx.rx_total.bytes >= peer_stats->rx.multicast.bytes)
  3518. peer_stats->rx.unicast.bytes = peer_stats->rx.rx_total.bytes -
  3519. peer_stats->rx.multicast.bytes;
  3520. }
  3521. QDF_STATUS
  3522. dp_ipa_txrx_get_pdev_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  3523. struct cdp_pdev_stats *pdev_stats)
  3524. {
  3525. struct dp_pdev *pdev =
  3526. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  3527. pdev_id);
  3528. if (!pdev)
  3529. return QDF_STATUS_E_FAILURE;
  3530. dp_ipa_aggregate_pdev_stats(pdev);
  3531. qdf_mem_copy(pdev_stats, &pdev->stats, sizeof(struct cdp_pdev_stats));
  3532. return QDF_STATUS_SUCCESS;
  3533. }
  3534. int dp_ipa_txrx_get_vdev_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  3535. void *buf, bool is_aggregate)
  3536. {
  3537. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3538. struct cdp_vdev_stats *vdev_stats;
  3539. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  3540. DP_MOD_ID_IPA);
  3541. if (!vdev)
  3542. return 1;
  3543. vdev_stats = (struct cdp_vdev_stats *)buf;
  3544. dp_ipa_aggregate_vdev_stats(vdev, buf);
  3545. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_IPA);
  3546. return 0;
  3547. }
  3548. QDF_STATUS dp_ipa_txrx_get_peer_stats(struct cdp_soc_t *soc, uint8_t vdev_id,
  3549. uint8_t *peer_mac,
  3550. struct cdp_peer_stats *peer_stats)
  3551. {
  3552. struct dp_peer *peer = NULL;
  3553. struct cdp_peer_info peer_info = { 0 };
  3554. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac, false,
  3555. CDP_WILD_PEER_TYPE);
  3556. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  3557. DP_MOD_ID_IPA);
  3558. qdf_mem_zero(peer_stats, sizeof(struct cdp_peer_stats));
  3559. if (!peer)
  3560. return QDF_STATUS_E_FAILURE;
  3561. dp_ipa_get_peer_stats(peer, peer_stats);
  3562. dp_peer_unref_delete(peer, DP_MOD_ID_IPA);
  3563. return QDF_STATUS_SUCCESS;
  3564. }
  3565. #endif
  3566. /**
  3567. * dp_ipa_get_wdi_version() - Get WDI version
  3568. * @soc_hdl: data path soc handle
  3569. * @wdi_ver: Out parameter for wdi version
  3570. *
  3571. * Get WDI version based on soc arch
  3572. *
  3573. * Return: None
  3574. */
  3575. void dp_ipa_get_wdi_version(struct cdp_soc_t *soc_hdl, uint8_t *wdi_ver)
  3576. {
  3577. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3578. if (soc->arch_ops.ipa_get_wdi_ver)
  3579. soc->arch_ops.ipa_get_wdi_ver(wdi_ver);
  3580. else
  3581. *wdi_ver = IPA_WDI_3;
  3582. }
  3583. #endif