dp_rx.h 56 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #ifndef _DP_RX_H
  19. #define _DP_RX_H
  20. #include "hal_rx.h"
  21. #include "dp_peer.h"
  22. #include "dp_internal.h"
  23. #ifdef RXDMA_OPTIMIZATION
  24. #ifndef RX_DATA_BUFFER_ALIGNMENT
  25. #define RX_DATA_BUFFER_ALIGNMENT 128
  26. #endif
  27. #ifndef RX_MONITOR_BUFFER_ALIGNMENT
  28. #define RX_MONITOR_BUFFER_ALIGNMENT 128
  29. #endif
  30. #else /* RXDMA_OPTIMIZATION */
  31. #define RX_DATA_BUFFER_ALIGNMENT 4
  32. #define RX_MONITOR_BUFFER_ALIGNMENT 4
  33. #endif /* RXDMA_OPTIMIZATION */
  34. #ifdef QCA_HOST2FW_RXBUF_RING
  35. #define DP_WBM2SW_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW1_BM(sw0_bm_id)
  36. /* RBM value used for re-injecting defragmented packets into REO */
  37. #define DP_DEFRAG_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW3_BM(sw0_bm_id)
  38. #else
  39. #define DP_WBM2SW_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW3_BM(sw0_bm_id)
  40. #define DP_DEFRAG_RBM(sw0_bm_id) DP_WBM2SW_RBM(sw0_bm_id)
  41. #endif /* QCA_HOST2FW_RXBUF_RING */
  42. #define RX_BUFFER_RESERVATION 0
  43. #define DP_PEER_METADATA_PEER_ID_MASK 0x0000ffff
  44. #define DP_PEER_METADATA_PEER_ID_SHIFT 0
  45. #define DP_PEER_METADATA_VDEV_ID_MASK 0x003f0000
  46. #define DP_PEER_METADATA_VDEV_ID_SHIFT 16
  47. #define DP_PEER_METADATA_OFFLOAD_MASK 0x01000000
  48. #define DP_PEER_METADATA_OFFLOAD_SHIFT 24
  49. #define DP_DEFAULT_NOISEFLOOR (-96)
  50. #define DP_PEER_METADATA_PEER_ID_GET(_peer_metadata) \
  51. (((_peer_metadata) & DP_PEER_METADATA_PEER_ID_MASK) \
  52. >> DP_PEER_METADATA_PEER_ID_SHIFT)
  53. #define DP_PEER_METADATA_VDEV_ID_GET(_peer_metadata) \
  54. (((_peer_metadata) & DP_PEER_METADATA_VDEV_ID_MASK) \
  55. >> DP_PEER_METADATA_VDEV_ID_SHIFT)
  56. #define DP_PEER_METADATA_OFFLOAD_GET(_peer_metadata) \
  57. (((_peer_metadata) & DP_PEER_METADATA_OFFLOAD_MASK) \
  58. >> DP_PEER_METADATA_OFFLOAD_SHIFT)
  59. #define DP_RX_DESC_MAGIC 0xdec0de
  60. #define dp_rx_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX, params)
  61. #define dp_rx_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX, params)
  62. #define dp_rx_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX, params)
  63. #define dp_rx_info(params...) \
  64. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX, ## params)
  65. #define dp_rx_info_rl(params...) \
  66. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX, ## params)
  67. #define dp_rx_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX, params)
  68. /**
  69. * enum dp_rx_desc_state
  70. *
  71. * @RX_DESC_REPLENISH: rx desc replenished
  72. * @RX_DESC_FREELIST: rx desc in freelist
  73. */
  74. enum dp_rx_desc_state {
  75. RX_DESC_REPLENISHED,
  76. RX_DESC_IN_FREELIST,
  77. };
  78. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  79. /**
  80. * struct dp_rx_desc_dbg_info
  81. *
  82. * @freelist_caller: name of the function that put the
  83. * the rx desc in freelist
  84. * @freelist_ts: timestamp when the rx desc is put in
  85. * a freelist
  86. * @replenish_caller: name of the function that last
  87. * replenished the rx desc
  88. * @replenish_ts: last replenish timestamp
  89. * @prev_nbuf: previous nbuf info
  90. * @prev_nbuf_data_addr: previous nbuf data address
  91. */
  92. struct dp_rx_desc_dbg_info {
  93. char freelist_caller[QDF_MEM_FUNC_NAME_SIZE];
  94. uint64_t freelist_ts;
  95. char replenish_caller[QDF_MEM_FUNC_NAME_SIZE];
  96. uint64_t replenish_ts;
  97. qdf_nbuf_t prev_nbuf;
  98. uint8_t *prev_nbuf_data_addr;
  99. };
  100. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  101. /**
  102. * struct dp_rx_desc
  103. *
  104. * @nbuf : VA of the "skb" posted
  105. * @rx_buf_start : VA of the original Rx buffer, before
  106. * movement of any skb->data pointer
  107. * @paddr_buf_start : PA of the original Rx buffer, before
  108. * movement of any frag pointer
  109. * @cookie : index into the sw array which holds
  110. * the sw Rx descriptors
  111. * Cookie space is 21 bits:
  112. * lower 18 bits -- index
  113. * upper 3 bits -- pool_id
  114. * @pool_id : pool Id for which this allocated.
  115. * Can only be used if there is no flow
  116. * steering
  117. * @in_use rx_desc is in use
  118. * @unmapped used to mark rx_desc an unmapped if the corresponding
  119. * nbuf is already unmapped
  120. * @in_err_state : Nbuf sanity failed for this descriptor.
  121. * @nbuf_data_addr : VA of nbuf data posted
  122. */
  123. struct dp_rx_desc {
  124. qdf_nbuf_t nbuf;
  125. uint8_t *rx_buf_start;
  126. qdf_dma_addr_t paddr_buf_start;
  127. uint32_t cookie;
  128. uint8_t pool_id;
  129. #ifdef RX_DESC_DEBUG_CHECK
  130. uint32_t magic;
  131. uint8_t *nbuf_data_addr;
  132. struct dp_rx_desc_dbg_info *dbg_info;
  133. #endif
  134. uint8_t in_use:1,
  135. unmapped:1,
  136. in_err_state:1;
  137. };
  138. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  139. #ifdef ATH_RX_PRI_SAVE
  140. #define DP_RX_TID_SAVE(_nbuf, _tid) \
  141. (qdf_nbuf_set_priority(_nbuf, _tid))
  142. #else
  143. #define DP_RX_TID_SAVE(_nbuf, _tid)
  144. #endif
  145. /* RX Descriptor Multi Page memory alloc related */
  146. #define DP_RX_DESC_OFFSET_NUM_BITS 8
  147. #define DP_RX_DESC_PAGE_ID_NUM_BITS 8
  148. #define DP_RX_DESC_POOL_ID_NUM_BITS 4
  149. #define DP_RX_DESC_PAGE_ID_SHIFT DP_RX_DESC_OFFSET_NUM_BITS
  150. #define DP_RX_DESC_POOL_ID_SHIFT \
  151. (DP_RX_DESC_OFFSET_NUM_BITS + DP_RX_DESC_PAGE_ID_NUM_BITS)
  152. #define RX_DESC_MULTI_PAGE_COOKIE_POOL_ID_MASK \
  153. (((1 << DP_RX_DESC_POOL_ID_NUM_BITS) - 1) << DP_RX_DESC_POOL_ID_SHIFT)
  154. #define RX_DESC_MULTI_PAGE_COOKIE_PAGE_ID_MASK \
  155. (((1 << DP_RX_DESC_PAGE_ID_NUM_BITS) - 1) << \
  156. DP_RX_DESC_PAGE_ID_SHIFT)
  157. #define RX_DESC_MULTI_PAGE_COOKIE_OFFSET_MASK \
  158. ((1 << DP_RX_DESC_OFFSET_NUM_BITS) - 1)
  159. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(_cookie) \
  160. (((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_POOL_ID_MASK) >> \
  161. DP_RX_DESC_POOL_ID_SHIFT)
  162. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(_cookie) \
  163. (((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_PAGE_ID_MASK) >> \
  164. DP_RX_DESC_PAGE_ID_SHIFT)
  165. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(_cookie) \
  166. ((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_OFFSET_MASK)
  167. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  168. #define RX_DESC_COOKIE_INDEX_SHIFT 0
  169. #define RX_DESC_COOKIE_INDEX_MASK 0x3ffff /* 18 bits */
  170. #define RX_DESC_COOKIE_POOL_ID_SHIFT 18
  171. #define RX_DESC_COOKIE_POOL_ID_MASK 0x1c0000
  172. #define DP_RX_DESC_COOKIE_MAX \
  173. (RX_DESC_COOKIE_INDEX_MASK | RX_DESC_COOKIE_POOL_ID_MASK)
  174. #define DP_RX_DESC_COOKIE_POOL_ID_GET(_cookie) \
  175. (((_cookie) & RX_DESC_COOKIE_POOL_ID_MASK) >> \
  176. RX_DESC_COOKIE_POOL_ID_SHIFT)
  177. #define DP_RX_DESC_COOKIE_INDEX_GET(_cookie) \
  178. (((_cookie) & RX_DESC_COOKIE_INDEX_MASK) >> \
  179. RX_DESC_COOKIE_INDEX_SHIFT)
  180. #define dp_rx_add_to_free_desc_list(head, tail, new) \
  181. __dp_rx_add_to_free_desc_list(head, tail, new, __func__)
  182. #define dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool, \
  183. num_buffers, desc_list, tail) \
  184. __dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool, \
  185. num_buffers, desc_list, tail, __func__)
  186. #ifdef DP_RX_SPECIAL_FRAME_NEED
  187. /**
  188. * dp_rx_is_special_frame() - check is RX frame special needed
  189. *
  190. * @nbuf: RX skb pointer
  191. * @frame_mask: the mask for speical frame needed
  192. *
  193. * Check is RX frame wanted matched with mask
  194. *
  195. * Return: true - special frame needed, false - no
  196. */
  197. static inline
  198. bool dp_rx_is_special_frame(qdf_nbuf_t nbuf, uint32_t frame_mask)
  199. {
  200. if (((frame_mask & FRAME_MASK_IPV4_ARP) &&
  201. qdf_nbuf_is_ipv4_arp_pkt(nbuf)) ||
  202. ((frame_mask & FRAME_MASK_IPV4_DHCP) &&
  203. qdf_nbuf_is_ipv4_dhcp_pkt(nbuf)) ||
  204. ((frame_mask & FRAME_MASK_IPV4_EAPOL) &&
  205. qdf_nbuf_is_ipv4_eapol_pkt(nbuf)) ||
  206. ((frame_mask & FRAME_MASK_IPV6_DHCP) &&
  207. qdf_nbuf_is_ipv6_dhcp_pkt(nbuf)))
  208. return true;
  209. return false;
  210. }
  211. /**
  212. * dp_rx_deliver_special_frame() - Deliver the RX special frame to stack
  213. * if matches mask
  214. *
  215. * @soc: Datapath soc handler
  216. * @peer: pointer to DP peer
  217. * @nbuf: pointer to the skb of RX frame
  218. * @frame_mask: the mask for speical frame needed
  219. * @rx_tlv_hdr: start of rx tlv header
  220. *
  221. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  222. * single nbuf is expected.
  223. *
  224. * return: true - nbuf has been delivered to stack, false - not.
  225. */
  226. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_peer *peer,
  227. qdf_nbuf_t nbuf, uint32_t frame_mask,
  228. uint8_t *rx_tlv_hdr);
  229. #else
  230. static inline
  231. bool dp_rx_is_special_frame(qdf_nbuf_t nbuf, uint32_t frame_mask)
  232. {
  233. return false;
  234. }
  235. static inline
  236. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_peer *peer,
  237. qdf_nbuf_t nbuf, uint32_t frame_mask,
  238. uint8_t *rx_tlv_hdr)
  239. {
  240. return false;
  241. }
  242. #endif
  243. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  244. #ifdef DP_RX_DISABLE_NDI_MDNS_FORWARDING
  245. static inline
  246. bool dp_rx_check_ndi_mdns_fwding(struct dp_peer *ta_peer, qdf_nbuf_t nbuf)
  247. {
  248. if (ta_peer->vdev->opmode == wlan_op_mode_ndi &&
  249. qdf_nbuf_is_ipv6_mdns_pkt(nbuf)) {
  250. DP_STATS_INC(ta_peer, rx.intra_bss.mdns_no_fwd, 1);
  251. return false;
  252. }
  253. return true;
  254. }
  255. #else
  256. static inline
  257. bool dp_rx_check_ndi_mdns_fwding(struct dp_peer *ta_peer, qdf_nbuf_t nbuf)
  258. {
  259. return true;
  260. }
  261. #endif
  262. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  263. /* DOC: Offset to obtain LLC hdr
  264. *
  265. * In the case of Wifi parse error
  266. * to reach LLC header from beginning
  267. * of VLAN tag we need to skip 8 bytes.
  268. * Vlan_tag(4)+length(2)+length added
  269. * by HW(2) = 8 bytes.
  270. */
  271. #define DP_SKIP_VLAN 8
  272. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  273. /**
  274. * struct dp_rx_cached_buf - rx cached buffer
  275. * @list: linked list node
  276. * @buf: skb buffer
  277. */
  278. struct dp_rx_cached_buf {
  279. qdf_list_node_t node;
  280. qdf_nbuf_t buf;
  281. };
  282. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  283. /*
  284. *dp_rx_xor_block() - xor block of data
  285. *@b: destination data block
  286. *@a: source data block
  287. *@len: length of the data to process
  288. *
  289. *Returns: None
  290. */
  291. static inline void dp_rx_xor_block(uint8_t *b, const uint8_t *a, qdf_size_t len)
  292. {
  293. qdf_size_t i;
  294. for (i = 0; i < len; i++)
  295. b[i] ^= a[i];
  296. }
  297. /*
  298. *dp_rx_rotl() - rotate the bits left
  299. *@val: unsigned integer input value
  300. *@bits: number of bits
  301. *
  302. *Returns: Integer with left rotated by number of 'bits'
  303. */
  304. static inline uint32_t dp_rx_rotl(uint32_t val, int bits)
  305. {
  306. return (val << bits) | (val >> (32 - bits));
  307. }
  308. /*
  309. *dp_rx_rotr() - rotate the bits right
  310. *@val: unsigned integer input value
  311. *@bits: number of bits
  312. *
  313. *Returns: Integer with right rotated by number of 'bits'
  314. */
  315. static inline uint32_t dp_rx_rotr(uint32_t val, int bits)
  316. {
  317. return (val >> bits) | (val << (32 - bits));
  318. }
  319. /*
  320. * dp_set_rx_queue() - set queue_mapping in skb
  321. * @nbuf: skb
  322. * @queue_id: rx queue_id
  323. *
  324. * Return: void
  325. */
  326. #ifdef QCA_OL_RX_MULTIQ_SUPPORT
  327. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  328. {
  329. qdf_nbuf_record_rx_queue(nbuf, queue_id);
  330. return;
  331. }
  332. #else
  333. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  334. {
  335. }
  336. #endif
  337. /*
  338. *dp_rx_xswap() - swap the bits left
  339. *@val: unsigned integer input value
  340. *
  341. *Returns: Integer with bits swapped
  342. */
  343. static inline uint32_t dp_rx_xswap(uint32_t val)
  344. {
  345. return ((val & 0x00ff00ff) << 8) | ((val & 0xff00ff00) >> 8);
  346. }
  347. /*
  348. *dp_rx_get_le32_split() - get little endian 32 bits split
  349. *@b0: byte 0
  350. *@b1: byte 1
  351. *@b2: byte 2
  352. *@b3: byte 3
  353. *
  354. *Returns: Integer with split little endian 32 bits
  355. */
  356. static inline uint32_t dp_rx_get_le32_split(uint8_t b0, uint8_t b1, uint8_t b2,
  357. uint8_t b3)
  358. {
  359. return b0 | (b1 << 8) | (b2 << 16) | (b3 << 24);
  360. }
  361. /*
  362. *dp_rx_get_le32() - get little endian 32 bits
  363. *@b0: byte 0
  364. *@b1: byte 1
  365. *@b2: byte 2
  366. *@b3: byte 3
  367. *
  368. *Returns: Integer with little endian 32 bits
  369. */
  370. static inline uint32_t dp_rx_get_le32(const uint8_t *p)
  371. {
  372. return dp_rx_get_le32_split(p[0], p[1], p[2], p[3]);
  373. }
  374. /*
  375. * dp_rx_put_le32() - put little endian 32 bits
  376. * @p: destination char array
  377. * @v: source 32-bit integer
  378. *
  379. * Returns: None
  380. */
  381. static inline void dp_rx_put_le32(uint8_t *p, uint32_t v)
  382. {
  383. p[0] = (v) & 0xff;
  384. p[1] = (v >> 8) & 0xff;
  385. p[2] = (v >> 16) & 0xff;
  386. p[3] = (v >> 24) & 0xff;
  387. }
  388. /* Extract michal mic block of data */
  389. #define dp_rx_michael_block(l, r) \
  390. do { \
  391. r ^= dp_rx_rotl(l, 17); \
  392. l += r; \
  393. r ^= dp_rx_xswap(l); \
  394. l += r; \
  395. r ^= dp_rx_rotl(l, 3); \
  396. l += r; \
  397. r ^= dp_rx_rotr(l, 2); \
  398. l += r; \
  399. } while (0)
  400. /**
  401. * struct dp_rx_desc_list_elem_t
  402. *
  403. * @next : Next pointer to form free list
  404. * @rx_desc : DP Rx descriptor
  405. */
  406. union dp_rx_desc_list_elem_t {
  407. union dp_rx_desc_list_elem_t *next;
  408. struct dp_rx_desc rx_desc;
  409. };
  410. #ifdef RX_DESC_MULTI_PAGE_ALLOC
  411. /**
  412. * dp_rx_desc_find() - find dp rx descriptor from page ID and offset
  413. * @page_id: Page ID
  414. * @offset: Offset of the descriptor element
  415. *
  416. * Return: RX descriptor element
  417. */
  418. union dp_rx_desc_list_elem_t *dp_rx_desc_find(uint16_t page_id, uint16_t offset,
  419. struct rx_desc_pool *rx_pool);
  420. static inline
  421. struct dp_rx_desc *dp_get_rx_desc_from_cookie(struct dp_soc *soc,
  422. struct rx_desc_pool *pool,
  423. uint32_t cookie)
  424. {
  425. uint8_t pool_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(cookie);
  426. uint16_t page_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(cookie);
  427. uint8_t offset = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(cookie);
  428. struct rx_desc_pool *rx_desc_pool;
  429. union dp_rx_desc_list_elem_t *rx_desc_elem;
  430. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  431. return NULL;
  432. rx_desc_pool = &pool[pool_id];
  433. rx_desc_elem = (union dp_rx_desc_list_elem_t *)
  434. (rx_desc_pool->desc_pages.cacheable_pages[page_id] +
  435. rx_desc_pool->elem_size * offset);
  436. return &rx_desc_elem->rx_desc;
  437. }
  438. /**
  439. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  440. * the Rx descriptor on Rx DMA source ring buffer
  441. * @soc: core txrx main context
  442. * @cookie: cookie used to lookup virtual address
  443. *
  444. * Return: Pointer to the Rx descriptor
  445. */
  446. static inline
  447. struct dp_rx_desc *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc,
  448. uint32_t cookie)
  449. {
  450. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_buf[0], cookie);
  451. }
  452. /**
  453. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  454. * the Rx descriptor on monitor ring buffer
  455. * @soc: core txrx main context
  456. * @cookie: cookie used to lookup virtual address
  457. *
  458. * Return: Pointer to the Rx descriptor
  459. */
  460. static inline
  461. struct dp_rx_desc *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc,
  462. uint32_t cookie)
  463. {
  464. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_mon[0], cookie);
  465. }
  466. /**
  467. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  468. * the Rx descriptor on monitor status ring buffer
  469. * @soc: core txrx main context
  470. * @cookie: cookie used to lookup virtual address
  471. *
  472. * Return: Pointer to the Rx descriptor
  473. */
  474. static inline
  475. struct dp_rx_desc *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc,
  476. uint32_t cookie)
  477. {
  478. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_status[0], cookie);
  479. }
  480. #else
  481. void dp_rx_desc_pool_init(struct dp_soc *soc, uint32_t pool_id,
  482. uint32_t pool_size,
  483. struct rx_desc_pool *rx_desc_pool);
  484. /**
  485. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  486. * the Rx descriptor on Rx DMA source ring buffer
  487. * @soc: core txrx main context
  488. * @cookie: cookie used to lookup virtual address
  489. *
  490. * Return: void *: Virtual Address of the Rx descriptor
  491. */
  492. static inline
  493. void *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc, uint32_t cookie)
  494. {
  495. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  496. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  497. struct rx_desc_pool *rx_desc_pool;
  498. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  499. return NULL;
  500. rx_desc_pool = &soc->rx_desc_buf[pool_id];
  501. if (qdf_unlikely(index >= rx_desc_pool->pool_size))
  502. return NULL;
  503. return &rx_desc_pool->array[index].rx_desc;
  504. }
  505. /**
  506. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  507. * the Rx descriptor on monitor ring buffer
  508. * @soc: core txrx main context
  509. * @cookie: cookie used to lookup virtual address
  510. *
  511. * Return: void *: Virtual Address of the Rx descriptor
  512. */
  513. static inline
  514. void *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc, uint32_t cookie)
  515. {
  516. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  517. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  518. /* TODO */
  519. /* Add sanity for pool_id & index */
  520. return &(soc->rx_desc_mon[pool_id].array[index].rx_desc);
  521. }
  522. /**
  523. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  524. * the Rx descriptor on monitor status ring buffer
  525. * @soc: core txrx main context
  526. * @cookie: cookie used to lookup virtual address
  527. *
  528. * Return: void *: Virtual Address of the Rx descriptor
  529. */
  530. static inline
  531. void *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc, uint32_t cookie)
  532. {
  533. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  534. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  535. /* TODO */
  536. /* Add sanity for pool_id & index */
  537. return &(soc->rx_desc_status[pool_id].array[index].rx_desc);
  538. }
  539. #endif /* RX_DESC_MULTI_PAGE_ALLOC */
  540. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  541. static inline bool dp_rx_check_ap_bridge(struct dp_vdev *vdev)
  542. {
  543. return vdev->ap_bridge_enabled;
  544. }
  545. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  546. static inline QDF_STATUS
  547. dp_rx_cookie_check_and_invalidate(hal_ring_desc_t ring_desc)
  548. {
  549. if (qdf_unlikely(HAL_RX_REO_BUF_COOKIE_INVALID_GET(ring_desc)))
  550. return QDF_STATUS_E_FAILURE;
  551. HAL_RX_REO_BUF_COOKIE_INVALID_SET(ring_desc);
  552. return QDF_STATUS_SUCCESS;
  553. }
  554. /**
  555. * dp_rx_cookie_reset_invalid_bit() - Reset the invalid bit of the cookie
  556. * field in ring descriptor
  557. * @ring_desc: ring descriptor
  558. *
  559. * Return: None
  560. */
  561. static inline void
  562. dp_rx_cookie_reset_invalid_bit(hal_ring_desc_t ring_desc)
  563. {
  564. HAL_RX_REO_BUF_COOKIE_INVALID_RESET(ring_desc);
  565. }
  566. #else
  567. static inline QDF_STATUS
  568. dp_rx_cookie_check_and_invalidate(hal_ring_desc_t ring_desc)
  569. {
  570. return QDF_STATUS_SUCCESS;
  571. }
  572. static inline void
  573. dp_rx_cookie_reset_invalid_bit(hal_ring_desc_t ring_desc)
  574. {
  575. }
  576. #endif
  577. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  578. QDF_STATUS dp_rx_desc_pool_is_allocated(struct rx_desc_pool *rx_desc_pool);
  579. QDF_STATUS dp_rx_desc_pool_alloc(struct dp_soc *soc,
  580. uint32_t pool_size,
  581. struct rx_desc_pool *rx_desc_pool);
  582. void dp_rx_desc_pool_init(struct dp_soc *soc, uint32_t pool_id,
  583. uint32_t pool_size,
  584. struct rx_desc_pool *rx_desc_pool);
  585. void dp_rx_add_desc_list_to_free_list(struct dp_soc *soc,
  586. union dp_rx_desc_list_elem_t **local_desc_list,
  587. union dp_rx_desc_list_elem_t **tail,
  588. uint16_t pool_id,
  589. struct rx_desc_pool *rx_desc_pool);
  590. uint16_t dp_rx_get_free_desc_list(struct dp_soc *soc, uint32_t pool_id,
  591. struct rx_desc_pool *rx_desc_pool,
  592. uint16_t num_descs,
  593. union dp_rx_desc_list_elem_t **desc_list,
  594. union dp_rx_desc_list_elem_t **tail);
  595. QDF_STATUS dp_rx_pdev_desc_pool_alloc(struct dp_pdev *pdev);
  596. void dp_rx_pdev_desc_pool_free(struct dp_pdev *pdev);
  597. QDF_STATUS dp_rx_pdev_desc_pool_init(struct dp_pdev *pdev);
  598. void dp_rx_pdev_desc_pool_deinit(struct dp_pdev *pdev);
  599. void dp_rx_desc_pool_deinit(struct dp_soc *soc,
  600. struct rx_desc_pool *rx_desc_pool,
  601. uint32_t pool_id);
  602. QDF_STATUS dp_rx_pdev_attach(struct dp_pdev *pdev);
  603. QDF_STATUS dp_rx_pdev_buffers_alloc(struct dp_pdev *pdev);
  604. void dp_rx_pdev_buffers_free(struct dp_pdev *pdev);
  605. void dp_rx_pdev_detach(struct dp_pdev *pdev);
  606. void dp_print_napi_stats(struct dp_soc *soc);
  607. /**
  608. * dp_rx_vdev_detach() - detach vdev from dp rx
  609. * @vdev: virtual device instance
  610. *
  611. * Return: QDF_STATUS_SUCCESS: success
  612. * QDF_STATUS_E_RESOURCES: Error return
  613. */
  614. QDF_STATUS dp_rx_vdev_detach(struct dp_vdev *vdev);
  615. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  616. uint32_t
  617. dp_rx_process(struct dp_intr *int_ctx, hal_ring_handle_t hal_ring_hdl,
  618. uint8_t reo_ring_num,
  619. uint32_t quota);
  620. /**
  621. * dp_rx_err_process() - Processes error frames routed to REO error ring
  622. * @int_ctx: pointer to DP interrupt context
  623. * @soc: core txrx main context
  624. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  625. * @quota: No. of units (packets) that can be serviced in one shot.
  626. *
  627. * This function implements error processing and top level demultiplexer
  628. * for all the frames routed to REO error ring.
  629. *
  630. * Return: uint32_t: No. of elements processed
  631. */
  632. uint32_t dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  633. hal_ring_handle_t hal_ring_hdl, uint32_t quota);
  634. /**
  635. * dp_rx_wbm_err_process() - Processes error frames routed to WBM release ring
  636. * @int_ctx: pointer to DP interrupt context
  637. * @soc: core txrx main context
  638. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  639. * @quota: No. of units (packets) that can be serviced in one shot.
  640. *
  641. * This function implements error processing and top level demultiplexer
  642. * for all the frames routed to WBM2HOST sw release ring.
  643. *
  644. * Return: uint32_t: No. of elements processed
  645. */
  646. uint32_t
  647. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  648. hal_ring_handle_t hal_ring_hdl, uint32_t quota);
  649. /**
  650. * dp_rx_sg_create() - create a frag_list for MSDUs which are spread across
  651. * multiple nbufs.
  652. * @soc: core txrx main context
  653. * @nbuf: pointer to the first msdu of an amsdu.
  654. *
  655. * This function implements the creation of RX frag_list for cases
  656. * where an MSDU is spread across multiple nbufs.
  657. *
  658. * Return: returns the head nbuf which contains complete frag_list.
  659. */
  660. qdf_nbuf_t dp_rx_sg_create(struct dp_soc *soc, qdf_nbuf_t nbuf);
  661. /*
  662. * dp_rx_desc_nbuf_and_pool_free() - free the sw rx desc pool called during
  663. * de-initialization of wifi module.
  664. *
  665. * @soc: core txrx main context
  666. * @pool_id: pool_id which is one of 3 mac_ids
  667. * @rx_desc_pool: rx descriptor pool pointer
  668. *
  669. * Return: None
  670. */
  671. void dp_rx_desc_nbuf_and_pool_free(struct dp_soc *soc, uint32_t pool_id,
  672. struct rx_desc_pool *rx_desc_pool);
  673. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  674. /*
  675. * dp_rx_desc_nbuf_free() - free the sw rx desc nbufs called during
  676. * de-initialization of wifi module.
  677. *
  678. * @soc: core txrx main context
  679. * @pool_id: pool_id which is one of 3 mac_ids
  680. * @rx_desc_pool: rx descriptor pool pointer
  681. *
  682. * Return: None
  683. */
  684. void dp_rx_desc_nbuf_free(struct dp_soc *soc,
  685. struct rx_desc_pool *rx_desc_pool);
  686. #ifdef DP_RX_MON_MEM_FRAG
  687. /*
  688. * dp_rx_desc_frag_free() - free the sw rx desc frag called during
  689. * de-initialization of wifi module.
  690. *
  691. * @soc: core txrx main context
  692. * @rx_desc_pool: rx descriptor pool pointer
  693. *
  694. * Return: None
  695. */
  696. void dp_rx_desc_frag_free(struct dp_soc *soc,
  697. struct rx_desc_pool *rx_desc_pool);
  698. #else
  699. static inline
  700. void dp_rx_desc_frag_free(struct dp_soc *soc,
  701. struct rx_desc_pool *rx_desc_pool)
  702. {
  703. }
  704. #endif
  705. /*
  706. * dp_rx_desc_pool_free() - free the sw rx desc array called during
  707. * de-initialization of wifi module.
  708. *
  709. * @soc: core txrx main context
  710. * @rx_desc_pool: rx descriptor pool pointer
  711. *
  712. * Return: None
  713. */
  714. void dp_rx_desc_pool_free(struct dp_soc *soc,
  715. struct rx_desc_pool *rx_desc_pool);
  716. void dp_rx_deliver_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf_list,
  717. struct dp_peer *peer);
  718. #ifdef RX_DESC_LOGGING
  719. /*
  720. * dp_rx_desc_alloc_dbg_info() - Alloc memory for rx descriptor debug
  721. * structure
  722. * @rx_desc: rx descriptor pointer
  723. *
  724. * Return: None
  725. */
  726. static inline
  727. void dp_rx_desc_alloc_dbg_info(struct dp_rx_desc *rx_desc)
  728. {
  729. rx_desc->dbg_info = qdf_mem_malloc(sizeof(struct dp_rx_desc_dbg_info));
  730. }
  731. /*
  732. * dp_rx_desc_free_dbg_info() - Free rx descriptor debug
  733. * structure memory
  734. * @rx_desc: rx descriptor pointer
  735. *
  736. * Return: None
  737. */
  738. static inline
  739. void dp_rx_desc_free_dbg_info(struct dp_rx_desc *rx_desc)
  740. {
  741. qdf_mem_free(rx_desc->dbg_info);
  742. }
  743. /*
  744. * dp_rx_desc_update_dbg_info() - Update rx descriptor debug info
  745. * structure memory
  746. * @rx_desc: rx descriptor pointer
  747. *
  748. * Return: None
  749. */
  750. static
  751. void dp_rx_desc_update_dbg_info(struct dp_rx_desc *rx_desc,
  752. const char *func_name, uint8_t flag)
  753. {
  754. struct dp_rx_desc_dbg_info *info = rx_desc->dbg_info;
  755. if (!info)
  756. return;
  757. if (flag == RX_DESC_REPLENISHED) {
  758. qdf_str_lcopy(info->replenish_caller, func_name,
  759. QDF_MEM_FUNC_NAME_SIZE);
  760. info->replenish_ts = qdf_get_log_timestamp();
  761. } else {
  762. qdf_str_lcopy(info->freelist_caller, func_name,
  763. QDF_MEM_FUNC_NAME_SIZE);
  764. info->freelist_ts = qdf_get_log_timestamp();
  765. info->prev_nbuf = rx_desc->nbuf;
  766. info->prev_nbuf_data_addr = rx_desc->nbuf_data_addr;
  767. rx_desc->nbuf_data_addr = NULL;
  768. }
  769. }
  770. #else
  771. static inline
  772. void dp_rx_desc_alloc_dbg_info(struct dp_rx_desc *rx_desc)
  773. {
  774. }
  775. static inline
  776. void dp_rx_desc_free_dbg_info(struct dp_rx_desc *rx_desc)
  777. {
  778. }
  779. static inline
  780. void dp_rx_desc_update_dbg_info(struct dp_rx_desc *rx_desc,
  781. const char *func_name, uint8_t flag)
  782. {
  783. }
  784. #endif /* RX_DESC_LOGGING */
  785. /**
  786. * dp_rx_add_to_free_desc_list() - Adds to a local free descriptor list
  787. *
  788. * @head: pointer to the head of local free list
  789. * @tail: pointer to the tail of local free list
  790. * @new: new descriptor that is added to the free list
  791. * @func_name: caller func name
  792. *
  793. * Return: void:
  794. */
  795. static inline
  796. void __dp_rx_add_to_free_desc_list(union dp_rx_desc_list_elem_t **head,
  797. union dp_rx_desc_list_elem_t **tail,
  798. struct dp_rx_desc *new, const char *func_name)
  799. {
  800. qdf_assert(head && new);
  801. dp_rx_desc_update_dbg_info(new, func_name, RX_DESC_IN_FREELIST);
  802. new->nbuf = NULL;
  803. new->in_use = 0;
  804. ((union dp_rx_desc_list_elem_t *)new)->next = *head;
  805. *head = (union dp_rx_desc_list_elem_t *)new;
  806. /* reset tail if head->next is NULL */
  807. if (!*tail || !(*head)->next)
  808. *tail = *head;
  809. }
  810. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  811. uint8_t mac_id);
  812. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  813. qdf_nbuf_t mpdu, bool mpdu_done, uint8_t mac_id);
  814. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  815. uint8_t *rx_tlv_hdr, struct dp_peer *peer);
  816. void dp_2k_jump_handle(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  817. uint16_t peer_id, uint8_t tid);
  818. #define DP_RX_HEAD_APPEND(head, elem) \
  819. do { \
  820. qdf_nbuf_set_next((elem), (head)); \
  821. (head) = (elem); \
  822. } while (0)
  823. #define DP_RX_LIST_APPEND(head, tail, elem) \
  824. do { \
  825. if (!(head)) { \
  826. (head) = (elem); \
  827. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(head) = 1;\
  828. } else { \
  829. qdf_nbuf_set_next((tail), (elem)); \
  830. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(head)++; \
  831. } \
  832. (tail) = (elem); \
  833. qdf_nbuf_set_next((tail), NULL); \
  834. } while (0)
  835. #define DP_RX_MERGE_TWO_LIST(phead, ptail, chead, ctail) \
  836. do { \
  837. if (!(phead)) { \
  838. (phead) = (chead); \
  839. } else { \
  840. qdf_nbuf_set_next((ptail), (chead)); \
  841. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(phead) += \
  842. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(chead); \
  843. } \
  844. (ptail) = (ctail); \
  845. qdf_nbuf_set_next((ptail), NULL); \
  846. } while (0)
  847. #if defined(QCA_PADDR_CHECK_ON_3TH_PLATFORM)
  848. /*
  849. * on some third-party platform, the memory below 0x2000
  850. * is reserved for target use, so any memory allocated in this
  851. * region should not be used by host
  852. */
  853. #define MAX_RETRY 50
  854. #define DP_PHY_ADDR_RESERVED 0x2000
  855. #elif defined(BUILD_X86)
  856. /*
  857. * in M2M emulation platforms (x86) the memory below 0x50000000
  858. * is reserved for target use, so any memory allocated in this
  859. * region should not be used by host
  860. */
  861. #define MAX_RETRY 100
  862. #define DP_PHY_ADDR_RESERVED 0x50000000
  863. #endif
  864. #if defined(QCA_PADDR_CHECK_ON_3TH_PLATFORM) || defined(BUILD_X86)
  865. /**
  866. * dp_check_paddr() - check if current phy address is valid or not
  867. * @dp_soc: core txrx main context
  868. * @rx_netbuf: skb buffer
  869. * @paddr: physical address
  870. * @rx_desc_pool: struct of rx descriptor pool
  871. * check if the physical address of the nbuf->data is less
  872. * than DP_PHY_ADDR_RESERVED then free the nbuf and try
  873. * allocating new nbuf. We can try for 100 times.
  874. *
  875. * This is a temp WAR till we fix it properly.
  876. *
  877. * Return: success or failure.
  878. */
  879. static inline
  880. int dp_check_paddr(struct dp_soc *dp_soc,
  881. qdf_nbuf_t *rx_netbuf,
  882. qdf_dma_addr_t *paddr,
  883. struct rx_desc_pool *rx_desc_pool)
  884. {
  885. uint32_t nbuf_retry = 0;
  886. int32_t ret;
  887. if (qdf_likely(*paddr > DP_PHY_ADDR_RESERVED))
  888. return QDF_STATUS_SUCCESS;
  889. do {
  890. dp_debug("invalid phy addr 0x%llx, trying again",
  891. (uint64_t)(*paddr));
  892. nbuf_retry++;
  893. if ((*rx_netbuf)) {
  894. /* Not freeing buffer intentionally.
  895. * Observed that same buffer is getting
  896. * re-allocated resulting in longer load time
  897. * WMI init timeout.
  898. * This buffer is anyway not useful so skip it.
  899. *.Add such buffer to invalid list and free
  900. *.them when driver unload.
  901. **/
  902. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev,
  903. *rx_netbuf,
  904. QDF_DMA_FROM_DEVICE,
  905. rx_desc_pool->buf_size);
  906. qdf_nbuf_queue_add(&dp_soc->invalid_buf_queue,
  907. *rx_netbuf);
  908. }
  909. *rx_netbuf = qdf_nbuf_alloc(dp_soc->osdev,
  910. rx_desc_pool->buf_size,
  911. RX_BUFFER_RESERVATION,
  912. rx_desc_pool->buf_alignment,
  913. FALSE);
  914. if (qdf_unlikely(!(*rx_netbuf)))
  915. return QDF_STATUS_E_FAILURE;
  916. ret = qdf_nbuf_map_nbytes_single(dp_soc->osdev,
  917. *rx_netbuf,
  918. QDF_DMA_FROM_DEVICE,
  919. rx_desc_pool->buf_size);
  920. if (qdf_unlikely(ret == QDF_STATUS_E_FAILURE)) {
  921. qdf_nbuf_free(*rx_netbuf);
  922. *rx_netbuf = NULL;
  923. continue;
  924. }
  925. *paddr = qdf_nbuf_get_frag_paddr(*rx_netbuf, 0);
  926. if (qdf_likely(*paddr > DP_PHY_ADDR_RESERVED))
  927. return QDF_STATUS_SUCCESS;
  928. } while (nbuf_retry < MAX_RETRY);
  929. if ((*rx_netbuf)) {
  930. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev,
  931. *rx_netbuf,
  932. QDF_DMA_FROM_DEVICE,
  933. rx_desc_pool->buf_size);
  934. qdf_nbuf_queue_add(&dp_soc->invalid_buf_queue,
  935. *rx_netbuf);
  936. }
  937. return QDF_STATUS_E_FAILURE;
  938. }
  939. #else
  940. static inline
  941. int dp_check_paddr(struct dp_soc *dp_soc,
  942. qdf_nbuf_t *rx_netbuf,
  943. qdf_dma_addr_t *paddr,
  944. struct rx_desc_pool *rx_desc_pool)
  945. {
  946. return QDF_STATUS_SUCCESS;
  947. }
  948. #endif
  949. /**
  950. * dp_rx_cookie_2_link_desc_va() - Converts cookie to a virtual address of
  951. * the MSDU Link Descriptor
  952. * @soc: core txrx main context
  953. * @buf_info: buf_info includes cookie that is used to lookup
  954. * virtual address of link descriptor after deriving the page id
  955. * and the offset or index of the desc on the associatde page.
  956. *
  957. * This is the VA of the link descriptor, that HAL layer later uses to
  958. * retrieve the list of MSDU's for a given MPDU.
  959. *
  960. * Return: void *: Virtual Address of the Rx descriptor
  961. */
  962. static inline
  963. void *dp_rx_cookie_2_link_desc_va(struct dp_soc *soc,
  964. struct hal_buf_info *buf_info)
  965. {
  966. void *link_desc_va;
  967. struct qdf_mem_multi_page_t *pages;
  968. uint16_t page_id = LINK_DESC_COOKIE_PAGE_ID(buf_info->sw_cookie);
  969. pages = &soc->link_desc_pages;
  970. if (!pages)
  971. return NULL;
  972. if (qdf_unlikely(page_id >= pages->num_pages))
  973. return NULL;
  974. link_desc_va = pages->dma_pages[page_id].page_v_addr_start +
  975. (buf_info->paddr - pages->dma_pages[page_id].page_p_addr);
  976. return link_desc_va;
  977. }
  978. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  979. /*
  980. * dp_rx_intrabss_fwd() - API for intrabss fwd. For EAPOL
  981. * pkt with DA not equal to vdev mac addr, fwd is not allowed.
  982. * @soc: core txrx main context
  983. * @ta_peer: source peer entry
  984. * @rx_tlv_hdr: start address of rx tlvs
  985. * @nbuf: nbuf that has to be intrabss forwarded
  986. * @msdu_metadata: msdu metadata
  987. *
  988. * Return: true if it is forwarded else false
  989. */
  990. bool dp_rx_intrabss_fwd(struct dp_soc *soc,
  991. struct dp_peer *ta_peer,
  992. uint8_t *rx_tlv_hdr,
  993. qdf_nbuf_t nbuf,
  994. struct hal_rx_msdu_metadata msdu_metadata);
  995. #ifdef DISABLE_EAPOL_INTRABSS_FWD
  996. /*
  997. * dp_rx_intrabss_eapol_drop_check() - API For EAPOL
  998. * pkt with DA not equal to vdev mac addr, fwd is not allowed.
  999. * @soc: core txrx main context
  1000. * @ta_peer: source peer entry
  1001. * @rx_tlv_hdr: start address of rx tlvs
  1002. * @nbuf: nbuf that has to be intrabss forwarded
  1003. *
  1004. * Return: true if it is forwarded else false
  1005. */
  1006. static inline
  1007. bool dp_rx_intrabss_eapol_drop_check(struct dp_soc *soc,
  1008. struct dp_peer *ta_peer,
  1009. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf)
  1010. {
  1011. if (qdf_unlikely(qdf_nbuf_is_ipv4_eapol_pkt(nbuf) &&
  1012. qdf_mem_cmp(qdf_nbuf_data(nbuf) +
  1013. QDF_NBUF_DEST_MAC_OFFSET,
  1014. ta_peer->vdev->mac_addr.raw,
  1015. QDF_MAC_ADDR_SIZE))) {
  1016. qdf_nbuf_free(nbuf);
  1017. DP_STATS_INC(soc, rx.err.intrabss_eapol_drop, 1);
  1018. return true;
  1019. }
  1020. return false;
  1021. }
  1022. #else /* DISABLE_EAPOL_INTRABSS_FWD */
  1023. static inline
  1024. bool dp_rx_intrabss_eapol_drop_check(struct dp_soc *soc,
  1025. struct dp_peer *ta_peer,
  1026. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf)
  1027. {
  1028. return false;
  1029. }
  1030. #endif /* DISABLE_EAPOL_INTRABSS_FWD */
  1031. /**
  1032. * dp_rx_defrag_concat() - Concatenate the fragments
  1033. *
  1034. * @dst: destination pointer to the buffer
  1035. * @src: source pointer from where the fragment payload is to be copied
  1036. *
  1037. * Return: QDF_STATUS
  1038. */
  1039. static inline QDF_STATUS dp_rx_defrag_concat(qdf_nbuf_t dst, qdf_nbuf_t src)
  1040. {
  1041. /*
  1042. * Inside qdf_nbuf_cat, if it is necessary to reallocate dst
  1043. * to provide space for src, the headroom portion is copied from
  1044. * the original dst buffer to the larger new dst buffer.
  1045. * (This is needed, because the headroom of the dst buffer
  1046. * contains the rx desc.)
  1047. */
  1048. if (!qdf_nbuf_cat(dst, src)) {
  1049. /*
  1050. * qdf_nbuf_cat does not free the src memory.
  1051. * Free src nbuf before returning
  1052. * For failure case the caller takes of freeing the nbuf
  1053. */
  1054. qdf_nbuf_free(src);
  1055. return QDF_STATUS_SUCCESS;
  1056. }
  1057. return QDF_STATUS_E_DEFRAG_ERROR;
  1058. }
  1059. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1060. #ifndef FEATURE_WDS
  1061. void dp_rx_da_learn(struct dp_soc *soc, uint8_t *rx_tlv_hdr,
  1062. struct dp_peer *ta_peer, qdf_nbuf_t nbuf);
  1063. static inline QDF_STATUS dp_rx_ast_set_active(struct dp_soc *soc, uint16_t sa_idx, bool is_active)
  1064. {
  1065. return QDF_STATUS_SUCCESS;
  1066. }
  1067. static inline void
  1068. dp_rx_wds_srcport_learn(struct dp_soc *soc,
  1069. uint8_t *rx_tlv_hdr,
  1070. struct dp_peer *ta_peer,
  1071. qdf_nbuf_t nbuf,
  1072. struct hal_rx_msdu_metadata msdu_metadata)
  1073. {
  1074. }
  1075. #endif
  1076. /*
  1077. * dp_rx_desc_dump() - dump the sw rx descriptor
  1078. *
  1079. * @rx_desc: sw rx descriptor
  1080. */
  1081. static inline void dp_rx_desc_dump(struct dp_rx_desc *rx_desc)
  1082. {
  1083. dp_info("rx_desc->nbuf: %pK, rx_desc->cookie: %d, rx_desc->pool_id: %d, rx_desc->in_use: %d, rx_desc->unmapped: %d",
  1084. rx_desc->nbuf, rx_desc->cookie, rx_desc->pool_id,
  1085. rx_desc->in_use, rx_desc->unmapped);
  1086. }
  1087. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1088. /*
  1089. * check_qwrap_multicast_loopback() - Check if rx packet is a loopback packet.
  1090. * In qwrap mode, packets originated from
  1091. * any vdev should not loopback and
  1092. * should be dropped.
  1093. * @vdev: vdev on which rx packet is received
  1094. * @nbuf: rx pkt
  1095. *
  1096. */
  1097. #if ATH_SUPPORT_WRAP
  1098. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  1099. qdf_nbuf_t nbuf)
  1100. {
  1101. struct dp_vdev *psta_vdev;
  1102. struct dp_pdev *pdev = vdev->pdev;
  1103. uint8_t *data = qdf_nbuf_data(nbuf);
  1104. if (qdf_unlikely(vdev->proxysta_vdev)) {
  1105. /* In qwrap isolation mode, allow loopback packets as all
  1106. * packets go to RootAP and Loopback on the mpsta.
  1107. */
  1108. if (vdev->isolation_vdev)
  1109. return false;
  1110. TAILQ_FOREACH(psta_vdev, &pdev->vdev_list, vdev_list_elem) {
  1111. if (qdf_unlikely(psta_vdev->proxysta_vdev &&
  1112. !qdf_mem_cmp(psta_vdev->mac_addr.raw,
  1113. &data[QDF_MAC_ADDR_SIZE],
  1114. QDF_MAC_ADDR_SIZE))) {
  1115. /* Drop packet if source address is equal to
  1116. * any of the vdev addresses.
  1117. */
  1118. return true;
  1119. }
  1120. }
  1121. }
  1122. return false;
  1123. }
  1124. #else
  1125. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  1126. qdf_nbuf_t nbuf)
  1127. {
  1128. return false;
  1129. }
  1130. #endif
  1131. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1132. #if defined(WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG) ||\
  1133. defined(WLAN_SUPPORT_RX_TAG_STATISTICS) ||\
  1134. defined(WLAN_SUPPORT_RX_FLOW_TAG)
  1135. #include "dp_rx_tag.h"
  1136. #endif
  1137. #if !defined(WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG) &&\
  1138. !defined(WLAN_SUPPORT_RX_FLOW_TAG)
  1139. /**
  1140. * dp_rx_update_protocol_tag() - Reads CCE metadata from the RX MSDU end TLV
  1141. * and set the corresponding tag in QDF packet
  1142. * @soc: core txrx main context
  1143. * @vdev: vdev on which the packet is received
  1144. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1145. * @rx_tlv_hdr: rBbase address where the RX TLVs starts
  1146. * @ring_index: REO ring number, not used for error & monitor ring
  1147. * @is_reo_exception: flag to indicate if rx from REO ring or exception ring
  1148. * @is_update_stats: flag to indicate whether to update stats or not
  1149. * Return: void
  1150. */
  1151. static inline void
  1152. dp_rx_update_protocol_tag(struct dp_soc *soc, struct dp_vdev *vdev,
  1153. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  1154. uint16_t ring_index,
  1155. bool is_reo_exception, bool is_update_stats)
  1156. {
  1157. }
  1158. #endif
  1159. #ifndef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  1160. /**
  1161. * dp_rx_err_cce_drop() - Reads CCE metadata from the RX MSDU end TLV
  1162. * and returns whether cce metadata matches
  1163. * @soc: core txrx main context
  1164. * @vdev: vdev on which the packet is received
  1165. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1166. * @rx_tlv_hdr: rBbase address where the RX TLVs starts
  1167. * Return: bool
  1168. */
  1169. static inline bool
  1170. dp_rx_err_cce_drop(struct dp_soc *soc, struct dp_vdev *vdev,
  1171. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  1172. {
  1173. return false;
  1174. }
  1175. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  1176. #ifndef WLAN_SUPPORT_RX_FLOW_TAG
  1177. /**
  1178. * dp_rx_update_flow_tag() - Reads FSE metadata from the RX MSDU end TLV
  1179. * and set the corresponding tag in QDF packet
  1180. * @soc: core txrx main context
  1181. * @vdev: vdev on which the packet is received
  1182. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1183. * @rx_tlv_hdr: base address where the RX TLVs starts
  1184. * @is_update_stats: flag to indicate whether to update stats or not
  1185. *
  1186. * Return: void
  1187. */
  1188. static inline void
  1189. dp_rx_update_flow_tag(struct dp_soc *soc, struct dp_vdev *vdev,
  1190. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr, bool update_stats)
  1191. {
  1192. }
  1193. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  1194. /*
  1195. * dp_rx_buffers_replenish() - replenish rxdma ring with rx nbufs
  1196. * called during dp rx initialization
  1197. * and at the end of dp_rx_process.
  1198. *
  1199. * @soc: core txrx main context
  1200. * @mac_id: mac_id which is one of 3 mac_ids
  1201. * @dp_rxdma_srng: dp rxdma circular ring
  1202. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1203. * @num_req_buffers: number of buffer to be replenished
  1204. * @desc_list: list of descs if called from dp_rx_process
  1205. * or NULL during dp rx initialization or out of buffer
  1206. * interrupt.
  1207. * @tail: tail of descs list
  1208. * @func_name: name of the caller function
  1209. * Return: return success or failure
  1210. */
  1211. QDF_STATUS __dp_rx_buffers_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1212. struct dp_srng *dp_rxdma_srng,
  1213. struct rx_desc_pool *rx_desc_pool,
  1214. uint32_t num_req_buffers,
  1215. union dp_rx_desc_list_elem_t **desc_list,
  1216. union dp_rx_desc_list_elem_t **tail,
  1217. const char *func_name);
  1218. /*
  1219. * dp_pdev_rx_buffers_attach() - replenish rxdma ring with rx nbufs
  1220. * called during dp rx initialization
  1221. *
  1222. * @soc: core txrx main context
  1223. * @mac_id: mac_id which is one of 3 mac_ids
  1224. * @dp_rxdma_srng: dp rxdma circular ring
  1225. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1226. * @num_req_buffers: number of buffer to be replenished
  1227. *
  1228. * Return: return success or failure
  1229. */
  1230. QDF_STATUS
  1231. dp_pdev_rx_buffers_attach(struct dp_soc *dp_soc, uint32_t mac_id,
  1232. struct dp_srng *dp_rxdma_srng,
  1233. struct rx_desc_pool *rx_desc_pool,
  1234. uint32_t num_req_buffers);
  1235. /**
  1236. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  1237. * (WBM), following error handling
  1238. *
  1239. * @soc: core DP main context
  1240. * @buf_addr_info: opaque pointer to the REO error ring descriptor
  1241. * @buf_addr_info: void pointer to the buffer_addr_info
  1242. * @bm_action: put to idle_list or release to msdu_list
  1243. *
  1244. * Return: QDF_STATUS_E_FAILURE for failure else QDF_STATUS_SUCCESS
  1245. */
  1246. QDF_STATUS
  1247. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  1248. uint8_t bm_action);
  1249. /**
  1250. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  1251. * (WBM) by address
  1252. *
  1253. * @soc: core DP main context
  1254. * @link_desc_addr: link descriptor addr
  1255. *
  1256. * Return: QDF_STATUS_E_FAILURE for failure else QDF_STATUS_SUCCESS
  1257. */
  1258. QDF_STATUS
  1259. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  1260. hal_buff_addrinfo_t link_desc_addr,
  1261. uint8_t bm_action);
  1262. /**
  1263. * dp_rxdma_err_process() - RxDMA error processing functionality
  1264. * @soc: core txrx main contex
  1265. * @mac_id: mac id which is one of 3 mac_ids
  1266. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1267. * @quota: No. of units (packets) that can be serviced in one shot.
  1268. *
  1269. * Return: num of buffers processed
  1270. */
  1271. uint32_t
  1272. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1273. uint32_t mac_id, uint32_t quota);
  1274. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1275. uint8_t *rx_tlv_hdr, struct dp_peer *peer);
  1276. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1277. uint8_t *rx_tlv_hdr);
  1278. int dp_wds_rx_policy_check(uint8_t *rx_tlv_hdr, struct dp_vdev *vdev,
  1279. struct dp_peer *peer);
  1280. /*
  1281. * dp_rx_dump_info_and_assert() - dump RX Ring info and Rx Desc info
  1282. *
  1283. * @soc: core txrx main context
  1284. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1285. * @ring_desc: opaque pointer to the RX ring descriptor
  1286. * @rx_desc: host rx descriptor
  1287. *
  1288. * Return: void
  1289. */
  1290. void dp_rx_dump_info_and_assert(struct dp_soc *soc,
  1291. hal_ring_handle_t hal_ring_hdl,
  1292. hal_ring_desc_t ring_desc,
  1293. struct dp_rx_desc *rx_desc);
  1294. void dp_rx_compute_delay(struct dp_vdev *vdev, qdf_nbuf_t nbuf);
  1295. #ifdef QCA_PEER_EXT_STATS
  1296. void dp_rx_compute_tid_delay(struct cdp_delay_tid_stats *stats,
  1297. qdf_nbuf_t nbuf);
  1298. #endif /* QCA_PEER_EXT_STATS */
  1299. #ifdef RX_DESC_DEBUG_CHECK
  1300. /**
  1301. * dp_rx_desc_check_magic() - check the magic value in dp_rx_desc
  1302. * @rx_desc: rx descriptor pointer
  1303. *
  1304. * Return: true, if magic is correct, else false.
  1305. */
  1306. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  1307. {
  1308. if (qdf_unlikely(rx_desc->magic != DP_RX_DESC_MAGIC))
  1309. return false;
  1310. rx_desc->magic = 0;
  1311. return true;
  1312. }
  1313. /**
  1314. * dp_rx_desc_prep() - prepare rx desc
  1315. * @rx_desc: rx descriptor pointer to be prepared
  1316. * @nbuf_frag_info_t: struct dp_rx_nbuf_frag_info *
  1317. *
  1318. * Note: assumption is that we are associating a nbuf which is mapped
  1319. *
  1320. * Return: none
  1321. */
  1322. static inline
  1323. void dp_rx_desc_prep(struct dp_rx_desc *rx_desc,
  1324. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1325. {
  1326. rx_desc->magic = DP_RX_DESC_MAGIC;
  1327. rx_desc->nbuf = (nbuf_frag_info_t->virt_addr).nbuf;
  1328. rx_desc->unmapped = 0;
  1329. rx_desc->nbuf_data_addr = (uint8_t *)qdf_nbuf_data(rx_desc->nbuf);
  1330. }
  1331. /**
  1332. * dp_rx_desc_frag_prep() - prepare rx desc
  1333. * @rx_desc: rx descriptor pointer to be prepared
  1334. * @nbuf_frag_info_t: struct dp_rx_nbuf_frag_info *
  1335. *
  1336. * Note: assumption is that we frag address is mapped
  1337. *
  1338. * Return: none
  1339. */
  1340. #ifdef DP_RX_MON_MEM_FRAG
  1341. static inline
  1342. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1343. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1344. {
  1345. rx_desc->magic = DP_RX_DESC_MAGIC;
  1346. rx_desc->rx_buf_start =
  1347. (uint8_t *)((nbuf_frag_info_t->virt_addr).vaddr);
  1348. rx_desc->paddr_buf_start = nbuf_frag_info_t->paddr;
  1349. rx_desc->unmapped = 0;
  1350. }
  1351. #else
  1352. static inline
  1353. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1354. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1355. {
  1356. }
  1357. #endif /* DP_RX_MON_MEM_FRAG */
  1358. /**
  1359. * dp_rx_desc_paddr_sanity_check() - paddr sanity for ring desc vs rx_desc
  1360. * @rx_desc: rx descriptor
  1361. * @ring_paddr: paddr obatined from the ring
  1362. *
  1363. * Returns: QDF_STATUS
  1364. */
  1365. static inline
  1366. bool dp_rx_desc_paddr_sanity_check(struct dp_rx_desc *rx_desc,
  1367. uint64_t ring_paddr)
  1368. {
  1369. return (ring_paddr == qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0));
  1370. }
  1371. #else
  1372. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  1373. {
  1374. return true;
  1375. }
  1376. static inline
  1377. void dp_rx_desc_prep(struct dp_rx_desc *rx_desc,
  1378. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1379. {
  1380. rx_desc->nbuf = (nbuf_frag_info_t->virt_addr).nbuf;
  1381. rx_desc->unmapped = 0;
  1382. }
  1383. #ifdef DP_RX_MON_MEM_FRAG
  1384. static inline
  1385. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1386. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1387. {
  1388. rx_desc->rx_buf_start =
  1389. (uint8_t *)((nbuf_frag_info_t->virt_addr).vaddr);
  1390. rx_desc->paddr_buf_start = nbuf_frag_info_t->paddr;
  1391. rx_desc->unmapped = 0;
  1392. }
  1393. #else
  1394. static inline
  1395. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1396. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1397. {
  1398. }
  1399. #endif /* DP_RX_MON_MEM_FRAG */
  1400. static inline
  1401. bool dp_rx_desc_paddr_sanity_check(struct dp_rx_desc *rx_desc,
  1402. uint64_t ring_paddr)
  1403. {
  1404. return true;
  1405. }
  1406. #endif /* RX_DESC_DEBUG_CHECK */
  1407. void dp_rx_enable_mon_dest_frag(struct rx_desc_pool *rx_desc_pool,
  1408. bool is_mon_dest_desc);
  1409. void dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1410. uint8_t *rx_tlv_hdr, struct dp_peer *peer,
  1411. uint8_t err_code, uint8_t mac_id);
  1412. #ifndef QCA_MULTIPASS_SUPPORT
  1413. static inline
  1414. bool dp_rx_multipass_process(struct dp_peer *peer, qdf_nbuf_t nbuf, uint8_t tid)
  1415. {
  1416. return false;
  1417. }
  1418. #else
  1419. bool dp_rx_multipass_process(struct dp_peer *peer, qdf_nbuf_t nbuf,
  1420. uint8_t tid);
  1421. #endif
  1422. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1423. #ifndef WLAN_RX_PKT_CAPTURE_ENH
  1424. static inline
  1425. QDF_STATUS dp_peer_set_rx_capture_enabled(struct dp_pdev *pdev,
  1426. struct dp_peer *peer_handle,
  1427. bool value, uint8_t *mac_addr)
  1428. {
  1429. return QDF_STATUS_SUCCESS;
  1430. }
  1431. #endif
  1432. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1433. /**
  1434. * dp_rx_deliver_to_stack() - deliver pkts to network stack
  1435. * Caller to hold peer refcount and check for valid peer
  1436. * @soc: soc
  1437. * @vdev: vdev
  1438. * @peer: peer
  1439. * @nbuf_head: skb list head
  1440. * @nbuf_tail: skb list tail
  1441. *
  1442. * Return: QDF_STATUS
  1443. */
  1444. QDF_STATUS dp_rx_deliver_to_stack(struct dp_soc *soc,
  1445. struct dp_vdev *vdev,
  1446. struct dp_peer *peer,
  1447. qdf_nbuf_t nbuf_head,
  1448. qdf_nbuf_t nbuf_tail);
  1449. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  1450. /**
  1451. * dp_rx_eapol_deliver_to_stack() - deliver pkts to network stack
  1452. * caller to hold peer refcount and check for valid peer
  1453. * @soc: soc
  1454. * @vdev: vdev
  1455. * @peer: peer
  1456. * @nbuf_head: skb list head
  1457. * @nbuf_tail: skb list tail
  1458. *
  1459. * return: QDF_STATUS
  1460. */
  1461. QDF_STATUS dp_rx_eapol_deliver_to_stack(struct dp_soc *soc,
  1462. struct dp_vdev *vdev,
  1463. struct dp_peer *peer,
  1464. qdf_nbuf_t nbuf_head,
  1465. qdf_nbuf_t nbuf_tail);
  1466. #endif
  1467. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1468. #ifdef QCA_OL_RX_LOCK_LESS_ACCESS
  1469. /*
  1470. * dp_rx_ring_access_start()- Wrapper function to log access start of a hal ring
  1471. * @int_ctx: pointer to DP interrupt context
  1472. * @dp_soc - DP soc structure pointer
  1473. * @hal_ring_hdl - HAL ring handle
  1474. *
  1475. * Return: 0 on success; error on failure
  1476. */
  1477. static inline int
  1478. dp_rx_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *soc,
  1479. hal_ring_handle_t hal_ring_hdl)
  1480. {
  1481. return hal_srng_access_start_unlocked(soc->hal_soc, hal_ring_hdl);
  1482. }
  1483. /*
  1484. * dp_rx_ring_access_end()- Wrapper function to log access end of a hal ring
  1485. * @int_ctx: pointer to DP interrupt context
  1486. * @dp_soc - DP soc structure pointer
  1487. * @hal_ring_hdl - HAL ring handle
  1488. *
  1489. * Return - None
  1490. */
  1491. static inline void
  1492. dp_rx_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *soc,
  1493. hal_ring_handle_t hal_ring_hdl)
  1494. {
  1495. hal_srng_access_end_unlocked(soc->hal_soc, hal_ring_hdl);
  1496. }
  1497. #else
  1498. static inline int
  1499. dp_rx_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *soc,
  1500. hal_ring_handle_t hal_ring_hdl)
  1501. {
  1502. return dp_srng_access_start(int_ctx, soc, hal_ring_hdl);
  1503. }
  1504. static inline void
  1505. dp_rx_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *soc,
  1506. hal_ring_handle_t hal_ring_hdl)
  1507. {
  1508. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1509. }
  1510. #endif
  1511. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1512. /*
  1513. * dp_rx_wbm_sg_list_reset() - Initialize sg list
  1514. *
  1515. * This api should be called at soc init and afterevery sg processing.
  1516. *@soc: DP SOC handle
  1517. */
  1518. static inline void dp_rx_wbm_sg_list_reset(struct dp_soc *soc)
  1519. {
  1520. if (soc) {
  1521. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = false;
  1522. soc->wbm_sg_param.wbm_sg_nbuf_head = NULL;
  1523. soc->wbm_sg_param.wbm_sg_nbuf_tail = NULL;
  1524. soc->wbm_sg_param.wbm_sg_desc_msdu_len = 0;
  1525. }
  1526. }
  1527. /*
  1528. * dp_rx_wbm_sg_list_deinit() - De-initialize sg list
  1529. *
  1530. * This api should be called in down path, to avoid any leak.
  1531. *@soc: DP SOC handle
  1532. */
  1533. static inline void dp_rx_wbm_sg_list_deinit(struct dp_soc *soc)
  1534. {
  1535. if (soc) {
  1536. if (soc->wbm_sg_param.wbm_sg_nbuf_head)
  1537. qdf_nbuf_list_free(soc->wbm_sg_param.wbm_sg_nbuf_head);
  1538. dp_rx_wbm_sg_list_reset(soc);
  1539. }
  1540. }
  1541. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1542. #ifdef WLAN_FEATURE_RX_PREALLOC_BUFFER_POOL
  1543. #define DP_RX_PROCESS_NBUF(soc, head, tail, ebuf_head, ebuf_tail, rx_desc) \
  1544. do { \
  1545. if (!soc->rx_buff_pool[rx_desc->pool_id].is_initialized) { \
  1546. DP_RX_LIST_APPEND(head, tail, rx_desc->nbuf); \
  1547. break; \
  1548. } \
  1549. DP_RX_LIST_APPEND(ebuf_head, ebuf_tail, rx_desc->nbuf); \
  1550. if (!qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf)) { \
  1551. if (!dp_rx_buffer_pool_refill(soc, ebuf_head, \
  1552. rx_desc->pool_id)) \
  1553. DP_RX_MERGE_TWO_LIST(head, tail, \
  1554. ebuf_head, ebuf_tail);\
  1555. ebuf_head = NULL; \
  1556. ebuf_tail = NULL; \
  1557. } \
  1558. } while (0)
  1559. #else
  1560. #define DP_RX_PROCESS_NBUF(soc, head, tail, ebuf_head, ebuf_tail, rx_desc) \
  1561. DP_RX_LIST_APPEND(head, tail, rx_desc->nbuf)
  1562. #endif /* WLAN_FEATURE_RX_PREALLOC_BUFFER_POOL */
  1563. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1564. /*
  1565. * dp_rx_link_desc_refill_duplicate_check() - check if link desc duplicate
  1566. to refill
  1567. * @soc: DP SOC handle
  1568. * @buf_info: the last link desc buf info
  1569. * @ring_buf_info: current buf address pointor including link desc
  1570. *
  1571. * return: none.
  1572. */
  1573. void dp_rx_link_desc_refill_duplicate_check(
  1574. struct dp_soc *soc,
  1575. struct hal_buf_info *buf_info,
  1576. hal_buff_addrinfo_t ring_buf_info);
  1577. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  1578. /**
  1579. * dp_rx_deliver_to_pkt_capture() - deliver rx packet to packet capture
  1580. * @soc : dp_soc handle
  1581. * @pdev: dp_pdev handle
  1582. * @peer_id: peer_id of the peer for which completion came
  1583. * @ppdu_id: ppdu_id
  1584. * @netbuf: Buffer pointer
  1585. *
  1586. * This function is used to deliver rx packet to packet capture
  1587. */
  1588. void dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  1589. uint16_t peer_id, uint32_t is_offload,
  1590. qdf_nbuf_t netbuf);
  1591. void dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1592. uint32_t is_offload);
  1593. #else
  1594. static inline void
  1595. dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  1596. uint16_t peer_id, uint32_t is_offload,
  1597. qdf_nbuf_t netbuf)
  1598. {
  1599. }
  1600. static inline void
  1601. dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1602. uint32_t is_offload)
  1603. {
  1604. }
  1605. #endif
  1606. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1607. #ifdef FEATURE_MEC
  1608. /**
  1609. * dp_rx_mcast_echo_check() - check if the mcast pkt is a loop
  1610. * back on same vap or a different vap.
  1611. * @soc: core DP main context
  1612. * @peer: dp peer handler
  1613. * @rx_tlv_hdr: start of the rx TLV header
  1614. * @nbuf: pkt buffer
  1615. *
  1616. * Return: bool (true if it is a looped back pkt else false)
  1617. *
  1618. */
  1619. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  1620. struct dp_peer *peer,
  1621. uint8_t *rx_tlv_hdr,
  1622. qdf_nbuf_t nbuf);
  1623. #else
  1624. static inline bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  1625. struct dp_peer *peer,
  1626. uint8_t *rx_tlv_hdr,
  1627. qdf_nbuf_t nbuf)
  1628. {
  1629. return false;
  1630. }
  1631. #endif /* FEATURE_MEC */
  1632. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1633. #ifdef RECEIVE_OFFLOAD
  1634. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1635. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt);
  1636. #else
  1637. static inline
  1638. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1639. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt)
  1640. {
  1641. }
  1642. #endif
  1643. void dp_rx_msdu_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1644. uint8_t *rx_tlv_hdr, struct dp_peer *peer,
  1645. uint8_t ring_id,
  1646. struct cdp_tid_rx_stats *tid_stats);
  1647. void dp_rx_deliver_to_stack_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1648. uint32_t dp_rx_srng_get_num_pending(hal_soc_handle_t hal_soc,
  1649. hal_ring_handle_t hal_ring_hdl,
  1650. uint32_t num_entries,
  1651. bool *near_full);
  1652. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1653. void dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  1654. hal_ring_desc_t ring_desc);
  1655. #else
  1656. static inline void
  1657. dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  1658. hal_ring_desc_t ring_desc)
  1659. {
  1660. }
  1661. #endif
  1662. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1663. #ifdef RX_DESC_SANITY_WAR
  1664. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  1665. hal_ring_handle_t hal_ring_hdl,
  1666. hal_ring_desc_t ring_desc,
  1667. struct dp_rx_desc *rx_desc);
  1668. #else
  1669. static inline
  1670. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  1671. hal_ring_handle_t hal_ring_hdl,
  1672. hal_ring_desc_t ring_desc,
  1673. struct dp_rx_desc *rx_desc)
  1674. {
  1675. return QDF_STATUS_SUCCESS;
  1676. }
  1677. #endif
  1678. #ifdef DP_RX_DROP_RAW_FRM
  1679. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf);
  1680. #else
  1681. static inline
  1682. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf)
  1683. {
  1684. return false;
  1685. }
  1686. #endif
  1687. #ifdef RX_DESC_DEBUG_CHECK
  1688. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  1689. hal_ring_desc_t ring_desc,
  1690. struct dp_rx_desc *rx_desc);
  1691. #else
  1692. static inline
  1693. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  1694. hal_ring_desc_t ring_desc,
  1695. struct dp_rx_desc *rx_desc)
  1696. {
  1697. return QDF_STATUS_SUCCESS;
  1698. }
  1699. #endif
  1700. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  1701. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1702. #else
  1703. static inline
  1704. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf)
  1705. {
  1706. }
  1707. #endif
  1708. /**
  1709. * dp_rx_cksum_offload() - set the nbuf checksum as defined by hardware.
  1710. * @nbuf: pointer to the first msdu of an amsdu.
  1711. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  1712. *
  1713. * The ipsumed field of the skb is set based on whether HW validated the
  1714. * IP/TCP/UDP checksum.
  1715. *
  1716. * Return: void
  1717. */
  1718. static inline
  1719. void dp_rx_cksum_offload(struct dp_pdev *pdev,
  1720. qdf_nbuf_t nbuf,
  1721. uint8_t *rx_tlv_hdr)
  1722. {
  1723. qdf_nbuf_rx_cksum_t cksum = {0};
  1724. //TODO - Move this to ring desc api
  1725. //HAL_RX_MSDU_DESC_IP_CHKSUM_FAIL_GET
  1726. //HAL_RX_MSDU_DESC_TCP_UDP_CHKSUM_FAIL_GET
  1727. uint32_t ip_csum_err, tcp_udp_csum_er;
  1728. hal_rx_tlv_csum_err_get(pdev->soc->hal_soc, rx_tlv_hdr, &ip_csum_err,
  1729. &tcp_udp_csum_er);
  1730. if (qdf_likely(!ip_csum_err && !tcp_udp_csum_er)) {
  1731. cksum.l4_result = QDF_NBUF_RX_CKSUM_TCP_UDP_UNNECESSARY;
  1732. qdf_nbuf_set_rx_cksum(nbuf, &cksum);
  1733. } else {
  1734. DP_STATS_INCC(pdev, err.ip_csum_err, 1, ip_csum_err);
  1735. DP_STATS_INCC(pdev, err.tcp_udp_csum_err, 1, tcp_udp_csum_er);
  1736. }
  1737. }
  1738. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1739. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  1740. static inline
  1741. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  1742. int max_reap_limit)
  1743. {
  1744. bool limit_hit = false;
  1745. limit_hit =
  1746. (num_reaped >= max_reap_limit) ? true : false;
  1747. if (limit_hit)
  1748. DP_STATS_INC(soc, rx.reap_loop_pkt_limit_hit, 1)
  1749. return limit_hit;
  1750. }
  1751. static inline
  1752. bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1753. {
  1754. return soc->wlan_cfg_ctx->rx_enable_eol_data_check;
  1755. }
  1756. static inline int dp_rx_get_loop_pkt_limit(struct dp_soc *soc)
  1757. {
  1758. struct wlan_cfg_dp_soc_ctxt *cfg = soc->wlan_cfg_ctx;
  1759. return cfg->rx_reap_loop_pkt_limit;
  1760. }
  1761. #else
  1762. static inline
  1763. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  1764. int max_reap_limit)
  1765. {
  1766. return false;
  1767. }
  1768. static inline
  1769. bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1770. {
  1771. return false;
  1772. }
  1773. static inline int dp_rx_get_loop_pkt_limit(struct dp_soc *soc)
  1774. {
  1775. return 0;
  1776. }
  1777. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  1778. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1779. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1780. /**
  1781. * dp_rx_is_list_ready() - Make different lists for 4-address
  1782. and 3-address frames
  1783. * @nbuf_head: skb list head
  1784. * @vdev: vdev
  1785. * @peer: peer
  1786. * @peer_id: peer id of new received frame
  1787. * @vdev_id: vdev_id of new received frame
  1788. *
  1789. * Return: true if peer_ids are different.
  1790. */
  1791. static inline bool
  1792. dp_rx_is_list_ready(qdf_nbuf_t nbuf_head,
  1793. struct dp_vdev *vdev,
  1794. struct dp_peer *peer,
  1795. uint16_t peer_id,
  1796. uint8_t vdev_id)
  1797. {
  1798. if (nbuf_head && peer && (peer->peer_id != peer_id))
  1799. return true;
  1800. return false;
  1801. }
  1802. #else
  1803. static inline bool
  1804. dp_rx_is_list_ready(qdf_nbuf_t nbuf_head,
  1805. struct dp_vdev *vdev,
  1806. struct dp_peer *peer,
  1807. uint16_t peer_id,
  1808. uint8_t vdev_id)
  1809. {
  1810. if (nbuf_head && vdev && (vdev->vdev_id != vdev_id))
  1811. return true;
  1812. return false;
  1813. }
  1814. #endif
  1815. /**
  1816. * dp_rx_desc_pool_init_generic() - Generic Rx descriptors initialization
  1817. * @soc: SOC handle
  1818. * @rx_desc_pool: pointer to RX descriptor pool
  1819. * @pool_id: pool ID
  1820. *
  1821. * Return: None
  1822. */
  1823. QDF_STATUS dp_rx_desc_pool_init_generic(struct dp_soc *soc,
  1824. struct rx_desc_pool *rx_desc_pool,
  1825. uint32_t pool_id);
  1826. void dp_rx_desc_pool_deinit_generic(struct dp_soc *soc,
  1827. struct rx_desc_pool *rx_desc_pool,
  1828. uint32_t pool_id);
  1829. #endif /* _DP_RX_H */