dp_rx.h 56 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #ifndef _DP_RX_H
  19. #define _DP_RX_H
  20. #include "hal_rx.h"
  21. #include "dp_peer.h"
  22. #include "dp_internal.h"
  23. #ifdef RXDMA_OPTIMIZATION
  24. #ifndef RX_DATA_BUFFER_ALIGNMENT
  25. #define RX_DATA_BUFFER_ALIGNMENT 128
  26. #endif
  27. #ifndef RX_MONITOR_BUFFER_ALIGNMENT
  28. #define RX_MONITOR_BUFFER_ALIGNMENT 128
  29. #endif
  30. #else /* RXDMA_OPTIMIZATION */
  31. #define RX_DATA_BUFFER_ALIGNMENT 4
  32. #define RX_MONITOR_BUFFER_ALIGNMENT 4
  33. #endif /* RXDMA_OPTIMIZATION */
  34. #ifdef QCA_HOST2FW_RXBUF_RING
  35. #define DP_WBM2SW_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW1_BM(sw0_bm_id)
  36. /* RBM value used for re-injecting defragmented packets into REO */
  37. #define DP_DEFRAG_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW3_BM(sw0_bm_id)
  38. #else
  39. #define DP_WBM2SW_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW3_BM(sw0_bm_id)
  40. #define DP_DEFRAG_RBM(sw0_bm_id) DP_WBM2SW_RBM(sw0_bm_id)
  41. #endif /* QCA_HOST2FW_RXBUF_RING */
  42. #define RX_BUFFER_RESERVATION 0
  43. #define DP_PEER_METADATA_PEER_ID_MASK 0x0000ffff
  44. #define DP_PEER_METADATA_PEER_ID_SHIFT 0
  45. #define DP_PEER_METADATA_VDEV_ID_MASK 0x003f0000
  46. #define DP_PEER_METADATA_VDEV_ID_SHIFT 16
  47. #define DP_PEER_METADATA_OFFLOAD_MASK 0x01000000
  48. #define DP_PEER_METADATA_OFFLOAD_SHIFT 24
  49. #define DP_DEFAULT_NOISEFLOOR (-96)
  50. #define DP_PEER_METADATA_PEER_ID_GET(_peer_metadata) \
  51. (((_peer_metadata) & DP_PEER_METADATA_PEER_ID_MASK) \
  52. >> DP_PEER_METADATA_PEER_ID_SHIFT)
  53. #define DP_PEER_METADATA_VDEV_ID_GET(_peer_metadata) \
  54. (((_peer_metadata) & DP_PEER_METADATA_VDEV_ID_MASK) \
  55. >> DP_PEER_METADATA_VDEV_ID_SHIFT)
  56. #define DP_PEER_METADATA_OFFLOAD_GET(_peer_metadata) \
  57. (((_peer_metadata) & DP_PEER_METADATA_OFFLOAD_MASK) \
  58. >> DP_PEER_METADATA_OFFLOAD_SHIFT)
  59. #define DP_RX_DESC_MAGIC 0xdec0de
  60. #define dp_rx_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX, params)
  61. #define dp_rx_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX, params)
  62. #define dp_rx_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX, params)
  63. #define dp_rx_info(params...) \
  64. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX, ## params)
  65. #define dp_rx_info_rl(params...) \
  66. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX, ## params)
  67. #define dp_rx_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX, params)
  68. /**
  69. * enum dp_rx_desc_state
  70. *
  71. * @RX_DESC_REPLENISH: rx desc replenished
  72. * @RX_DESC_FREELIST: rx desc in freelist
  73. */
  74. enum dp_rx_desc_state {
  75. RX_DESC_REPLENISHED,
  76. RX_DESC_IN_FREELIST,
  77. };
  78. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  79. /**
  80. * struct dp_rx_desc_dbg_info
  81. *
  82. * @freelist_caller: name of the function that put the
  83. * the rx desc in freelist
  84. * @freelist_ts: timestamp when the rx desc is put in
  85. * a freelist
  86. * @replenish_caller: name of the function that last
  87. * replenished the rx desc
  88. * @replenish_ts: last replenish timestamp
  89. * @prev_nbuf: previous nbuf info
  90. * @prev_nbuf_data_addr: previous nbuf data address
  91. */
  92. struct dp_rx_desc_dbg_info {
  93. char freelist_caller[QDF_MEM_FUNC_NAME_SIZE];
  94. uint64_t freelist_ts;
  95. char replenish_caller[QDF_MEM_FUNC_NAME_SIZE];
  96. uint64_t replenish_ts;
  97. qdf_nbuf_t prev_nbuf;
  98. uint8_t *prev_nbuf_data_addr;
  99. };
  100. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  101. /**
  102. * struct dp_rx_desc
  103. *
  104. * @nbuf : VA of the "skb" posted
  105. * @rx_buf_start : VA of the original Rx buffer, before
  106. * movement of any skb->data pointer
  107. * @paddr_buf_start : PA of the original Rx buffer, before
  108. * movement of any frag pointer
  109. * @cookie : index into the sw array which holds
  110. * the sw Rx descriptors
  111. * Cookie space is 21 bits:
  112. * lower 18 bits -- index
  113. * upper 3 bits -- pool_id
  114. * @pool_id : pool Id for which this allocated.
  115. * Can only be used if there is no flow
  116. * steering
  117. * @in_use rx_desc is in use
  118. * @unmapped used to mark rx_desc an unmapped if the corresponding
  119. * nbuf is already unmapped
  120. * @in_err_state : Nbuf sanity failed for this descriptor.
  121. * @nbuf_data_addr : VA of nbuf data posted
  122. */
  123. struct dp_rx_desc {
  124. qdf_nbuf_t nbuf;
  125. uint8_t *rx_buf_start;
  126. qdf_dma_addr_t paddr_buf_start;
  127. uint32_t cookie;
  128. uint8_t pool_id;
  129. #ifdef RX_DESC_DEBUG_CHECK
  130. uint32_t magic;
  131. uint8_t *nbuf_data_addr;
  132. struct dp_rx_desc_dbg_info *dbg_info;
  133. #endif
  134. uint8_t in_use:1,
  135. unmapped:1,
  136. in_err_state:1;
  137. };
  138. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  139. #ifdef ATH_RX_PRI_SAVE
  140. #define DP_RX_TID_SAVE(_nbuf, _tid) \
  141. (qdf_nbuf_set_priority(_nbuf, _tid))
  142. #else
  143. #define DP_RX_TID_SAVE(_nbuf, _tid)
  144. #endif
  145. /* RX Descriptor Multi Page memory alloc related */
  146. #define DP_RX_DESC_OFFSET_NUM_BITS 8
  147. #define DP_RX_DESC_PAGE_ID_NUM_BITS 8
  148. #define DP_RX_DESC_POOL_ID_NUM_BITS 4
  149. #define DP_RX_DESC_PAGE_ID_SHIFT DP_RX_DESC_OFFSET_NUM_BITS
  150. #define DP_RX_DESC_POOL_ID_SHIFT \
  151. (DP_RX_DESC_OFFSET_NUM_BITS + DP_RX_DESC_PAGE_ID_NUM_BITS)
  152. #define RX_DESC_MULTI_PAGE_COOKIE_POOL_ID_MASK \
  153. (((1 << DP_RX_DESC_POOL_ID_NUM_BITS) - 1) << DP_RX_DESC_POOL_ID_SHIFT)
  154. #define RX_DESC_MULTI_PAGE_COOKIE_PAGE_ID_MASK \
  155. (((1 << DP_RX_DESC_PAGE_ID_NUM_BITS) - 1) << \
  156. DP_RX_DESC_PAGE_ID_SHIFT)
  157. #define RX_DESC_MULTI_PAGE_COOKIE_OFFSET_MASK \
  158. ((1 << DP_RX_DESC_OFFSET_NUM_BITS) - 1)
  159. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(_cookie) \
  160. (((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_POOL_ID_MASK) >> \
  161. DP_RX_DESC_POOL_ID_SHIFT)
  162. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(_cookie) \
  163. (((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_PAGE_ID_MASK) >> \
  164. DP_RX_DESC_PAGE_ID_SHIFT)
  165. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(_cookie) \
  166. ((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_OFFSET_MASK)
  167. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  168. #define RX_DESC_COOKIE_INDEX_SHIFT 0
  169. #define RX_DESC_COOKIE_INDEX_MASK 0x3ffff /* 18 bits */
  170. #define RX_DESC_COOKIE_POOL_ID_SHIFT 18
  171. #define RX_DESC_COOKIE_POOL_ID_MASK 0x1c0000
  172. #define DP_RX_DESC_COOKIE_MAX \
  173. (RX_DESC_COOKIE_INDEX_MASK | RX_DESC_COOKIE_POOL_ID_MASK)
  174. #define DP_RX_DESC_COOKIE_POOL_ID_GET(_cookie) \
  175. (((_cookie) & RX_DESC_COOKIE_POOL_ID_MASK) >> \
  176. RX_DESC_COOKIE_POOL_ID_SHIFT)
  177. #define DP_RX_DESC_COOKIE_INDEX_GET(_cookie) \
  178. (((_cookie) & RX_DESC_COOKIE_INDEX_MASK) >> \
  179. RX_DESC_COOKIE_INDEX_SHIFT)
  180. #define dp_rx_add_to_free_desc_list(head, tail, new) \
  181. __dp_rx_add_to_free_desc_list(head, tail, new, __func__)
  182. #define dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool, \
  183. num_buffers, desc_list, tail) \
  184. __dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool, \
  185. num_buffers, desc_list, tail, __func__)
  186. #ifdef DP_RX_SPECIAL_FRAME_NEED
  187. /**
  188. * dp_rx_is_special_frame() - check is RX frame special needed
  189. *
  190. * @nbuf: RX skb pointer
  191. * @frame_mask: the mask for speical frame needed
  192. *
  193. * Check is RX frame wanted matched with mask
  194. *
  195. * Return: true - special frame needed, false - no
  196. */
  197. static inline
  198. bool dp_rx_is_special_frame(qdf_nbuf_t nbuf, uint32_t frame_mask)
  199. {
  200. if (((frame_mask & FRAME_MASK_IPV4_ARP) &&
  201. qdf_nbuf_is_ipv4_arp_pkt(nbuf)) ||
  202. ((frame_mask & FRAME_MASK_IPV4_DHCP) &&
  203. qdf_nbuf_is_ipv4_dhcp_pkt(nbuf)) ||
  204. ((frame_mask & FRAME_MASK_IPV4_EAPOL) &&
  205. qdf_nbuf_is_ipv4_eapol_pkt(nbuf)) ||
  206. ((frame_mask & FRAME_MASK_IPV6_DHCP) &&
  207. qdf_nbuf_is_ipv6_dhcp_pkt(nbuf)))
  208. return true;
  209. return false;
  210. }
  211. /**
  212. * dp_rx_deliver_special_frame() - Deliver the RX special frame to stack
  213. * if matches mask
  214. *
  215. * @soc: Datapath soc handler
  216. * @peer: pointer to DP peer
  217. * @nbuf: pointer to the skb of RX frame
  218. * @frame_mask: the mask for speical frame needed
  219. * @rx_tlv_hdr: start of rx tlv header
  220. *
  221. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  222. * single nbuf is expected.
  223. *
  224. * return: true - nbuf has been delivered to stack, false - not.
  225. */
  226. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_peer *peer,
  227. qdf_nbuf_t nbuf, uint32_t frame_mask,
  228. uint8_t *rx_tlv_hdr);
  229. #else
  230. static inline
  231. bool dp_rx_is_special_frame(qdf_nbuf_t nbuf, uint32_t frame_mask)
  232. {
  233. return false;
  234. }
  235. static inline
  236. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_peer *peer,
  237. qdf_nbuf_t nbuf, uint32_t frame_mask,
  238. uint8_t *rx_tlv_hdr)
  239. {
  240. return false;
  241. }
  242. #endif
  243. /* DOC: Offset to obtain LLC hdr
  244. *
  245. * In the case of Wifi parse error
  246. * to reach LLC header from beginning
  247. * of VLAN tag we need to skip 8 bytes.
  248. * Vlan_tag(4)+length(2)+length added
  249. * by HW(2) = 8 bytes.
  250. */
  251. #define DP_SKIP_VLAN 8
  252. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  253. /**
  254. * struct dp_rx_cached_buf - rx cached buffer
  255. * @list: linked list node
  256. * @buf: skb buffer
  257. */
  258. struct dp_rx_cached_buf {
  259. qdf_list_node_t node;
  260. qdf_nbuf_t buf;
  261. };
  262. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  263. /*
  264. *dp_rx_xor_block() - xor block of data
  265. *@b: destination data block
  266. *@a: source data block
  267. *@len: length of the data to process
  268. *
  269. *Returns: None
  270. */
  271. static inline void dp_rx_xor_block(uint8_t *b, const uint8_t *a, qdf_size_t len)
  272. {
  273. qdf_size_t i;
  274. for (i = 0; i < len; i++)
  275. b[i] ^= a[i];
  276. }
  277. /*
  278. *dp_rx_rotl() - rotate the bits left
  279. *@val: unsigned integer input value
  280. *@bits: number of bits
  281. *
  282. *Returns: Integer with left rotated by number of 'bits'
  283. */
  284. static inline uint32_t dp_rx_rotl(uint32_t val, int bits)
  285. {
  286. return (val << bits) | (val >> (32 - bits));
  287. }
  288. /*
  289. *dp_rx_rotr() - rotate the bits right
  290. *@val: unsigned integer input value
  291. *@bits: number of bits
  292. *
  293. *Returns: Integer with right rotated by number of 'bits'
  294. */
  295. static inline uint32_t dp_rx_rotr(uint32_t val, int bits)
  296. {
  297. return (val >> bits) | (val << (32 - bits));
  298. }
  299. /*
  300. * dp_set_rx_queue() - set queue_mapping in skb
  301. * @nbuf: skb
  302. * @queue_id: rx queue_id
  303. *
  304. * Return: void
  305. */
  306. #ifdef QCA_OL_RX_MULTIQ_SUPPORT
  307. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  308. {
  309. qdf_nbuf_record_rx_queue(nbuf, queue_id);
  310. return;
  311. }
  312. #else
  313. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  314. {
  315. }
  316. #endif
  317. /*
  318. *dp_rx_xswap() - swap the bits left
  319. *@val: unsigned integer input value
  320. *
  321. *Returns: Integer with bits swapped
  322. */
  323. static inline uint32_t dp_rx_xswap(uint32_t val)
  324. {
  325. return ((val & 0x00ff00ff) << 8) | ((val & 0xff00ff00) >> 8);
  326. }
  327. /*
  328. *dp_rx_get_le32_split() - get little endian 32 bits split
  329. *@b0: byte 0
  330. *@b1: byte 1
  331. *@b2: byte 2
  332. *@b3: byte 3
  333. *
  334. *Returns: Integer with split little endian 32 bits
  335. */
  336. static inline uint32_t dp_rx_get_le32_split(uint8_t b0, uint8_t b1, uint8_t b2,
  337. uint8_t b3)
  338. {
  339. return b0 | (b1 << 8) | (b2 << 16) | (b3 << 24);
  340. }
  341. /*
  342. *dp_rx_get_le32() - get little endian 32 bits
  343. *@b0: byte 0
  344. *@b1: byte 1
  345. *@b2: byte 2
  346. *@b3: byte 3
  347. *
  348. *Returns: Integer with little endian 32 bits
  349. */
  350. static inline uint32_t dp_rx_get_le32(const uint8_t *p)
  351. {
  352. return dp_rx_get_le32_split(p[0], p[1], p[2], p[3]);
  353. }
  354. /*
  355. * dp_rx_put_le32() - put little endian 32 bits
  356. * @p: destination char array
  357. * @v: source 32-bit integer
  358. *
  359. * Returns: None
  360. */
  361. static inline void dp_rx_put_le32(uint8_t *p, uint32_t v)
  362. {
  363. p[0] = (v) & 0xff;
  364. p[1] = (v >> 8) & 0xff;
  365. p[2] = (v >> 16) & 0xff;
  366. p[3] = (v >> 24) & 0xff;
  367. }
  368. /* Extract michal mic block of data */
  369. #define dp_rx_michael_block(l, r) \
  370. do { \
  371. r ^= dp_rx_rotl(l, 17); \
  372. l += r; \
  373. r ^= dp_rx_xswap(l); \
  374. l += r; \
  375. r ^= dp_rx_rotl(l, 3); \
  376. l += r; \
  377. r ^= dp_rx_rotr(l, 2); \
  378. l += r; \
  379. } while (0)
  380. /**
  381. * struct dp_rx_desc_list_elem_t
  382. *
  383. * @next : Next pointer to form free list
  384. * @rx_desc : DP Rx descriptor
  385. */
  386. union dp_rx_desc_list_elem_t {
  387. union dp_rx_desc_list_elem_t *next;
  388. struct dp_rx_desc rx_desc;
  389. };
  390. #ifdef RX_DESC_MULTI_PAGE_ALLOC
  391. /**
  392. * dp_rx_desc_find() - find dp rx descriptor from page ID and offset
  393. * @page_id: Page ID
  394. * @offset: Offset of the descriptor element
  395. *
  396. * Return: RX descriptor element
  397. */
  398. union dp_rx_desc_list_elem_t *dp_rx_desc_find(uint16_t page_id, uint16_t offset,
  399. struct rx_desc_pool *rx_pool);
  400. static inline
  401. struct dp_rx_desc *dp_get_rx_desc_from_cookie(struct dp_soc *soc,
  402. struct rx_desc_pool *pool,
  403. uint32_t cookie)
  404. {
  405. uint8_t pool_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(cookie);
  406. uint16_t page_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(cookie);
  407. uint8_t offset = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(cookie);
  408. struct rx_desc_pool *rx_desc_pool;
  409. union dp_rx_desc_list_elem_t *rx_desc_elem;
  410. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  411. return NULL;
  412. rx_desc_pool = &pool[pool_id];
  413. rx_desc_elem = (union dp_rx_desc_list_elem_t *)
  414. (rx_desc_pool->desc_pages.cacheable_pages[page_id] +
  415. rx_desc_pool->elem_size * offset);
  416. return &rx_desc_elem->rx_desc;
  417. }
  418. /**
  419. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  420. * the Rx descriptor on Rx DMA source ring buffer
  421. * @soc: core txrx main context
  422. * @cookie: cookie used to lookup virtual address
  423. *
  424. * Return: Pointer to the Rx descriptor
  425. */
  426. static inline
  427. struct dp_rx_desc *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc,
  428. uint32_t cookie)
  429. {
  430. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_buf[0], cookie);
  431. }
  432. /**
  433. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  434. * the Rx descriptor on monitor ring buffer
  435. * @soc: core txrx main context
  436. * @cookie: cookie used to lookup virtual address
  437. *
  438. * Return: Pointer to the Rx descriptor
  439. */
  440. static inline
  441. struct dp_rx_desc *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc,
  442. uint32_t cookie)
  443. {
  444. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_mon[0], cookie);
  445. }
  446. /**
  447. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  448. * the Rx descriptor on monitor status ring buffer
  449. * @soc: core txrx main context
  450. * @cookie: cookie used to lookup virtual address
  451. *
  452. * Return: Pointer to the Rx descriptor
  453. */
  454. static inline
  455. struct dp_rx_desc *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc,
  456. uint32_t cookie)
  457. {
  458. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_status[0], cookie);
  459. }
  460. #else
  461. void dp_rx_desc_pool_init(struct dp_soc *soc, uint32_t pool_id,
  462. uint32_t pool_size,
  463. struct rx_desc_pool *rx_desc_pool);
  464. /**
  465. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  466. * the Rx descriptor on Rx DMA source ring buffer
  467. * @soc: core txrx main context
  468. * @cookie: cookie used to lookup virtual address
  469. *
  470. * Return: void *: Virtual Address of the Rx descriptor
  471. */
  472. static inline
  473. void *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc, uint32_t cookie)
  474. {
  475. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  476. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  477. struct rx_desc_pool *rx_desc_pool;
  478. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  479. return NULL;
  480. rx_desc_pool = &soc->rx_desc_buf[pool_id];
  481. if (qdf_unlikely(index >= rx_desc_pool->pool_size))
  482. return NULL;
  483. return &rx_desc_pool->array[index].rx_desc;
  484. }
  485. /**
  486. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  487. * the Rx descriptor on monitor ring buffer
  488. * @soc: core txrx main context
  489. * @cookie: cookie used to lookup virtual address
  490. *
  491. * Return: void *: Virtual Address of the Rx descriptor
  492. */
  493. static inline
  494. void *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc, uint32_t cookie)
  495. {
  496. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  497. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  498. /* TODO */
  499. /* Add sanity for pool_id & index */
  500. return &(soc->rx_desc_mon[pool_id].array[index].rx_desc);
  501. }
  502. /**
  503. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  504. * the Rx descriptor on monitor status ring buffer
  505. * @soc: core txrx main context
  506. * @cookie: cookie used to lookup virtual address
  507. *
  508. * Return: void *: Virtual Address of the Rx descriptor
  509. */
  510. static inline
  511. void *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc, uint32_t cookie)
  512. {
  513. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  514. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  515. /* TODO */
  516. /* Add sanity for pool_id & index */
  517. return &(soc->rx_desc_status[pool_id].array[index].rx_desc);
  518. }
  519. #endif /* RX_DESC_MULTI_PAGE_ALLOC */
  520. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  521. static inline bool dp_rx_check_ap_bridge(struct dp_vdev *vdev)
  522. {
  523. return vdev->ap_bridge_enabled;
  524. }
  525. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  526. static inline QDF_STATUS
  527. dp_rx_cookie_check_and_invalidate(hal_ring_desc_t ring_desc)
  528. {
  529. if (qdf_unlikely(HAL_RX_REO_BUF_COOKIE_INVALID_GET(ring_desc)))
  530. return QDF_STATUS_E_FAILURE;
  531. HAL_RX_REO_BUF_COOKIE_INVALID_SET(ring_desc);
  532. return QDF_STATUS_SUCCESS;
  533. }
  534. /**
  535. * dp_rx_cookie_reset_invalid_bit() - Reset the invalid bit of the cookie
  536. * field in ring descriptor
  537. * @ring_desc: ring descriptor
  538. *
  539. * Return: None
  540. */
  541. static inline void
  542. dp_rx_cookie_reset_invalid_bit(hal_ring_desc_t ring_desc)
  543. {
  544. HAL_RX_REO_BUF_COOKIE_INVALID_RESET(ring_desc);
  545. }
  546. #else
  547. static inline QDF_STATUS
  548. dp_rx_cookie_check_and_invalidate(hal_ring_desc_t ring_desc)
  549. {
  550. return QDF_STATUS_SUCCESS;
  551. }
  552. static inline void
  553. dp_rx_cookie_reset_invalid_bit(hal_ring_desc_t ring_desc)
  554. {
  555. }
  556. #endif
  557. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  558. QDF_STATUS dp_rx_desc_pool_is_allocated(struct rx_desc_pool *rx_desc_pool);
  559. QDF_STATUS dp_rx_desc_pool_alloc(struct dp_soc *soc,
  560. uint32_t pool_size,
  561. struct rx_desc_pool *rx_desc_pool);
  562. void dp_rx_desc_pool_init(struct dp_soc *soc, uint32_t pool_id,
  563. uint32_t pool_size,
  564. struct rx_desc_pool *rx_desc_pool);
  565. void dp_rx_pdev_mon_buf_buffers_free(struct dp_pdev *pdev, uint32_t mac_id);
  566. void dp_rx_add_desc_list_to_free_list(struct dp_soc *soc,
  567. union dp_rx_desc_list_elem_t **local_desc_list,
  568. union dp_rx_desc_list_elem_t **tail,
  569. uint16_t pool_id,
  570. struct rx_desc_pool *rx_desc_pool);
  571. uint16_t dp_rx_get_free_desc_list(struct dp_soc *soc, uint32_t pool_id,
  572. struct rx_desc_pool *rx_desc_pool,
  573. uint16_t num_descs,
  574. union dp_rx_desc_list_elem_t **desc_list,
  575. union dp_rx_desc_list_elem_t **tail);
  576. QDF_STATUS dp_rx_pdev_desc_pool_alloc(struct dp_pdev *pdev);
  577. void dp_rx_pdev_desc_pool_free(struct dp_pdev *pdev);
  578. QDF_STATUS dp_rx_pdev_desc_pool_init(struct dp_pdev *pdev);
  579. void dp_rx_pdev_desc_pool_deinit(struct dp_pdev *pdev);
  580. void dp_rx_desc_pool_deinit(struct dp_soc *soc,
  581. struct rx_desc_pool *rx_desc_pool,
  582. uint32_t pool_id);
  583. QDF_STATUS dp_rx_pdev_attach(struct dp_pdev *pdev);
  584. QDF_STATUS dp_rx_pdev_buffers_alloc(struct dp_pdev *pdev);
  585. void dp_rx_pdev_buffers_free(struct dp_pdev *pdev);
  586. void dp_rx_pdev_detach(struct dp_pdev *pdev);
  587. void dp_print_napi_stats(struct dp_soc *soc);
  588. /**
  589. * dp_rx_vdev_detach() - detach vdev from dp rx
  590. * @vdev: virtual device instance
  591. *
  592. * Return: QDF_STATUS_SUCCESS: success
  593. * QDF_STATUS_E_RESOURCES: Error return
  594. */
  595. QDF_STATUS dp_rx_vdev_detach(struct dp_vdev *vdev);
  596. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  597. uint32_t
  598. dp_rx_process(struct dp_intr *int_ctx, hal_ring_handle_t hal_ring_hdl,
  599. uint8_t reo_ring_num,
  600. uint32_t quota);
  601. /**
  602. * dp_rx_err_process() - Processes error frames routed to REO error ring
  603. * @int_ctx: pointer to DP interrupt context
  604. * @soc: core txrx main context
  605. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  606. * @quota: No. of units (packets) that can be serviced in one shot.
  607. *
  608. * This function implements error processing and top level demultiplexer
  609. * for all the frames routed to REO error ring.
  610. *
  611. * Return: uint32_t: No. of elements processed
  612. */
  613. uint32_t dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  614. hal_ring_handle_t hal_ring_hdl, uint32_t quota);
  615. /**
  616. * dp_rx_wbm_err_process() - Processes error frames routed to WBM release ring
  617. * @int_ctx: pointer to DP interrupt context
  618. * @soc: core txrx main context
  619. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  620. * @quota: No. of units (packets) that can be serviced in one shot.
  621. *
  622. * This function implements error processing and top level demultiplexer
  623. * for all the frames routed to WBM2HOST sw release ring.
  624. *
  625. * Return: uint32_t: No. of elements processed
  626. */
  627. uint32_t
  628. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  629. hal_ring_handle_t hal_ring_hdl, uint32_t quota);
  630. /**
  631. * dp_rx_sg_create() - create a frag_list for MSDUs which are spread across
  632. * multiple nbufs.
  633. * @soc: core txrx main context
  634. * @nbuf: pointer to the first msdu of an amsdu.
  635. *
  636. * This function implements the creation of RX frag_list for cases
  637. * where an MSDU is spread across multiple nbufs.
  638. *
  639. * Return: returns the head nbuf which contains complete frag_list.
  640. */
  641. qdf_nbuf_t dp_rx_sg_create(struct dp_soc *soc, qdf_nbuf_t nbuf);
  642. /*
  643. * dp_rx_desc_nbuf_and_pool_free() - free the sw rx desc pool called during
  644. * de-initialization of wifi module.
  645. *
  646. * @soc: core txrx main context
  647. * @pool_id: pool_id which is one of 3 mac_ids
  648. * @rx_desc_pool: rx descriptor pool pointer
  649. *
  650. * Return: None
  651. */
  652. void dp_rx_desc_nbuf_and_pool_free(struct dp_soc *soc, uint32_t pool_id,
  653. struct rx_desc_pool *rx_desc_pool);
  654. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  655. /*
  656. * dp_rx_desc_nbuf_free() - free the sw rx desc nbufs called during
  657. * de-initialization of wifi module.
  658. *
  659. * @soc: core txrx main context
  660. * @pool_id: pool_id which is one of 3 mac_ids
  661. * @rx_desc_pool: rx descriptor pool pointer
  662. *
  663. * Return: None
  664. */
  665. void dp_rx_desc_nbuf_free(struct dp_soc *soc,
  666. struct rx_desc_pool *rx_desc_pool);
  667. #ifdef DP_RX_MON_MEM_FRAG
  668. /*
  669. * dp_rx_desc_frag_free() - free the sw rx desc frag called during
  670. * de-initialization of wifi module.
  671. *
  672. * @soc: core txrx main context
  673. * @rx_desc_pool: rx descriptor pool pointer
  674. *
  675. * Return: None
  676. */
  677. void dp_rx_desc_frag_free(struct dp_soc *soc,
  678. struct rx_desc_pool *rx_desc_pool);
  679. #else
  680. static inline
  681. void dp_rx_desc_frag_free(struct dp_soc *soc,
  682. struct rx_desc_pool *rx_desc_pool)
  683. {
  684. }
  685. #endif
  686. /*
  687. * dp_rx_desc_pool_free() - free the sw rx desc array called during
  688. * de-initialization of wifi module.
  689. *
  690. * @soc: core txrx main context
  691. * @rx_desc_pool: rx descriptor pool pointer
  692. *
  693. * Return: None
  694. */
  695. void dp_rx_desc_pool_free(struct dp_soc *soc,
  696. struct rx_desc_pool *rx_desc_pool);
  697. void dp_rx_deliver_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf_list,
  698. struct dp_peer *peer);
  699. #ifdef RX_DESC_LOGGING
  700. /*
  701. * dp_rx_desc_alloc_dbg_info() - Alloc memory for rx descriptor debug
  702. * structure
  703. * @rx_desc: rx descriptor pointer
  704. *
  705. * Return: None
  706. */
  707. static inline
  708. void dp_rx_desc_alloc_dbg_info(struct dp_rx_desc *rx_desc)
  709. {
  710. rx_desc->dbg_info = qdf_mem_malloc(sizeof(struct dp_rx_desc_dbg_info));
  711. }
  712. /*
  713. * dp_rx_desc_free_dbg_info() - Free rx descriptor debug
  714. * structure memory
  715. * @rx_desc: rx descriptor pointer
  716. *
  717. * Return: None
  718. */
  719. static inline
  720. void dp_rx_desc_free_dbg_info(struct dp_rx_desc *rx_desc)
  721. {
  722. qdf_mem_free(rx_desc->dbg_info);
  723. }
  724. /*
  725. * dp_rx_desc_update_dbg_info() - Update rx descriptor debug info
  726. * structure memory
  727. * @rx_desc: rx descriptor pointer
  728. *
  729. * Return: None
  730. */
  731. static
  732. void dp_rx_desc_update_dbg_info(struct dp_rx_desc *rx_desc,
  733. const char *func_name, uint8_t flag)
  734. {
  735. struct dp_rx_desc_dbg_info *info = rx_desc->dbg_info;
  736. if (!info)
  737. return;
  738. if (flag == RX_DESC_REPLENISHED) {
  739. qdf_str_lcopy(info->replenish_caller, func_name,
  740. QDF_MEM_FUNC_NAME_SIZE);
  741. info->replenish_ts = qdf_get_log_timestamp();
  742. } else {
  743. qdf_str_lcopy(info->freelist_caller, func_name,
  744. QDF_MEM_FUNC_NAME_SIZE);
  745. info->freelist_ts = qdf_get_log_timestamp();
  746. info->prev_nbuf = rx_desc->nbuf;
  747. info->prev_nbuf_data_addr = rx_desc->nbuf_data_addr;
  748. rx_desc->nbuf_data_addr = NULL;
  749. }
  750. }
  751. #else
  752. static inline
  753. void dp_rx_desc_alloc_dbg_info(struct dp_rx_desc *rx_desc)
  754. {
  755. }
  756. static inline
  757. void dp_rx_desc_free_dbg_info(struct dp_rx_desc *rx_desc)
  758. {
  759. }
  760. static inline
  761. void dp_rx_desc_update_dbg_info(struct dp_rx_desc *rx_desc,
  762. const char *func_name, uint8_t flag)
  763. {
  764. }
  765. #endif /* RX_DESC_LOGGING */
  766. /**
  767. * dp_rx_add_to_free_desc_list() - Adds to a local free descriptor list
  768. *
  769. * @head: pointer to the head of local free list
  770. * @tail: pointer to the tail of local free list
  771. * @new: new descriptor that is added to the free list
  772. * @func_name: caller func name
  773. *
  774. * Return: void:
  775. */
  776. static inline
  777. void __dp_rx_add_to_free_desc_list(union dp_rx_desc_list_elem_t **head,
  778. union dp_rx_desc_list_elem_t **tail,
  779. struct dp_rx_desc *new, const char *func_name)
  780. {
  781. qdf_assert(head && new);
  782. dp_rx_desc_update_dbg_info(new, func_name, RX_DESC_IN_FREELIST);
  783. new->nbuf = NULL;
  784. new->in_use = 0;
  785. ((union dp_rx_desc_list_elem_t *)new)->next = *head;
  786. *head = (union dp_rx_desc_list_elem_t *)new;
  787. /* reset tail if head->next is NULL */
  788. if (!*tail || !(*head)->next)
  789. *tail = *head;
  790. }
  791. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  792. uint8_t mac_id);
  793. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  794. qdf_nbuf_t mpdu, bool mpdu_done, uint8_t mac_id);
  795. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  796. uint8_t *rx_tlv_hdr, struct dp_peer *peer);
  797. void dp_2k_jump_handle(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  798. uint16_t peer_id, uint8_t tid);
  799. #define DP_RX_HEAD_APPEND(head, elem) \
  800. do { \
  801. qdf_nbuf_set_next((elem), (head)); \
  802. (head) = (elem); \
  803. } while (0)
  804. #define DP_RX_LIST_APPEND(head, tail, elem) \
  805. do { \
  806. if (!(head)) { \
  807. (head) = (elem); \
  808. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(head) = 1;\
  809. } else { \
  810. qdf_nbuf_set_next((tail), (elem)); \
  811. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(head)++; \
  812. } \
  813. (tail) = (elem); \
  814. qdf_nbuf_set_next((tail), NULL); \
  815. } while (0)
  816. #define DP_RX_MERGE_TWO_LIST(phead, ptail, chead, ctail) \
  817. do { \
  818. if (!(phead)) { \
  819. (phead) = (chead); \
  820. } else { \
  821. qdf_nbuf_set_next((ptail), (chead)); \
  822. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(phead) += \
  823. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(chead); \
  824. } \
  825. (ptail) = (ctail); \
  826. qdf_nbuf_set_next((ptail), NULL); \
  827. } while (0)
  828. #if defined(QCA_PADDR_CHECK_ON_3TH_PLATFORM)
  829. /*
  830. * on some third-party platform, the memory below 0x2000
  831. * is reserved for target use, so any memory allocated in this
  832. * region should not be used by host
  833. */
  834. #define MAX_RETRY 50
  835. #define DP_PHY_ADDR_RESERVED 0x2000
  836. #elif defined(BUILD_X86)
  837. /*
  838. * in M2M emulation platforms (x86) the memory below 0x50000000
  839. * is reserved for target use, so any memory allocated in this
  840. * region should not be used by host
  841. */
  842. #define MAX_RETRY 100
  843. #define DP_PHY_ADDR_RESERVED 0x50000000
  844. #endif
  845. #if defined(QCA_PADDR_CHECK_ON_3TH_PLATFORM) || defined(BUILD_X86)
  846. /**
  847. * dp_check_paddr() - check if current phy address is valid or not
  848. * @dp_soc: core txrx main context
  849. * @rx_netbuf: skb buffer
  850. * @paddr: physical address
  851. * @rx_desc_pool: struct of rx descriptor pool
  852. * check if the physical address of the nbuf->data is less
  853. * than DP_PHY_ADDR_RESERVED then free the nbuf and try
  854. * allocating new nbuf. We can try for 100 times.
  855. *
  856. * This is a temp WAR till we fix it properly.
  857. *
  858. * Return: success or failure.
  859. */
  860. static inline
  861. int dp_check_paddr(struct dp_soc *dp_soc,
  862. qdf_nbuf_t *rx_netbuf,
  863. qdf_dma_addr_t *paddr,
  864. struct rx_desc_pool *rx_desc_pool)
  865. {
  866. uint32_t nbuf_retry = 0;
  867. int32_t ret;
  868. if (qdf_likely(*paddr > DP_PHY_ADDR_RESERVED))
  869. return QDF_STATUS_SUCCESS;
  870. do {
  871. dp_debug("invalid phy addr 0x%llx, trying again",
  872. (uint64_t)(*paddr));
  873. nbuf_retry++;
  874. if ((*rx_netbuf)) {
  875. /* Not freeing buffer intentionally.
  876. * Observed that same buffer is getting
  877. * re-allocated resulting in longer load time
  878. * WMI init timeout.
  879. * This buffer is anyway not useful so skip it.
  880. *.Add such buffer to invalid list and free
  881. *.them when driver unload.
  882. **/
  883. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev,
  884. *rx_netbuf,
  885. QDF_DMA_FROM_DEVICE,
  886. rx_desc_pool->buf_size);
  887. qdf_nbuf_queue_add(&dp_soc->invalid_buf_queue,
  888. *rx_netbuf);
  889. }
  890. *rx_netbuf = qdf_nbuf_alloc(dp_soc->osdev,
  891. rx_desc_pool->buf_size,
  892. RX_BUFFER_RESERVATION,
  893. rx_desc_pool->buf_alignment,
  894. FALSE);
  895. if (qdf_unlikely(!(*rx_netbuf)))
  896. return QDF_STATUS_E_FAILURE;
  897. ret = qdf_nbuf_map_nbytes_single(dp_soc->osdev,
  898. *rx_netbuf,
  899. QDF_DMA_FROM_DEVICE,
  900. rx_desc_pool->buf_size);
  901. if (qdf_unlikely(ret == QDF_STATUS_E_FAILURE)) {
  902. qdf_nbuf_free(*rx_netbuf);
  903. *rx_netbuf = NULL;
  904. continue;
  905. }
  906. *paddr = qdf_nbuf_get_frag_paddr(*rx_netbuf, 0);
  907. if (qdf_likely(*paddr > DP_PHY_ADDR_RESERVED))
  908. return QDF_STATUS_SUCCESS;
  909. } while (nbuf_retry < MAX_RETRY);
  910. if ((*rx_netbuf)) {
  911. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev,
  912. *rx_netbuf,
  913. QDF_DMA_FROM_DEVICE,
  914. rx_desc_pool->buf_size);
  915. qdf_nbuf_queue_add(&dp_soc->invalid_buf_queue,
  916. *rx_netbuf);
  917. }
  918. return QDF_STATUS_E_FAILURE;
  919. }
  920. #else
  921. static inline
  922. int dp_check_paddr(struct dp_soc *dp_soc,
  923. qdf_nbuf_t *rx_netbuf,
  924. qdf_dma_addr_t *paddr,
  925. struct rx_desc_pool *rx_desc_pool)
  926. {
  927. return QDF_STATUS_SUCCESS;
  928. }
  929. #endif
  930. /**
  931. * dp_rx_cookie_2_link_desc_va() - Converts cookie to a virtual address of
  932. * the MSDU Link Descriptor
  933. * @soc: core txrx main context
  934. * @buf_info: buf_info includes cookie that is used to lookup
  935. * virtual address of link descriptor after deriving the page id
  936. * and the offset or index of the desc on the associatde page.
  937. *
  938. * This is the VA of the link descriptor, that HAL layer later uses to
  939. * retrieve the list of MSDU's for a given MPDU.
  940. *
  941. * Return: void *: Virtual Address of the Rx descriptor
  942. */
  943. static inline
  944. void *dp_rx_cookie_2_link_desc_va(struct dp_soc *soc,
  945. struct hal_buf_info *buf_info)
  946. {
  947. void *link_desc_va;
  948. struct qdf_mem_multi_page_t *pages;
  949. uint16_t page_id = LINK_DESC_COOKIE_PAGE_ID(buf_info->sw_cookie);
  950. pages = &soc->link_desc_pages;
  951. if (!pages)
  952. return NULL;
  953. if (qdf_unlikely(page_id >= pages->num_pages))
  954. return NULL;
  955. link_desc_va = pages->dma_pages[page_id].page_v_addr_start +
  956. (buf_info->paddr - pages->dma_pages[page_id].page_p_addr);
  957. return link_desc_va;
  958. }
  959. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  960. /*
  961. * dp_rx_intrabss_fwd() - API for intrabss fwd. For EAPOL
  962. * pkt with DA not equal to vdev mac addr, fwd is not allowed.
  963. * @soc: core txrx main context
  964. * @ta_peer: source peer entry
  965. * @rx_tlv_hdr: start address of rx tlvs
  966. * @nbuf: nbuf that has to be intrabss forwarded
  967. * @msdu_metadata: msdu metadata
  968. *
  969. * Return: true if it is forwarded else false
  970. */
  971. bool dp_rx_intrabss_fwd(struct dp_soc *soc,
  972. struct dp_peer *ta_peer,
  973. uint8_t *rx_tlv_hdr,
  974. qdf_nbuf_t nbuf,
  975. struct hal_rx_msdu_metadata msdu_metadata);
  976. #ifdef DISABLE_EAPOL_INTRABSS_FWD
  977. /*
  978. * dp_rx_intrabss_fwd_wrapper() - Wrapper API for intrabss fwd. For EAPOL
  979. * pkt with DA not equal to vdev mac addr, fwd is not allowed.
  980. * @soc: core txrx main context
  981. * @ta_peer: source peer entry
  982. * @rx_tlv_hdr: start address of rx tlvs
  983. * @nbuf: nbuf that has to be intrabss forwarded
  984. * @msdu_metadata: msdu metadata
  985. *
  986. * Return: true if it is forwarded else false
  987. */
  988. static inline
  989. bool dp_rx_intrabss_fwd_wrapper(struct dp_soc *soc, struct dp_peer *ta_peer,
  990. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  991. struct hal_rx_msdu_metadata msdu_metadata)
  992. {
  993. if (qdf_unlikely(qdf_nbuf_is_ipv4_eapol_pkt(nbuf) &&
  994. qdf_mem_cmp(qdf_nbuf_data(nbuf) +
  995. QDF_NBUF_DEST_MAC_OFFSET,
  996. ta_peer->vdev->mac_addr.raw,
  997. QDF_MAC_ADDR_SIZE))) {
  998. qdf_nbuf_free(nbuf);
  999. DP_STATS_INC(soc, rx.err.intrabss_eapol_drop, 1);
  1000. return true;
  1001. }
  1002. return dp_rx_intrabss_fwd(soc, ta_peer, rx_tlv_hdr, nbuf,
  1003. msdu_metadata);
  1004. }
  1005. #define DP_RX_INTRABSS_FWD(soc, peer, rx_tlv_hdr, nbuf, msdu_metadata) \
  1006. dp_rx_intrabss_fwd_wrapper(soc, peer, rx_tlv_hdr, nbuf, \
  1007. msdu_metadata)
  1008. #else /* DISABLE_EAPOL_INTRABSS_FWD */
  1009. #define DP_RX_INTRABSS_FWD(soc, peer, rx_tlv_hdr, nbuf, msdu_metadata) \
  1010. dp_rx_intrabss_fwd(soc, peer, rx_tlv_hdr, nbuf, msdu_metadata)
  1011. #endif /* DISABLE_EAPOL_INTRABSS_FWD */
  1012. /**
  1013. * dp_rx_defrag_concat() - Concatenate the fragments
  1014. *
  1015. * @dst: destination pointer to the buffer
  1016. * @src: source pointer from where the fragment payload is to be copied
  1017. *
  1018. * Return: QDF_STATUS
  1019. */
  1020. static inline QDF_STATUS dp_rx_defrag_concat(qdf_nbuf_t dst, qdf_nbuf_t src)
  1021. {
  1022. /*
  1023. * Inside qdf_nbuf_cat, if it is necessary to reallocate dst
  1024. * to provide space for src, the headroom portion is copied from
  1025. * the original dst buffer to the larger new dst buffer.
  1026. * (This is needed, because the headroom of the dst buffer
  1027. * contains the rx desc.)
  1028. */
  1029. if (!qdf_nbuf_cat(dst, src)) {
  1030. /*
  1031. * qdf_nbuf_cat does not free the src memory.
  1032. * Free src nbuf before returning
  1033. * For failure case the caller takes of freeing the nbuf
  1034. */
  1035. qdf_nbuf_free(src);
  1036. return QDF_STATUS_SUCCESS;
  1037. }
  1038. return QDF_STATUS_E_DEFRAG_ERROR;
  1039. }
  1040. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1041. #ifndef FEATURE_WDS
  1042. void dp_rx_da_learn(struct dp_soc *soc, uint8_t *rx_tlv_hdr,
  1043. struct dp_peer *ta_peer, qdf_nbuf_t nbuf);
  1044. static inline QDF_STATUS dp_rx_ast_set_active(struct dp_soc *soc, uint16_t sa_idx, bool is_active)
  1045. {
  1046. return QDF_STATUS_SUCCESS;
  1047. }
  1048. static inline void
  1049. dp_rx_wds_srcport_learn(struct dp_soc *soc,
  1050. uint8_t *rx_tlv_hdr,
  1051. struct dp_peer *ta_peer,
  1052. qdf_nbuf_t nbuf,
  1053. struct hal_rx_msdu_metadata msdu_metadata)
  1054. {
  1055. }
  1056. #endif
  1057. /*
  1058. * dp_rx_desc_dump() - dump the sw rx descriptor
  1059. *
  1060. * @rx_desc: sw rx descriptor
  1061. */
  1062. static inline void dp_rx_desc_dump(struct dp_rx_desc *rx_desc)
  1063. {
  1064. dp_info("rx_desc->nbuf: %pK, rx_desc->cookie: %d, rx_desc->pool_id: %d, rx_desc->in_use: %d, rx_desc->unmapped: %d",
  1065. rx_desc->nbuf, rx_desc->cookie, rx_desc->pool_id,
  1066. rx_desc->in_use, rx_desc->unmapped);
  1067. }
  1068. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1069. /*
  1070. * check_qwrap_multicast_loopback() - Check if rx packet is a loopback packet.
  1071. * In qwrap mode, packets originated from
  1072. * any vdev should not loopback and
  1073. * should be dropped.
  1074. * @vdev: vdev on which rx packet is received
  1075. * @nbuf: rx pkt
  1076. *
  1077. */
  1078. #if ATH_SUPPORT_WRAP
  1079. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  1080. qdf_nbuf_t nbuf)
  1081. {
  1082. struct dp_vdev *psta_vdev;
  1083. struct dp_pdev *pdev = vdev->pdev;
  1084. uint8_t *data = qdf_nbuf_data(nbuf);
  1085. if (qdf_unlikely(vdev->proxysta_vdev)) {
  1086. /* In qwrap isolation mode, allow loopback packets as all
  1087. * packets go to RootAP and Loopback on the mpsta.
  1088. */
  1089. if (vdev->isolation_vdev)
  1090. return false;
  1091. TAILQ_FOREACH(psta_vdev, &pdev->vdev_list, vdev_list_elem) {
  1092. if (qdf_unlikely(psta_vdev->proxysta_vdev &&
  1093. !qdf_mem_cmp(psta_vdev->mac_addr.raw,
  1094. &data[QDF_MAC_ADDR_SIZE],
  1095. QDF_MAC_ADDR_SIZE))) {
  1096. /* Drop packet if source address is equal to
  1097. * any of the vdev addresses.
  1098. */
  1099. return true;
  1100. }
  1101. }
  1102. }
  1103. return false;
  1104. }
  1105. #else
  1106. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  1107. qdf_nbuf_t nbuf)
  1108. {
  1109. return false;
  1110. }
  1111. #endif
  1112. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1113. #if defined(WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG) ||\
  1114. defined(WLAN_SUPPORT_RX_TAG_STATISTICS) ||\
  1115. defined(WLAN_SUPPORT_RX_FLOW_TAG)
  1116. #include "dp_rx_tag.h"
  1117. #endif
  1118. #ifndef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  1119. /**
  1120. * dp_rx_update_protocol_tag() - Reads CCE metadata from the RX MSDU end TLV
  1121. * and set the corresponding tag in QDF packet
  1122. * @soc: core txrx main context
  1123. * @vdev: vdev on which the packet is received
  1124. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1125. * @rx_tlv_hdr: rBbase address where the RX TLVs starts
  1126. * @ring_index: REO ring number, not used for error & monitor ring
  1127. * @is_reo_exception: flag to indicate if rx from REO ring or exception ring
  1128. * @is_update_stats: flag to indicate whether to update stats or not
  1129. * Return: void
  1130. */
  1131. static inline void
  1132. dp_rx_update_protocol_tag(struct dp_soc *soc, struct dp_vdev *vdev,
  1133. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  1134. uint16_t ring_index,
  1135. bool is_reo_exception, bool is_update_stats)
  1136. {
  1137. }
  1138. /**
  1139. * dp_rx_err_cce_drop() - Reads CCE metadata from the RX MSDU end TLV
  1140. * and returns whether cce metadata matches
  1141. * @soc: core txrx main context
  1142. * @vdev: vdev on which the packet is received
  1143. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1144. * @rx_tlv_hdr: rBbase address where the RX TLVs starts
  1145. * Return: bool
  1146. */
  1147. static inline bool
  1148. dp_rx_err_cce_drop(struct dp_soc *soc, struct dp_vdev *vdev,
  1149. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  1150. {
  1151. return false;
  1152. }
  1153. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  1154. #ifndef WLAN_SUPPORT_RX_FLOW_TAG
  1155. /**
  1156. * dp_rx_update_flow_tag() - Reads FSE metadata from the RX MSDU end TLV
  1157. * and set the corresponding tag in QDF packet
  1158. * @soc: core txrx main context
  1159. * @vdev: vdev on which the packet is received
  1160. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1161. * @rx_tlv_hdr: base address where the RX TLVs starts
  1162. * @is_update_stats: flag to indicate whether to update stats or not
  1163. *
  1164. * Return: void
  1165. */
  1166. static inline void
  1167. dp_rx_update_flow_tag(struct dp_soc *soc, struct dp_vdev *vdev,
  1168. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr, bool update_stats)
  1169. {
  1170. }
  1171. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  1172. #if !defined(WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG) &&\
  1173. !defined(WLAN_SUPPORT_RX_FLOW_TAG)
  1174. /**
  1175. * dp_rx_mon_update_protocol_flow_tag() - Performs necessary checks for monitor
  1176. * mode and then tags appropriate packets
  1177. * @soc: core txrx main context
  1178. * @vdev: pdev on which packet is received
  1179. * @msdu: QDF packet buffer on which the protocol tag should be set
  1180. * @rx_desc: base address where the RX TLVs start
  1181. * Return: void
  1182. */
  1183. static inline
  1184. void dp_rx_mon_update_protocol_flow_tag(struct dp_soc *soc,
  1185. struct dp_pdev *dp_pdev,
  1186. qdf_nbuf_t msdu, void *rx_desc)
  1187. {
  1188. }
  1189. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG || WLAN_SUPPORT_RX_FLOW_TAG */
  1190. /*
  1191. * dp_rx_buffers_replenish() - replenish rxdma ring with rx nbufs
  1192. * called during dp rx initialization
  1193. * and at the end of dp_rx_process.
  1194. *
  1195. * @soc: core txrx main context
  1196. * @mac_id: mac_id which is one of 3 mac_ids
  1197. * @dp_rxdma_srng: dp rxdma circular ring
  1198. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1199. * @num_req_buffers: number of buffer to be replenished
  1200. * @desc_list: list of descs if called from dp_rx_process
  1201. * or NULL during dp rx initialization or out of buffer
  1202. * interrupt.
  1203. * @tail: tail of descs list
  1204. * @func_name: name of the caller function
  1205. * Return: return success or failure
  1206. */
  1207. QDF_STATUS __dp_rx_buffers_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1208. struct dp_srng *dp_rxdma_srng,
  1209. struct rx_desc_pool *rx_desc_pool,
  1210. uint32_t num_req_buffers,
  1211. union dp_rx_desc_list_elem_t **desc_list,
  1212. union dp_rx_desc_list_elem_t **tail,
  1213. const char *func_name);
  1214. /*
  1215. * dp_pdev_rx_buffers_attach() - replenish rxdma ring with rx nbufs
  1216. * called during dp rx initialization
  1217. *
  1218. * @soc: core txrx main context
  1219. * @mac_id: mac_id which is one of 3 mac_ids
  1220. * @dp_rxdma_srng: dp rxdma circular ring
  1221. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1222. * @num_req_buffers: number of buffer to be replenished
  1223. *
  1224. * Return: return success or failure
  1225. */
  1226. QDF_STATUS
  1227. dp_pdev_rx_buffers_attach(struct dp_soc *dp_soc, uint32_t mac_id,
  1228. struct dp_srng *dp_rxdma_srng,
  1229. struct rx_desc_pool *rx_desc_pool,
  1230. uint32_t num_req_buffers);
  1231. /**
  1232. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  1233. * (WBM), following error handling
  1234. *
  1235. * @soc: core DP main context
  1236. * @buf_addr_info: opaque pointer to the REO error ring descriptor
  1237. * @buf_addr_info: void pointer to the buffer_addr_info
  1238. * @bm_action: put to idle_list or release to msdu_list
  1239. *
  1240. * Return: QDF_STATUS_E_FAILURE for failure else QDF_STATUS_SUCCESS
  1241. */
  1242. QDF_STATUS
  1243. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  1244. uint8_t bm_action);
  1245. /**
  1246. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  1247. * (WBM) by address
  1248. *
  1249. * @soc: core DP main context
  1250. * @link_desc_addr: link descriptor addr
  1251. *
  1252. * Return: QDF_STATUS_E_FAILURE for failure else QDF_STATUS_SUCCESS
  1253. */
  1254. QDF_STATUS
  1255. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  1256. hal_buff_addrinfo_t link_desc_addr,
  1257. uint8_t bm_action);
  1258. /**
  1259. * dp_rxdma_err_process() - RxDMA error processing functionality
  1260. * @soc: core txrx main contex
  1261. * @mac_id: mac id which is one of 3 mac_ids
  1262. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1263. * @quota: No. of units (packets) that can be serviced in one shot.
  1264. *
  1265. * Return: num of buffers processed
  1266. */
  1267. uint32_t
  1268. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1269. uint32_t mac_id, uint32_t quota);
  1270. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1271. uint8_t *rx_tlv_hdr, struct dp_peer *peer);
  1272. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1273. uint8_t *rx_tlv_hdr);
  1274. int dp_wds_rx_policy_check(uint8_t *rx_tlv_hdr, struct dp_vdev *vdev,
  1275. struct dp_peer *peer);
  1276. /*
  1277. * dp_rx_dump_info_and_assert() - dump RX Ring info and Rx Desc info
  1278. *
  1279. * @soc: core txrx main context
  1280. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1281. * @ring_desc: opaque pointer to the RX ring descriptor
  1282. * @rx_desc: host rx descriptor
  1283. *
  1284. * Return: void
  1285. */
  1286. void dp_rx_dump_info_and_assert(struct dp_soc *soc,
  1287. hal_ring_handle_t hal_ring_hdl,
  1288. hal_ring_desc_t ring_desc,
  1289. struct dp_rx_desc *rx_desc);
  1290. void dp_rx_compute_delay(struct dp_vdev *vdev, qdf_nbuf_t nbuf);
  1291. #ifdef QCA_PEER_EXT_STATS
  1292. void dp_rx_compute_tid_delay(struct cdp_delay_tid_stats *stats,
  1293. qdf_nbuf_t nbuf);
  1294. #endif /* QCA_PEER_EXT_STATS */
  1295. #ifdef RX_DESC_DEBUG_CHECK
  1296. /**
  1297. * dp_rx_desc_check_magic() - check the magic value in dp_rx_desc
  1298. * @rx_desc: rx descriptor pointer
  1299. *
  1300. * Return: true, if magic is correct, else false.
  1301. */
  1302. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  1303. {
  1304. if (qdf_unlikely(rx_desc->magic != DP_RX_DESC_MAGIC))
  1305. return false;
  1306. rx_desc->magic = 0;
  1307. return true;
  1308. }
  1309. /**
  1310. * dp_rx_desc_prep() - prepare rx desc
  1311. * @rx_desc: rx descriptor pointer to be prepared
  1312. * @nbuf_frag_info_t: struct dp_rx_nbuf_frag_info *
  1313. *
  1314. * Note: assumption is that we are associating a nbuf which is mapped
  1315. *
  1316. * Return: none
  1317. */
  1318. static inline
  1319. void dp_rx_desc_prep(struct dp_rx_desc *rx_desc,
  1320. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1321. {
  1322. rx_desc->magic = DP_RX_DESC_MAGIC;
  1323. rx_desc->nbuf = (nbuf_frag_info_t->virt_addr).nbuf;
  1324. rx_desc->unmapped = 0;
  1325. rx_desc->nbuf_data_addr = (uint8_t *)qdf_nbuf_data(rx_desc->nbuf);
  1326. }
  1327. /**
  1328. * dp_rx_desc_frag_prep() - prepare rx desc
  1329. * @rx_desc: rx descriptor pointer to be prepared
  1330. * @nbuf_frag_info_t: struct dp_rx_nbuf_frag_info *
  1331. *
  1332. * Note: assumption is that we frag address is mapped
  1333. *
  1334. * Return: none
  1335. */
  1336. #ifdef DP_RX_MON_MEM_FRAG
  1337. static inline
  1338. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1339. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1340. {
  1341. rx_desc->magic = DP_RX_DESC_MAGIC;
  1342. rx_desc->rx_buf_start =
  1343. (uint8_t *)((nbuf_frag_info_t->virt_addr).vaddr);
  1344. rx_desc->paddr_buf_start = nbuf_frag_info_t->paddr;
  1345. rx_desc->unmapped = 0;
  1346. }
  1347. #else
  1348. static inline
  1349. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1350. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1351. {
  1352. }
  1353. #endif /* DP_RX_MON_MEM_FRAG */
  1354. /**
  1355. * dp_rx_desc_paddr_sanity_check() - paddr sanity for ring desc vs rx_desc
  1356. * @rx_desc: rx descriptor
  1357. * @ring_paddr: paddr obatined from the ring
  1358. *
  1359. * Returns: QDF_STATUS
  1360. */
  1361. static inline
  1362. bool dp_rx_desc_paddr_sanity_check(struct dp_rx_desc *rx_desc,
  1363. uint64_t ring_paddr)
  1364. {
  1365. return (ring_paddr == qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0));
  1366. }
  1367. #else
  1368. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  1369. {
  1370. return true;
  1371. }
  1372. static inline
  1373. void dp_rx_desc_prep(struct dp_rx_desc *rx_desc,
  1374. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1375. {
  1376. rx_desc->nbuf = (nbuf_frag_info_t->virt_addr).nbuf;
  1377. rx_desc->unmapped = 0;
  1378. }
  1379. #ifdef DP_RX_MON_MEM_FRAG
  1380. static inline
  1381. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1382. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1383. {
  1384. rx_desc->rx_buf_start =
  1385. (uint8_t *)((nbuf_frag_info_t->virt_addr).vaddr);
  1386. rx_desc->paddr_buf_start = nbuf_frag_info_t->paddr;
  1387. rx_desc->unmapped = 0;
  1388. }
  1389. #else
  1390. static inline
  1391. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1392. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1393. {
  1394. }
  1395. #endif /* DP_RX_MON_MEM_FRAG */
  1396. static inline
  1397. bool dp_rx_desc_paddr_sanity_check(struct dp_rx_desc *rx_desc,
  1398. uint64_t ring_paddr)
  1399. {
  1400. return true;
  1401. }
  1402. #endif /* RX_DESC_DEBUG_CHECK */
  1403. void dp_rx_enable_mon_dest_frag(struct rx_desc_pool *rx_desc_pool,
  1404. bool is_mon_dest_desc);
  1405. void dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1406. uint8_t *rx_tlv_hdr, struct dp_peer *peer,
  1407. uint8_t err_code, uint8_t mac_id);
  1408. #ifndef QCA_MULTIPASS_SUPPORT
  1409. static inline
  1410. bool dp_rx_multipass_process(struct dp_peer *peer, qdf_nbuf_t nbuf, uint8_t tid)
  1411. {
  1412. return false;
  1413. }
  1414. #else
  1415. bool dp_rx_multipass_process(struct dp_peer *peer, qdf_nbuf_t nbuf,
  1416. uint8_t tid);
  1417. #endif
  1418. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1419. #ifndef WLAN_RX_PKT_CAPTURE_ENH
  1420. static inline
  1421. QDF_STATUS dp_peer_set_rx_capture_enabled(struct dp_pdev *pdev,
  1422. struct dp_peer *peer_handle,
  1423. bool value, uint8_t *mac_addr)
  1424. {
  1425. return QDF_STATUS_SUCCESS;
  1426. }
  1427. #endif
  1428. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1429. /**
  1430. * dp_rx_deliver_to_stack() - deliver pkts to network stack
  1431. * Caller to hold peer refcount and check for valid peer
  1432. * @soc: soc
  1433. * @vdev: vdev
  1434. * @peer: peer
  1435. * @nbuf_head: skb list head
  1436. * @nbuf_tail: skb list tail
  1437. *
  1438. * Return: None
  1439. */
  1440. void dp_rx_deliver_to_stack(struct dp_soc *soc,
  1441. struct dp_vdev *vdev,
  1442. struct dp_peer *peer,
  1443. qdf_nbuf_t nbuf_head,
  1444. qdf_nbuf_t nbuf_tail);
  1445. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1446. #ifdef QCA_OL_RX_LOCK_LESS_ACCESS
  1447. /*
  1448. * dp_rx_ring_access_start()- Wrapper function to log access start of a hal ring
  1449. * @int_ctx: pointer to DP interrupt context
  1450. * @dp_soc - DP soc structure pointer
  1451. * @hal_ring_hdl - HAL ring handle
  1452. *
  1453. * Return: 0 on success; error on failure
  1454. */
  1455. static inline int
  1456. dp_rx_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *soc,
  1457. hal_ring_handle_t hal_ring_hdl)
  1458. {
  1459. return hal_srng_access_start_unlocked(soc->hal_soc, hal_ring_hdl);
  1460. }
  1461. /*
  1462. * dp_rx_ring_access_end()- Wrapper function to log access end of a hal ring
  1463. * @int_ctx: pointer to DP interrupt context
  1464. * @dp_soc - DP soc structure pointer
  1465. * @hal_ring_hdl - HAL ring handle
  1466. *
  1467. * Return - None
  1468. */
  1469. static inline void
  1470. dp_rx_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *soc,
  1471. hal_ring_handle_t hal_ring_hdl)
  1472. {
  1473. hal_srng_access_end_unlocked(soc->hal_soc, hal_ring_hdl);
  1474. }
  1475. #else
  1476. static inline int
  1477. dp_rx_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *soc,
  1478. hal_ring_handle_t hal_ring_hdl)
  1479. {
  1480. return dp_srng_access_start(int_ctx, soc, hal_ring_hdl);
  1481. }
  1482. static inline void
  1483. dp_rx_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *soc,
  1484. hal_ring_handle_t hal_ring_hdl)
  1485. {
  1486. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1487. }
  1488. #endif
  1489. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1490. /*
  1491. * dp_rx_wbm_sg_list_reset() - Initialize sg list
  1492. *
  1493. * This api should be called at soc init and afterevery sg processing.
  1494. *@soc: DP SOC handle
  1495. */
  1496. static inline void dp_rx_wbm_sg_list_reset(struct dp_soc *soc)
  1497. {
  1498. if (soc) {
  1499. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = false;
  1500. soc->wbm_sg_param.wbm_sg_nbuf_head = NULL;
  1501. soc->wbm_sg_param.wbm_sg_nbuf_tail = NULL;
  1502. soc->wbm_sg_param.wbm_sg_desc_msdu_len = 0;
  1503. }
  1504. }
  1505. /*
  1506. * dp_rx_wbm_sg_list_deinit() - De-initialize sg list
  1507. *
  1508. * This api should be called in down path, to avoid any leak.
  1509. *@soc: DP SOC handle
  1510. */
  1511. static inline void dp_rx_wbm_sg_list_deinit(struct dp_soc *soc)
  1512. {
  1513. if (soc) {
  1514. if (soc->wbm_sg_param.wbm_sg_nbuf_head)
  1515. qdf_nbuf_list_free(soc->wbm_sg_param.wbm_sg_nbuf_head);
  1516. dp_rx_wbm_sg_list_reset(soc);
  1517. }
  1518. }
  1519. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1520. #ifdef WLAN_FEATURE_RX_PREALLOC_BUFFER_POOL
  1521. #define DP_RX_PROCESS_NBUF(soc, head, tail, ebuf_head, ebuf_tail, rx_desc) \
  1522. do { \
  1523. if (!soc->rx_buff_pool[rx_desc->pool_id].is_initialized) { \
  1524. DP_RX_LIST_APPEND(head, tail, rx_desc->nbuf); \
  1525. break; \
  1526. } \
  1527. DP_RX_LIST_APPEND(ebuf_head, ebuf_tail, rx_desc->nbuf); \
  1528. if (!qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf)) { \
  1529. if (!dp_rx_buffer_pool_refill(soc, ebuf_head, \
  1530. rx_desc->pool_id)) \
  1531. DP_RX_MERGE_TWO_LIST(head, tail, \
  1532. ebuf_head, ebuf_tail);\
  1533. ebuf_head = NULL; \
  1534. ebuf_tail = NULL; \
  1535. } \
  1536. } while (0)
  1537. #else
  1538. #define DP_RX_PROCESS_NBUF(soc, head, tail, ebuf_head, ebuf_tail, rx_desc) \
  1539. DP_RX_LIST_APPEND(head, tail, rx_desc->nbuf)
  1540. #endif /* WLAN_FEATURE_RX_PREALLOC_BUFFER_POOL */
  1541. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1542. /*
  1543. * dp_rx_link_desc_refill_duplicate_check() - check if link desc duplicate
  1544. to refill
  1545. * @soc: DP SOC handle
  1546. * @buf_info: the last link desc buf info
  1547. * @ring_buf_info: current buf address pointor including link desc
  1548. *
  1549. * return: none.
  1550. */
  1551. void dp_rx_link_desc_refill_duplicate_check(
  1552. struct dp_soc *soc,
  1553. struct hal_buf_info *buf_info,
  1554. hal_buff_addrinfo_t ring_buf_info);
  1555. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  1556. /**
  1557. * dp_rx_deliver_to_pkt_capture() - deliver rx packet to packet capture
  1558. * @soc : dp_soc handle
  1559. * @pdev: dp_pdev handle
  1560. * @peer_id: peer_id of the peer for which completion came
  1561. * @ppdu_id: ppdu_id
  1562. * @netbuf: Buffer pointer
  1563. *
  1564. * This function is used to deliver rx packet to packet capture
  1565. */
  1566. void dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  1567. uint16_t peer_id, uint32_t is_offload,
  1568. qdf_nbuf_t netbuf);
  1569. void dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1570. uint32_t is_offload);
  1571. #else
  1572. static inline void
  1573. dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  1574. uint16_t peer_id, uint32_t is_offload,
  1575. qdf_nbuf_t netbuf)
  1576. {
  1577. }
  1578. static inline void
  1579. dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1580. uint32_t is_offload)
  1581. {
  1582. }
  1583. #endif
  1584. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1585. #ifdef FEATURE_MEC
  1586. /**
  1587. * dp_rx_mcast_echo_check() - check if the mcast pkt is a loop
  1588. * back on same vap or a different vap.
  1589. * @soc: core DP main context
  1590. * @peer: dp peer handler
  1591. * @rx_tlv_hdr: start of the rx TLV header
  1592. * @nbuf: pkt buffer
  1593. *
  1594. * Return: bool (true if it is a looped back pkt else false)
  1595. *
  1596. */
  1597. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  1598. struct dp_peer *peer,
  1599. uint8_t *rx_tlv_hdr,
  1600. qdf_nbuf_t nbuf);
  1601. #else
  1602. static inline bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  1603. struct dp_peer *peer,
  1604. uint8_t *rx_tlv_hdr,
  1605. qdf_nbuf_t nbuf)
  1606. {
  1607. return false;
  1608. }
  1609. #endif /* FEATURE_MEC */
  1610. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1611. #ifdef RECEIVE_OFFLOAD
  1612. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1613. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt);
  1614. #else
  1615. static inline
  1616. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1617. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt)
  1618. {
  1619. }
  1620. #endif
  1621. void dp_rx_msdu_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1622. uint8_t *rx_tlv_hdr, struct dp_peer *peer,
  1623. uint8_t ring_id,
  1624. struct cdp_tid_rx_stats *tid_stats);
  1625. void dp_rx_deliver_to_stack_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1626. uint32_t dp_rx_srng_get_num_pending(hal_soc_handle_t hal_soc,
  1627. hal_ring_handle_t hal_ring_hdl,
  1628. uint32_t num_entries,
  1629. bool *near_full);
  1630. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1631. void dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  1632. hal_ring_desc_t ring_desc);
  1633. #else
  1634. static inline void
  1635. dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  1636. hal_ring_desc_t ring_desc)
  1637. {
  1638. }
  1639. #endif
  1640. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1641. #ifdef RX_DESC_SANITY_WAR
  1642. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  1643. hal_ring_handle_t hal_ring_hdl,
  1644. hal_ring_desc_t ring_desc,
  1645. struct dp_rx_desc *rx_desc);
  1646. #else
  1647. static inline
  1648. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  1649. hal_ring_handle_t hal_ring_hdl,
  1650. hal_ring_desc_t ring_desc,
  1651. struct dp_rx_desc *rx_desc)
  1652. {
  1653. return QDF_STATUS_SUCCESS;
  1654. }
  1655. #endif
  1656. #ifdef DP_RX_DROP_RAW_FRM
  1657. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf);
  1658. #else
  1659. static inline
  1660. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf)
  1661. {
  1662. return false;
  1663. }
  1664. #endif
  1665. #ifdef RX_DESC_DEBUG_CHECK
  1666. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  1667. hal_ring_desc_t ring_desc,
  1668. struct dp_rx_desc *rx_desc);
  1669. #else
  1670. static inline
  1671. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  1672. hal_ring_desc_t ring_desc,
  1673. struct dp_rx_desc *rx_desc)
  1674. {
  1675. return QDF_STATUS_SUCCESS;
  1676. }
  1677. #endif
  1678. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  1679. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1680. #else
  1681. static inline
  1682. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf)
  1683. {
  1684. }
  1685. #endif
  1686. /**
  1687. * dp_rx_cksum_offload() - set the nbuf checksum as defined by hardware.
  1688. * @nbuf: pointer to the first msdu of an amsdu.
  1689. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  1690. *
  1691. * The ipsumed field of the skb is set based on whether HW validated the
  1692. * IP/TCP/UDP checksum.
  1693. *
  1694. * Return: void
  1695. */
  1696. static inline
  1697. void dp_rx_cksum_offload(struct dp_pdev *pdev,
  1698. qdf_nbuf_t nbuf,
  1699. uint8_t *rx_tlv_hdr)
  1700. {
  1701. qdf_nbuf_rx_cksum_t cksum = {0};
  1702. //TODO - Move this to ring desc api
  1703. //HAL_RX_MSDU_DESC_IP_CHKSUM_FAIL_GET
  1704. //HAL_RX_MSDU_DESC_TCP_UDP_CHKSUM_FAIL_GET
  1705. uint32_t ip_csum_err, tcp_udp_csum_er;
  1706. hal_rx_tlv_csum_err_get(pdev->soc->hal_soc, rx_tlv_hdr, &ip_csum_err,
  1707. &tcp_udp_csum_er);
  1708. if (qdf_likely(!ip_csum_err && !tcp_udp_csum_er)) {
  1709. cksum.l4_result = QDF_NBUF_RX_CKSUM_TCP_UDP_UNNECESSARY;
  1710. qdf_nbuf_set_rx_cksum(nbuf, &cksum);
  1711. } else {
  1712. DP_STATS_INCC(pdev, err.ip_csum_err, 1, ip_csum_err);
  1713. DP_STATS_INCC(pdev, err.tcp_udp_csum_err, 1, tcp_udp_csum_er);
  1714. }
  1715. }
  1716. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1717. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  1718. static inline
  1719. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  1720. int max_reap_limit)
  1721. {
  1722. bool limit_hit = false;
  1723. limit_hit =
  1724. (num_reaped >= max_reap_limit) ? true : false;
  1725. if (limit_hit)
  1726. DP_STATS_INC(soc, rx.reap_loop_pkt_limit_hit, 1)
  1727. return limit_hit;
  1728. }
  1729. static inline
  1730. bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1731. {
  1732. return soc->wlan_cfg_ctx->rx_enable_eol_data_check;
  1733. }
  1734. static inline int dp_rx_get_loop_pkt_limit(struct dp_soc *soc)
  1735. {
  1736. struct wlan_cfg_dp_soc_ctxt *cfg = soc->wlan_cfg_ctx;
  1737. return cfg->rx_reap_loop_pkt_limit;
  1738. }
  1739. #else
  1740. static inline
  1741. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  1742. int max_reap_limit)
  1743. {
  1744. return false;
  1745. }
  1746. static inline
  1747. bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1748. {
  1749. return false;
  1750. }
  1751. static inline int dp_rx_get_loop_pkt_limit(struct dp_soc *soc)
  1752. {
  1753. return 0;
  1754. }
  1755. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  1756. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1757. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1758. /**
  1759. * dp_rx_is_list_ready() - Make different lists for 4-address
  1760. and 3-address frames
  1761. * @nbuf_head: skb list head
  1762. * @vdev: vdev
  1763. * @peer: peer
  1764. * @peer_id: peer id of new received frame
  1765. * @vdev_id: vdev_id of new received frame
  1766. *
  1767. * Return: true if peer_ids are different.
  1768. */
  1769. static inline bool
  1770. dp_rx_is_list_ready(qdf_nbuf_t nbuf_head,
  1771. struct dp_vdev *vdev,
  1772. struct dp_peer *peer,
  1773. uint16_t peer_id,
  1774. uint8_t vdev_id)
  1775. {
  1776. if (nbuf_head && peer && (peer->peer_id != peer_id))
  1777. return true;
  1778. return false;
  1779. }
  1780. #else
  1781. static inline bool
  1782. dp_rx_is_list_ready(qdf_nbuf_t nbuf_head,
  1783. struct dp_vdev *vdev,
  1784. struct dp_peer *peer,
  1785. uint16_t peer_id,
  1786. uint8_t vdev_id)
  1787. {
  1788. if (nbuf_head && vdev && (vdev->vdev_id != vdev_id))
  1789. return true;
  1790. return false;
  1791. }
  1792. #endif
  1793. /**
  1794. * dp_rx_desc_pool_init_generic() - Generic Rx descriptors initialization
  1795. * @soc: SOC handle
  1796. * @rx_desc_pool: pointer to RX descriptor pool
  1797. * @pool_id: pool ID
  1798. *
  1799. * Return: None
  1800. */
  1801. QDF_STATUS dp_rx_desc_pool_init_generic(struct dp_soc *soc,
  1802. struct rx_desc_pool *rx_desc_pool,
  1803. uint32_t pool_id);
  1804. void dp_rx_desc_pool_deinit_generic(struct dp_soc *soc,
  1805. struct rx_desc_pool *rx_desc_pool,
  1806. uint32_t pool_id);
  1807. #endif /* _DP_RX_H */