sdm660-common.c 99 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551
  1. /* Copyright (c) 2015-2018, The Linux Foundation. All rights reserved.
  2. *
  3. * This program is free software; you can redistribute it and/or modify
  4. * it under the terms of the GNU General Public License version 2 and
  5. * only version 2 as published by the Free Software Foundation.
  6. *
  7. * This program is distributed in the hope that it will be useful,
  8. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  9. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  10. * GNU General Public License for more details.
  11. */
  12. #include <linux/input.h>
  13. #include <linux/of_gpio.h>
  14. #include <linux/module.h>
  15. #include <linux/platform_device.h>
  16. #include <linux/of_device.h>
  17. #include <sound/pcm_params.h>
  18. #include <dsp/q6afe-v2.h>
  19. #include <dsp/audio_notifier.h>
  20. #include "msm-pcm-routing-v2.h"
  21. #include "sdm660-common.h"
  22. #include "sdm660-internal.h"
  23. #include "sdm660-external.h"
  24. #include "codecs/msm-cdc-pinctrl.h"
  25. #include "codecs/sdm660_cdc/msm-analog-cdc.h"
  26. #include "codecs/wsa881x.h"
  27. #define __CHIPSET__ "SDM660 "
  28. #define MSM_DAILINK_NAME(name) (__CHIPSET__#name)
  29. #define DRV_NAME "sdm660-asoc-snd"
  30. #define MSM_INT_DIGITAL_CODEC "msm-dig-codec"
  31. #define PMIC_INT_ANALOG_CODEC "analog-codec"
  32. #define DEV_NAME_STR_LEN 32
  33. #define DEFAULT_MCLK_RATE 9600000
  34. #define MSM_LL_QOS_VALUE 300 /* time in us to ensure LPM doesn't go in C3/C4 */
  35. struct dev_config {
  36. u32 sample_rate;
  37. u32 bit_format;
  38. u32 channels;
  39. };
  40. enum {
  41. DP_RX_IDX,
  42. EXT_DISP_RX_IDX_MAX,
  43. };
  44. bool codec_reg_done;
  45. /* TDM default config */
  46. static struct dev_config tdm_rx_cfg[TDM_INTERFACE_MAX][TDM_PORT_MAX] = {
  47. { /* PRI TDM */
  48. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_0 */
  49. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_1 */
  50. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_2 */
  51. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_3 */
  52. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_4 */
  53. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_5 */
  54. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_6 */
  55. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_7 */
  56. },
  57. { /* SEC TDM */
  58. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_0 */
  59. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_1 */
  60. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_2 */
  61. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_3 */
  62. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_4 */
  63. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_5 */
  64. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_6 */
  65. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_7 */
  66. },
  67. { /* TERT TDM */
  68. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_0 */
  69. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_1 */
  70. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_2 */
  71. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_3 */
  72. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_4 */
  73. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_5 */
  74. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_6 */
  75. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_7 */
  76. },
  77. { /* QUAT TDM */
  78. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_0 */
  79. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_1 */
  80. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_2 */
  81. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_3 */
  82. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_4 */
  83. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_5 */
  84. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_6 */
  85. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_7 */
  86. },
  87. { /* QUIN TDM */
  88. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_0 */
  89. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_1 */
  90. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_2 */
  91. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_3 */
  92. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_4 */
  93. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_5 */
  94. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_6 */
  95. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_7 */
  96. }
  97. };
  98. /* TDM default config */
  99. static struct dev_config tdm_tx_cfg[TDM_INTERFACE_MAX][TDM_PORT_MAX] = {
  100. { /* PRI TDM */
  101. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_0 */
  102. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_1 */
  103. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_2 */
  104. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_3 */
  105. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_4 */
  106. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_5 */
  107. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_6 */
  108. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_7 */
  109. },
  110. { /* SEC TDM */
  111. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_0 */
  112. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_1 */
  113. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_2 */
  114. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_3 */
  115. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_4 */
  116. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_5 */
  117. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_6 */
  118. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_7 */
  119. },
  120. { /* TERT TDM */
  121. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_0 */
  122. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_1 */
  123. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_2 */
  124. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_3 */
  125. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_4 */
  126. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_5 */
  127. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_6 */
  128. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_7 */
  129. },
  130. { /* QUAT TDM */
  131. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_0 */
  132. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_1 */
  133. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_2 */
  134. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_3 */
  135. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_4 */
  136. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_5 */
  137. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_6 */
  138. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_7 */
  139. },
  140. { /* QUIN TDM */
  141. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_0 */
  142. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_1 */
  143. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_2 */
  144. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_3 */
  145. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_4 */
  146. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_5 */
  147. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_6 */
  148. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_7 */
  149. }
  150. };
  151. /* Default configuration of external display BE */
  152. static struct dev_config ext_disp_rx_cfg[] = {
  153. [DP_RX_IDX] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  154. };
  155. static struct dev_config usb_rx_cfg = {
  156. .sample_rate = SAMPLING_RATE_48KHZ,
  157. .bit_format = SNDRV_PCM_FORMAT_S16_LE,
  158. .channels = 2,
  159. };
  160. static struct dev_config usb_tx_cfg = {
  161. .sample_rate = SAMPLING_RATE_48KHZ,
  162. .bit_format = SNDRV_PCM_FORMAT_S16_LE,
  163. .channels = 1,
  164. };
  165. enum {
  166. PRIM_AUX_PCM = 0,
  167. SEC_AUX_PCM,
  168. TERT_AUX_PCM,
  169. QUAT_AUX_PCM,
  170. QUIN_AUX_PCM,
  171. AUX_PCM_MAX,
  172. };
  173. enum {
  174. PCM_I2S_SEL_PRIM = 0,
  175. PCM_I2S_SEL_SEC,
  176. PCM_I2S_SEL_TERT,
  177. PCM_I2S_SEL_QUAT,
  178. PCM_I2S_SEL_QUIN,
  179. PCM_I2S_SEL_MAX,
  180. };
  181. struct mi2s_conf {
  182. struct mutex lock;
  183. u32 ref_cnt;
  184. u32 msm_is_mi2s_master;
  185. u32 msm_is_ext_mclk;
  186. };
  187. static u32 mi2s_ebit_clk[MI2S_MAX] = {
  188. Q6AFE_LPASS_CLK_ID_PRI_MI2S_EBIT,
  189. Q6AFE_LPASS_CLK_ID_SEC_MI2S_EBIT,
  190. Q6AFE_LPASS_CLK_ID_TER_MI2S_EBIT,
  191. Q6AFE_LPASS_CLK_ID_QUAD_MI2S_EBIT,
  192. Q6AFE_LPASS_CLK_ID_QUI_MI2S_EBIT
  193. };
  194. struct msm_wsa881x_dev_info {
  195. struct device_node *of_node;
  196. u32 index;
  197. };
  198. static struct snd_soc_aux_dev *msm_aux_dev;
  199. static struct snd_soc_codec_conf *msm_codec_conf;
  200. static bool msm_swap_gnd_mic(struct snd_soc_codec *codec, bool active);
  201. static struct wcd_mbhc_config mbhc_cfg = {
  202. .read_fw_bin = false,
  203. .calibration = NULL,
  204. .detect_extn_cable = true,
  205. .mono_stero_detection = false,
  206. .swap_gnd_mic = NULL,
  207. .hs_ext_micbias = true,
  208. .key_code[0] = KEY_MEDIA,
  209. .key_code[1] = KEY_VOICECOMMAND,
  210. .key_code[2] = KEY_VOLUMEUP,
  211. .key_code[3] = KEY_VOLUMEDOWN,
  212. .key_code[4] = 0,
  213. .key_code[5] = 0,
  214. .key_code[6] = 0,
  215. .key_code[7] = 0,
  216. .linein_th = 5000,
  217. .moisture_en = false,
  218. .mbhc_micbias = 0,
  219. .anc_micbias = 0,
  220. .enable_anc_mic_detect = false,
  221. };
  222. static struct dev_config proxy_rx_cfg = {
  223. .sample_rate = SAMPLING_RATE_48KHZ,
  224. .bit_format = SNDRV_PCM_FORMAT_S16_LE,
  225. .channels = 2,
  226. };
  227. /* Default configuration of MI2S channels */
  228. static struct dev_config mi2s_rx_cfg[] = {
  229. [PRIM_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  230. [SEC_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  231. [TERT_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  232. [QUAT_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  233. [QUIN_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  234. };
  235. static struct dev_config mi2s_tx_cfg[] = {
  236. [PRIM_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  237. [SEC_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  238. [TERT_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  239. [QUAT_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  240. [QUIN_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  241. };
  242. static struct dev_config aux_pcm_rx_cfg[] = {
  243. [PRIM_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  244. [SEC_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  245. [TERT_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  246. [QUAT_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  247. [QUIN_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  248. };
  249. static struct dev_config aux_pcm_tx_cfg[] = {
  250. [PRIM_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  251. [SEC_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  252. [TERT_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  253. [QUAT_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  254. [QUIN_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  255. };
  256. static char const *ch_text[] = {"Two", "Three", "Four", "Five",
  257. "Six", "Seven", "Eight"};
  258. static const char *const auxpcm_rate_text[] = {"KHZ_8", "KHZ_16"};
  259. static char const *mi2s_rate_text[] = {"KHZ_8", "KHZ_16",
  260. "KHZ_32", "KHZ_44P1", "KHZ_48",
  261. "KHZ_96", "KHZ_192"};
  262. static const char *const mi2s_ch_text[] = {"One", "Two", "Three", "Four",
  263. "Five", "Six", "Seven",
  264. "Eight"};
  265. static char const *bit_format_text[] = {"S16_LE", "S24_LE", "S24_3LE",
  266. "S32_LE"};
  267. static char const *mi2s_format_text[] = {"S16_LE", "S24_LE", "S24_3LE",
  268. "S32_LE"};
  269. static char const *tdm_ch_text[] = {"One", "Two", "Three", "Four",
  270. "Five", "Six", "Seven", "Eight"};
  271. static char const *tdm_bit_format_text[] = {"S16_LE", "S24_LE", "S32_LE"};
  272. static char const *tdm_sample_rate_text[] = {"KHZ_8", "KHZ_16", "KHZ_32",
  273. "KHZ_44P1", "KHZ_48", "KHZ_96",
  274. "KHZ_192", "KHZ_352P8", "KHZ_384"};
  275. static const char *const usb_ch_text[] = {"One", "Two", "Three", "Four",
  276. "Five", "Six", "Seven",
  277. "Eight"};
  278. static char const *usb_sample_rate_text[] = {"KHZ_8", "KHZ_11P025",
  279. "KHZ_16", "KHZ_22P05",
  280. "KHZ_32", "KHZ_44P1", "KHZ_48",
  281. "KHZ_96", "KHZ_192", "KHZ_384"};
  282. static char const *ext_disp_bit_format_text[] = {"S16_LE", "S24_LE"};
  283. static char const *ext_disp_sample_rate_text[] = {"KHZ_48", "KHZ_96",
  284. "KHZ_192"};
  285. static const char *const qos_text[] = {"Disable", "Enable"};
  286. static SOC_ENUM_SINGLE_EXT_DECL(ext_disp_rx_chs, ch_text);
  287. static SOC_ENUM_SINGLE_EXT_DECL(proxy_rx_chs, ch_text);
  288. static SOC_ENUM_SINGLE_EXT_DECL(prim_aux_pcm_rx_sample_rate, auxpcm_rate_text);
  289. static SOC_ENUM_SINGLE_EXT_DECL(sec_aux_pcm_rx_sample_rate, auxpcm_rate_text);
  290. static SOC_ENUM_SINGLE_EXT_DECL(tert_aux_pcm_rx_sample_rate, auxpcm_rate_text);
  291. static SOC_ENUM_SINGLE_EXT_DECL(quat_aux_pcm_rx_sample_rate, auxpcm_rate_text);
  292. static SOC_ENUM_SINGLE_EXT_DECL(quin_aux_pcm_rx_sample_rate, auxpcm_rate_text);
  293. static SOC_ENUM_SINGLE_EXT_DECL(prim_aux_pcm_tx_sample_rate, auxpcm_rate_text);
  294. static SOC_ENUM_SINGLE_EXT_DECL(sec_aux_pcm_tx_sample_rate, auxpcm_rate_text);
  295. static SOC_ENUM_SINGLE_EXT_DECL(tert_aux_pcm_tx_sample_rate, auxpcm_rate_text);
  296. static SOC_ENUM_SINGLE_EXT_DECL(quat_aux_pcm_tx_sample_rate, auxpcm_rate_text);
  297. static SOC_ENUM_SINGLE_EXT_DECL(quin_aux_pcm_tx_sample_rate, auxpcm_rate_text);
  298. static SOC_ENUM_SINGLE_EXT_DECL(prim_mi2s_rx_sample_rate, mi2s_rate_text);
  299. static SOC_ENUM_SINGLE_EXT_DECL(sec_mi2s_rx_sample_rate, mi2s_rate_text);
  300. static SOC_ENUM_SINGLE_EXT_DECL(tert_mi2s_rx_sample_rate, mi2s_rate_text);
  301. static SOC_ENUM_SINGLE_EXT_DECL(quat_mi2s_rx_sample_rate, mi2s_rate_text);
  302. static SOC_ENUM_SINGLE_EXT_DECL(quin_mi2s_rx_sample_rate, mi2s_rate_text);
  303. static SOC_ENUM_SINGLE_EXT_DECL(prim_mi2s_tx_sample_rate, mi2s_rate_text);
  304. static SOC_ENUM_SINGLE_EXT_DECL(sec_mi2s_tx_sample_rate, mi2s_rate_text);
  305. static SOC_ENUM_SINGLE_EXT_DECL(tert_mi2s_tx_sample_rate, mi2s_rate_text);
  306. static SOC_ENUM_SINGLE_EXT_DECL(quat_mi2s_tx_sample_rate, mi2s_rate_text);
  307. static SOC_ENUM_SINGLE_EXT_DECL(quin_mi2s_tx_sample_rate, mi2s_rate_text);
  308. static SOC_ENUM_SINGLE_EXT_DECL(prim_mi2s_rx_format, mi2s_format_text);
  309. static SOC_ENUM_SINGLE_EXT_DECL(sec_mi2s_rx_format, mi2s_format_text);
  310. static SOC_ENUM_SINGLE_EXT_DECL(tert_mi2s_rx_format, mi2s_format_text);
  311. static SOC_ENUM_SINGLE_EXT_DECL(quat_mi2s_rx_format, mi2s_format_text);
  312. static SOC_ENUM_SINGLE_EXT_DECL(quin_mi2s_rx_format, mi2s_format_text);
  313. static SOC_ENUM_SINGLE_EXT_DECL(prim_mi2s_tx_format, mi2s_format_text);
  314. static SOC_ENUM_SINGLE_EXT_DECL(sec_mi2s_tx_format, mi2s_format_text);
  315. static SOC_ENUM_SINGLE_EXT_DECL(tert_mi2s_tx_format, mi2s_format_text);
  316. static SOC_ENUM_SINGLE_EXT_DECL(quat_mi2s_tx_format, mi2s_format_text);
  317. static SOC_ENUM_SINGLE_EXT_DECL(quin_mi2s_tx_format, mi2s_format_text);
  318. static SOC_ENUM_SINGLE_EXT_DECL(prim_mi2s_rx_chs, mi2s_ch_text);
  319. static SOC_ENUM_SINGLE_EXT_DECL(prim_mi2s_tx_chs, mi2s_ch_text);
  320. static SOC_ENUM_SINGLE_EXT_DECL(sec_mi2s_rx_chs, mi2s_ch_text);
  321. static SOC_ENUM_SINGLE_EXT_DECL(sec_mi2s_tx_chs, mi2s_ch_text);
  322. static SOC_ENUM_SINGLE_EXT_DECL(tert_mi2s_rx_chs, mi2s_ch_text);
  323. static SOC_ENUM_SINGLE_EXT_DECL(tert_mi2s_tx_chs, mi2s_ch_text);
  324. static SOC_ENUM_SINGLE_EXT_DECL(quat_mi2s_rx_chs, mi2s_ch_text);
  325. static SOC_ENUM_SINGLE_EXT_DECL(quat_mi2s_tx_chs, mi2s_ch_text);
  326. static SOC_ENUM_SINGLE_EXT_DECL(quin_mi2s_rx_chs, mi2s_ch_text);
  327. static SOC_ENUM_SINGLE_EXT_DECL(quin_mi2s_tx_chs, mi2s_ch_text);
  328. static SOC_ENUM_SINGLE_EXT_DECL(usb_rx_chs, usb_ch_text);
  329. static SOC_ENUM_SINGLE_EXT_DECL(usb_tx_chs, usb_ch_text);
  330. static SOC_ENUM_SINGLE_EXT_DECL(usb_rx_format, bit_format_text);
  331. static SOC_ENUM_SINGLE_EXT_DECL(usb_tx_format, bit_format_text);
  332. static SOC_ENUM_SINGLE_EXT_DECL(ext_disp_rx_format, ext_disp_bit_format_text);
  333. static SOC_ENUM_SINGLE_EXT_DECL(usb_rx_sample_rate, usb_sample_rate_text);
  334. static SOC_ENUM_SINGLE_EXT_DECL(usb_tx_sample_rate, usb_sample_rate_text);
  335. static SOC_ENUM_SINGLE_EXT_DECL(ext_disp_rx_sample_rate,
  336. ext_disp_sample_rate_text);
  337. static SOC_ENUM_SINGLE_EXT_DECL(tdm_tx_chs, tdm_ch_text);
  338. static SOC_ENUM_SINGLE_EXT_DECL(tdm_tx_format, tdm_bit_format_text);
  339. static SOC_ENUM_SINGLE_EXT_DECL(tdm_tx_sample_rate, tdm_sample_rate_text);
  340. static SOC_ENUM_SINGLE_EXT_DECL(tdm_rx_chs, tdm_ch_text);
  341. static SOC_ENUM_SINGLE_EXT_DECL(tdm_rx_format, tdm_bit_format_text);
  342. static SOC_ENUM_SINGLE_EXT_DECL(tdm_rx_sample_rate, tdm_sample_rate_text);
  343. static SOC_ENUM_SINGLE_EXT_DECL(qos_vote, qos_text);
  344. static int qos_vote_status;
  345. static struct afe_clk_set mi2s_clk[MI2S_MAX] = {
  346. {
  347. AFE_API_VERSION_I2S_CONFIG,
  348. Q6AFE_LPASS_CLK_ID_PRI_MI2S_IBIT,
  349. Q6AFE_LPASS_IBIT_CLK_1_P536_MHZ,
  350. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  351. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  352. 0,
  353. },
  354. {
  355. AFE_API_VERSION_I2S_CONFIG,
  356. Q6AFE_LPASS_CLK_ID_SEC_MI2S_IBIT,
  357. Q6AFE_LPASS_IBIT_CLK_1_P536_MHZ,
  358. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  359. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  360. 0,
  361. },
  362. {
  363. AFE_API_VERSION_I2S_CONFIG,
  364. Q6AFE_LPASS_CLK_ID_TER_MI2S_IBIT,
  365. Q6AFE_LPASS_IBIT_CLK_1_P536_MHZ,
  366. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  367. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  368. 0,
  369. },
  370. {
  371. AFE_API_VERSION_I2S_CONFIG,
  372. Q6AFE_LPASS_CLK_ID_QUAD_MI2S_IBIT,
  373. Q6AFE_LPASS_IBIT_CLK_1_P536_MHZ,
  374. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  375. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  376. 0,
  377. },
  378. {
  379. AFE_API_VERSION_I2S_CONFIG,
  380. Q6AFE_LPASS_CLK_ID_QUI_MI2S_IBIT,
  381. Q6AFE_LPASS_IBIT_CLK_1_P536_MHZ,
  382. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  383. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  384. 0,
  385. }
  386. };
  387. static struct afe_clk_set mi2s_mclk[MI2S_MAX] = {
  388. {
  389. AFE_API_VERSION_I2S_CONFIG,
  390. Q6AFE_LPASS_CLK_ID_MCLK_3,
  391. Q6AFE_LPASS_OSR_CLK_9_P600_MHZ,
  392. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  393. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  394. 0,
  395. },
  396. {
  397. AFE_API_VERSION_I2S_CONFIG,
  398. Q6AFE_LPASS_CLK_ID_MCLK_2,
  399. Q6AFE_LPASS_OSR_CLK_9_P600_MHZ,
  400. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  401. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  402. 0,
  403. },
  404. {
  405. AFE_API_VERSION_I2S_CONFIG,
  406. Q6AFE_LPASS_CLK_ID_MCLK_1,
  407. Q6AFE_LPASS_OSR_CLK_9_P600_MHZ,
  408. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  409. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  410. 0,
  411. },
  412. {
  413. AFE_API_VERSION_I2S_CONFIG,
  414. Q6AFE_LPASS_CLK_ID_MCLK_1,
  415. Q6AFE_LPASS_OSR_CLK_9_P600_MHZ,
  416. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  417. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  418. 0,
  419. },
  420. {
  421. AFE_API_VERSION_I2S_CONFIG,
  422. Q6AFE_LPASS_CLK_ID_QUI_MI2S_OSR,
  423. Q6AFE_LPASS_OSR_CLK_9_P600_MHZ,
  424. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  425. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  426. 0,
  427. }
  428. };
  429. static struct mi2s_conf mi2s_intf_conf[MI2S_MAX];
  430. static int proxy_rx_ch_get(struct snd_kcontrol *kcontrol,
  431. struct snd_ctl_elem_value *ucontrol)
  432. {
  433. pr_debug("%s: proxy_rx channels = %d\n",
  434. __func__, proxy_rx_cfg.channels);
  435. ucontrol->value.integer.value[0] = proxy_rx_cfg.channels - 2;
  436. return 0;
  437. }
  438. static int proxy_rx_ch_put(struct snd_kcontrol *kcontrol,
  439. struct snd_ctl_elem_value *ucontrol)
  440. {
  441. proxy_rx_cfg.channels = ucontrol->value.integer.value[0] + 2;
  442. pr_debug("%s: proxy_rx channels = %d\n",
  443. __func__, proxy_rx_cfg.channels);
  444. return 1;
  445. }
  446. static int tdm_get_sample_rate(int value)
  447. {
  448. int sample_rate = 0;
  449. switch (value) {
  450. case 0:
  451. sample_rate = SAMPLING_RATE_8KHZ;
  452. break;
  453. case 1:
  454. sample_rate = SAMPLING_RATE_16KHZ;
  455. break;
  456. case 2:
  457. sample_rate = SAMPLING_RATE_32KHZ;
  458. break;
  459. case 3:
  460. sample_rate = SAMPLING_RATE_44P1KHZ;
  461. break;
  462. case 4:
  463. sample_rate = SAMPLING_RATE_48KHZ;
  464. break;
  465. case 5:
  466. sample_rate = SAMPLING_RATE_96KHZ;
  467. break;
  468. case 6:
  469. sample_rate = SAMPLING_RATE_192KHZ;
  470. break;
  471. case 7:
  472. sample_rate = SAMPLING_RATE_352P8KHZ;
  473. break;
  474. case 8:
  475. sample_rate = SAMPLING_RATE_384KHZ;
  476. break;
  477. default:
  478. sample_rate = SAMPLING_RATE_48KHZ;
  479. break;
  480. }
  481. return sample_rate;
  482. }
  483. static int tdm_get_sample_rate_val(int sample_rate)
  484. {
  485. int sample_rate_val = 0;
  486. switch (sample_rate) {
  487. case SAMPLING_RATE_8KHZ:
  488. sample_rate_val = 0;
  489. break;
  490. case SAMPLING_RATE_16KHZ:
  491. sample_rate_val = 1;
  492. break;
  493. case SAMPLING_RATE_32KHZ:
  494. sample_rate_val = 2;
  495. break;
  496. case SAMPLING_RATE_44P1KHZ:
  497. sample_rate_val = 3;
  498. break;
  499. case SAMPLING_RATE_48KHZ:
  500. sample_rate_val = 4;
  501. break;
  502. case SAMPLING_RATE_96KHZ:
  503. sample_rate_val = 5;
  504. break;
  505. case SAMPLING_RATE_192KHZ:
  506. sample_rate_val = 6;
  507. break;
  508. case SAMPLING_RATE_352P8KHZ:
  509. sample_rate_val = 7;
  510. break;
  511. case SAMPLING_RATE_384KHZ:
  512. sample_rate_val = 8;
  513. break;
  514. default:
  515. sample_rate_val = 4;
  516. break;
  517. }
  518. return sample_rate_val;
  519. }
  520. static int tdm_get_port_idx(struct snd_kcontrol *kcontrol,
  521. struct tdm_port *port)
  522. {
  523. if (port) {
  524. if (strnstr(kcontrol->id.name, "PRI",
  525. sizeof(kcontrol->id.name))) {
  526. port->mode = TDM_PRI;
  527. } else if (strnstr(kcontrol->id.name, "SEC",
  528. sizeof(kcontrol->id.name))) {
  529. port->mode = TDM_SEC;
  530. } else if (strnstr(kcontrol->id.name, "TERT",
  531. sizeof(kcontrol->id.name))) {
  532. port->mode = TDM_TERT;
  533. } else if (strnstr(kcontrol->id.name, "QUAT",
  534. sizeof(kcontrol->id.name))) {
  535. port->mode = TDM_QUAT;
  536. } else if (strnstr(kcontrol->id.name, "QUIN",
  537. sizeof(kcontrol->id.name))) {
  538. port->mode = TDM_QUIN;
  539. } else {
  540. pr_err("%s: unsupported mode in: %s",
  541. __func__, kcontrol->id.name);
  542. return -EINVAL;
  543. }
  544. if (strnstr(kcontrol->id.name, "RX_0",
  545. sizeof(kcontrol->id.name)) ||
  546. strnstr(kcontrol->id.name, "TX_0",
  547. sizeof(kcontrol->id.name))) {
  548. port->channel = TDM_0;
  549. } else if (strnstr(kcontrol->id.name, "RX_1",
  550. sizeof(kcontrol->id.name)) ||
  551. strnstr(kcontrol->id.name, "TX_1",
  552. sizeof(kcontrol->id.name))) {
  553. port->channel = TDM_1;
  554. } else if (strnstr(kcontrol->id.name, "RX_2",
  555. sizeof(kcontrol->id.name)) ||
  556. strnstr(kcontrol->id.name, "TX_2",
  557. sizeof(kcontrol->id.name))) {
  558. port->channel = TDM_2;
  559. } else if (strnstr(kcontrol->id.name, "RX_3",
  560. sizeof(kcontrol->id.name)) ||
  561. strnstr(kcontrol->id.name, "TX_3",
  562. sizeof(kcontrol->id.name))) {
  563. port->channel = TDM_3;
  564. } else if (strnstr(kcontrol->id.name, "RX_4",
  565. sizeof(kcontrol->id.name)) ||
  566. strnstr(kcontrol->id.name, "TX_4",
  567. sizeof(kcontrol->id.name))) {
  568. port->channel = TDM_4;
  569. } else if (strnstr(kcontrol->id.name, "RX_5",
  570. sizeof(kcontrol->id.name)) ||
  571. strnstr(kcontrol->id.name, "TX_5",
  572. sizeof(kcontrol->id.name))) {
  573. port->channel = TDM_5;
  574. } else if (strnstr(kcontrol->id.name, "RX_6",
  575. sizeof(kcontrol->id.name)) ||
  576. strnstr(kcontrol->id.name, "TX_6",
  577. sizeof(kcontrol->id.name))) {
  578. port->channel = TDM_6;
  579. } else if (strnstr(kcontrol->id.name, "RX_7",
  580. sizeof(kcontrol->id.name)) ||
  581. strnstr(kcontrol->id.name, "TX_7",
  582. sizeof(kcontrol->id.name))) {
  583. port->channel = TDM_7;
  584. } else {
  585. pr_err("%s: unsupported channel in: %s",
  586. __func__, kcontrol->id.name);
  587. return -EINVAL;
  588. }
  589. } else
  590. return -EINVAL;
  591. return 0;
  592. }
  593. static int tdm_rx_sample_rate_get(struct snd_kcontrol *kcontrol,
  594. struct snd_ctl_elem_value *ucontrol)
  595. {
  596. struct tdm_port port;
  597. int ret = tdm_get_port_idx(kcontrol, &port);
  598. if (ret) {
  599. pr_err("%s: unsupported control: %s",
  600. __func__, kcontrol->id.name);
  601. } else {
  602. ucontrol->value.enumerated.item[0] = tdm_get_sample_rate_val(
  603. tdm_rx_cfg[port.mode][port.channel].sample_rate);
  604. pr_debug("%s: tdm_rx_sample_rate = %d, item = %d\n", __func__,
  605. tdm_rx_cfg[port.mode][port.channel].sample_rate,
  606. ucontrol->value.enumerated.item[0]);
  607. }
  608. return ret;
  609. }
  610. static int tdm_rx_sample_rate_put(struct snd_kcontrol *kcontrol,
  611. struct snd_ctl_elem_value *ucontrol)
  612. {
  613. struct tdm_port port;
  614. int ret = tdm_get_port_idx(kcontrol, &port);
  615. if (ret) {
  616. pr_err("%s: unsupported control: %s",
  617. __func__, kcontrol->id.name);
  618. } else {
  619. tdm_rx_cfg[port.mode][port.channel].sample_rate =
  620. tdm_get_sample_rate(ucontrol->value.enumerated.item[0]);
  621. pr_debug("%s: tdm_rx_sample_rate = %d, item = %d\n", __func__,
  622. tdm_rx_cfg[port.mode][port.channel].sample_rate,
  623. ucontrol->value.enumerated.item[0]);
  624. }
  625. return ret;
  626. }
  627. static int tdm_tx_sample_rate_get(struct snd_kcontrol *kcontrol,
  628. struct snd_ctl_elem_value *ucontrol)
  629. {
  630. struct tdm_port port;
  631. int ret = tdm_get_port_idx(kcontrol, &port);
  632. if (ret) {
  633. pr_err("%s: unsupported control: %s",
  634. __func__, kcontrol->id.name);
  635. } else {
  636. ucontrol->value.enumerated.item[0] = tdm_get_sample_rate_val(
  637. tdm_tx_cfg[port.mode][port.channel].sample_rate);
  638. pr_debug("%s: tdm_tx_sample_rate = %d, item = %d\n", __func__,
  639. tdm_tx_cfg[port.mode][port.channel].sample_rate,
  640. ucontrol->value.enumerated.item[0]);
  641. }
  642. return ret;
  643. }
  644. static int tdm_tx_sample_rate_put(struct snd_kcontrol *kcontrol,
  645. struct snd_ctl_elem_value *ucontrol)
  646. {
  647. struct tdm_port port;
  648. int ret = tdm_get_port_idx(kcontrol, &port);
  649. if (ret) {
  650. pr_err("%s: unsupported control: %s",
  651. __func__, kcontrol->id.name);
  652. } else {
  653. tdm_tx_cfg[port.mode][port.channel].sample_rate =
  654. tdm_get_sample_rate(ucontrol->value.enumerated.item[0]);
  655. pr_debug("%s: tdm_tx_sample_rate = %d, item = %d\n", __func__,
  656. tdm_tx_cfg[port.mode][port.channel].sample_rate,
  657. ucontrol->value.enumerated.item[0]);
  658. }
  659. return ret;
  660. }
  661. static int tdm_get_format(int value)
  662. {
  663. int format = 0;
  664. switch (value) {
  665. case 0:
  666. format = SNDRV_PCM_FORMAT_S16_LE;
  667. break;
  668. case 1:
  669. format = SNDRV_PCM_FORMAT_S24_LE;
  670. break;
  671. case 2:
  672. format = SNDRV_PCM_FORMAT_S32_LE;
  673. break;
  674. default:
  675. format = SNDRV_PCM_FORMAT_S16_LE;
  676. break;
  677. }
  678. return format;
  679. }
  680. static int tdm_get_format_val(int format)
  681. {
  682. int value = 0;
  683. switch (format) {
  684. case SNDRV_PCM_FORMAT_S16_LE:
  685. value = 0;
  686. break;
  687. case SNDRV_PCM_FORMAT_S24_LE:
  688. value = 1;
  689. break;
  690. case SNDRV_PCM_FORMAT_S32_LE:
  691. value = 2;
  692. break;
  693. default:
  694. value = 0;
  695. break;
  696. }
  697. return value;
  698. }
  699. static int mi2s_get_format(int value)
  700. {
  701. int format = 0;
  702. switch (value) {
  703. case 0:
  704. format = SNDRV_PCM_FORMAT_S16_LE;
  705. break;
  706. case 1:
  707. format = SNDRV_PCM_FORMAT_S24_LE;
  708. break;
  709. case 2:
  710. format = SNDRV_PCM_FORMAT_S24_3LE;
  711. break;
  712. case 3:
  713. format = SNDRV_PCM_FORMAT_S32_LE;
  714. break;
  715. default:
  716. format = SNDRV_PCM_FORMAT_S16_LE;
  717. break;
  718. }
  719. return format;
  720. }
  721. static int mi2s_get_format_value(int format)
  722. {
  723. int value = 0;
  724. switch (format) {
  725. case SNDRV_PCM_FORMAT_S16_LE:
  726. value = 0;
  727. break;
  728. case SNDRV_PCM_FORMAT_S24_LE:
  729. value = 1;
  730. break;
  731. case SNDRV_PCM_FORMAT_S24_3LE:
  732. value = 2;
  733. break;
  734. case SNDRV_PCM_FORMAT_S32_LE:
  735. value = 3;
  736. break;
  737. default:
  738. value = 0;
  739. break;
  740. }
  741. return value;
  742. }
  743. static int tdm_rx_format_get(struct snd_kcontrol *kcontrol,
  744. struct snd_ctl_elem_value *ucontrol)
  745. {
  746. struct tdm_port port;
  747. int ret = tdm_get_port_idx(kcontrol, &port);
  748. if (ret) {
  749. pr_err("%s: unsupported control: %s",
  750. __func__, kcontrol->id.name);
  751. } else {
  752. ucontrol->value.enumerated.item[0] = tdm_get_format_val(
  753. tdm_rx_cfg[port.mode][port.channel].bit_format);
  754. pr_debug("%s: tdm_rx_bit_format = %d, item = %d\n", __func__,
  755. tdm_rx_cfg[port.mode][port.channel].bit_format,
  756. ucontrol->value.enumerated.item[0]);
  757. }
  758. return ret;
  759. }
  760. static int tdm_rx_format_put(struct snd_kcontrol *kcontrol,
  761. struct snd_ctl_elem_value *ucontrol)
  762. {
  763. struct tdm_port port;
  764. int ret = tdm_get_port_idx(kcontrol, &port);
  765. if (ret) {
  766. pr_err("%s: unsupported control: %s",
  767. __func__, kcontrol->id.name);
  768. } else {
  769. tdm_rx_cfg[port.mode][port.channel].bit_format =
  770. tdm_get_format(ucontrol->value.enumerated.item[0]);
  771. pr_debug("%s: tdm_rx_bit_format = %d, item = %d\n", __func__,
  772. tdm_rx_cfg[port.mode][port.channel].bit_format,
  773. ucontrol->value.enumerated.item[0]);
  774. }
  775. return ret;
  776. }
  777. static int tdm_tx_format_get(struct snd_kcontrol *kcontrol,
  778. struct snd_ctl_elem_value *ucontrol)
  779. {
  780. struct tdm_port port;
  781. int ret = tdm_get_port_idx(kcontrol, &port);
  782. if (ret) {
  783. pr_err("%s: unsupported control: %s",
  784. __func__, kcontrol->id.name);
  785. } else {
  786. ucontrol->value.enumerated.item[0] = tdm_get_format_val(
  787. tdm_tx_cfg[port.mode][port.channel].bit_format);
  788. pr_debug("%s: tdm_tx_bit_format = %d, item = %d\n", __func__,
  789. tdm_tx_cfg[port.mode][port.channel].bit_format,
  790. ucontrol->value.enumerated.item[0]);
  791. }
  792. return ret;
  793. }
  794. static int tdm_tx_format_put(struct snd_kcontrol *kcontrol,
  795. struct snd_ctl_elem_value *ucontrol)
  796. {
  797. struct tdm_port port;
  798. int ret = tdm_get_port_idx(kcontrol, &port);
  799. if (ret) {
  800. pr_err("%s: unsupported control: %s",
  801. __func__, kcontrol->id.name);
  802. } else {
  803. tdm_tx_cfg[port.mode][port.channel].bit_format =
  804. tdm_get_format(ucontrol->value.enumerated.item[0]);
  805. pr_debug("%s: tdm_tx_bit_format = %d, item = %d\n", __func__,
  806. tdm_tx_cfg[port.mode][port.channel].bit_format,
  807. ucontrol->value.enumerated.item[0]);
  808. }
  809. return ret;
  810. }
  811. static int tdm_rx_ch_get(struct snd_kcontrol *kcontrol,
  812. struct snd_ctl_elem_value *ucontrol)
  813. {
  814. struct tdm_port port;
  815. int ret = tdm_get_port_idx(kcontrol, &port);
  816. if (ret) {
  817. pr_err("%s: unsupported control: %s",
  818. __func__, kcontrol->id.name);
  819. } else {
  820. ucontrol->value.enumerated.item[0] =
  821. tdm_rx_cfg[port.mode][port.channel].channels - 1;
  822. pr_debug("%s: tdm_rx_ch = %d, item = %d\n", __func__,
  823. tdm_rx_cfg[port.mode][port.channel].channels - 1,
  824. ucontrol->value.enumerated.item[0]);
  825. }
  826. return ret;
  827. }
  828. static int tdm_rx_ch_put(struct snd_kcontrol *kcontrol,
  829. struct snd_ctl_elem_value *ucontrol)
  830. {
  831. struct tdm_port port;
  832. int ret = tdm_get_port_idx(kcontrol, &port);
  833. if (ret) {
  834. pr_err("%s: unsupported control: %s",
  835. __func__, kcontrol->id.name);
  836. } else {
  837. tdm_rx_cfg[port.mode][port.channel].channels =
  838. ucontrol->value.enumerated.item[0] + 1;
  839. pr_debug("%s: tdm_rx_ch = %d, item = %d\n", __func__,
  840. tdm_rx_cfg[port.mode][port.channel].channels,
  841. ucontrol->value.enumerated.item[0] + 1);
  842. }
  843. return ret;
  844. }
  845. static int tdm_tx_ch_get(struct snd_kcontrol *kcontrol,
  846. struct snd_ctl_elem_value *ucontrol)
  847. {
  848. struct tdm_port port;
  849. int ret = tdm_get_port_idx(kcontrol, &port);
  850. if (ret) {
  851. pr_err("%s: unsupported control: %s",
  852. __func__, kcontrol->id.name);
  853. } else {
  854. ucontrol->value.enumerated.item[0] =
  855. tdm_tx_cfg[port.mode][port.channel].channels - 1;
  856. pr_debug("%s: tdm_tx_ch = %d, item = %d\n", __func__,
  857. tdm_tx_cfg[port.mode][port.channel].channels - 1,
  858. ucontrol->value.enumerated.item[0]);
  859. }
  860. return ret;
  861. }
  862. static int tdm_tx_ch_put(struct snd_kcontrol *kcontrol,
  863. struct snd_ctl_elem_value *ucontrol)
  864. {
  865. struct tdm_port port;
  866. int ret = tdm_get_port_idx(kcontrol, &port);
  867. if (ret) {
  868. pr_err("%s: unsupported control: %s",
  869. __func__, kcontrol->id.name);
  870. } else {
  871. tdm_tx_cfg[port.mode][port.channel].channels =
  872. ucontrol->value.enumerated.item[0] + 1;
  873. pr_debug("%s: tdm_tx_ch = %d, item = %d\n", __func__,
  874. tdm_tx_cfg[port.mode][port.channel].channels,
  875. ucontrol->value.enumerated.item[0] + 1);
  876. }
  877. return ret;
  878. }
  879. static int aux_pcm_get_sample_rate(int value)
  880. {
  881. int sample_rate;
  882. switch (value) {
  883. case 1:
  884. sample_rate = SAMPLING_RATE_16KHZ;
  885. break;
  886. case 0:
  887. default:
  888. sample_rate = SAMPLING_RATE_8KHZ;
  889. break;
  890. }
  891. return sample_rate;
  892. }
  893. static int aux_pcm_get_sample_rate_val(int sample_rate)
  894. {
  895. int sample_rate_val;
  896. switch (sample_rate) {
  897. case SAMPLING_RATE_16KHZ:
  898. sample_rate_val = 1;
  899. break;
  900. case SAMPLING_RATE_8KHZ:
  901. default:
  902. sample_rate_val = 0;
  903. break;
  904. }
  905. return sample_rate_val;
  906. }
  907. static int aux_pcm_get_port_idx(struct snd_kcontrol *kcontrol)
  908. {
  909. int idx;
  910. if (strnstr(kcontrol->id.name, "PRIM_AUX_PCM",
  911. sizeof("PRIM_AUX_PCM")))
  912. idx = PRIM_AUX_PCM;
  913. else if (strnstr(kcontrol->id.name, "SEC_AUX_PCM",
  914. sizeof("SEC_AUX_PCM")))
  915. idx = SEC_AUX_PCM;
  916. else if (strnstr(kcontrol->id.name, "TERT_AUX_PCM",
  917. sizeof("TERT_AUX_PCM")))
  918. idx = TERT_AUX_PCM;
  919. else if (strnstr(kcontrol->id.name, "QUAT_AUX_PCM",
  920. sizeof("QUAT_AUX_PCM")))
  921. idx = QUAT_AUX_PCM;
  922. else if (strnstr(kcontrol->id.name, "QUIN_AUX_PCM",
  923. sizeof("QUIN_AUX_PCM")))
  924. idx = QUIN_AUX_PCM;
  925. else {
  926. pr_err("%s: unsupported port: %s",
  927. __func__, kcontrol->id.name);
  928. idx = -EINVAL;
  929. }
  930. return idx;
  931. }
  932. static int aux_pcm_rx_sample_rate_put(struct snd_kcontrol *kcontrol,
  933. struct snd_ctl_elem_value *ucontrol)
  934. {
  935. int idx = aux_pcm_get_port_idx(kcontrol);
  936. if (idx < 0)
  937. return idx;
  938. aux_pcm_rx_cfg[idx].sample_rate =
  939. aux_pcm_get_sample_rate(ucontrol->value.enumerated.item[0]);
  940. pr_debug("%s: idx[%d]_rx_sample_rate = %d, item = %d\n", __func__,
  941. idx, aux_pcm_rx_cfg[idx].sample_rate,
  942. ucontrol->value.enumerated.item[0]);
  943. return 0;
  944. }
  945. static int aux_pcm_rx_sample_rate_get(struct snd_kcontrol *kcontrol,
  946. struct snd_ctl_elem_value *ucontrol)
  947. {
  948. int idx = aux_pcm_get_port_idx(kcontrol);
  949. if (idx < 0)
  950. return idx;
  951. ucontrol->value.enumerated.item[0] =
  952. aux_pcm_get_sample_rate_val(aux_pcm_rx_cfg[idx].sample_rate);
  953. pr_debug("%s: idx[%d]_rx_sample_rate = %d, item = %d\n", __func__,
  954. idx, aux_pcm_rx_cfg[idx].sample_rate,
  955. ucontrol->value.enumerated.item[0]);
  956. return 0;
  957. }
  958. static int aux_pcm_tx_sample_rate_put(struct snd_kcontrol *kcontrol,
  959. struct snd_ctl_elem_value *ucontrol)
  960. {
  961. int idx = aux_pcm_get_port_idx(kcontrol);
  962. if (idx < 0)
  963. return idx;
  964. aux_pcm_tx_cfg[idx].sample_rate =
  965. aux_pcm_get_sample_rate(ucontrol->value.enumerated.item[0]);
  966. pr_debug("%s: idx[%d]_tx_sample_rate = %d, item = %d\n", __func__,
  967. idx, aux_pcm_tx_cfg[idx].sample_rate,
  968. ucontrol->value.enumerated.item[0]);
  969. return 0;
  970. }
  971. static int aux_pcm_tx_sample_rate_get(struct snd_kcontrol *kcontrol,
  972. struct snd_ctl_elem_value *ucontrol)
  973. {
  974. int idx = aux_pcm_get_port_idx(kcontrol);
  975. if (idx < 0)
  976. return idx;
  977. ucontrol->value.enumerated.item[0] =
  978. aux_pcm_get_sample_rate_val(aux_pcm_tx_cfg[idx].sample_rate);
  979. pr_debug("%s: idx[%d]_tx_sample_rate = %d, item = %d\n", __func__,
  980. idx, aux_pcm_tx_cfg[idx].sample_rate,
  981. ucontrol->value.enumerated.item[0]);
  982. return 0;
  983. }
  984. static int mi2s_get_port_idx(struct snd_kcontrol *kcontrol)
  985. {
  986. int idx;
  987. if (strnstr(kcontrol->id.name, "PRIM_MI2S_RX",
  988. sizeof("PRIM_MI2S_RX")))
  989. idx = PRIM_MI2S;
  990. else if (strnstr(kcontrol->id.name, "SEC_MI2S_RX",
  991. sizeof("SEC_MI2S_RX")))
  992. idx = SEC_MI2S;
  993. else if (strnstr(kcontrol->id.name, "TERT_MI2S_RX",
  994. sizeof("TERT_MI2S_RX")))
  995. idx = TERT_MI2S;
  996. else if (strnstr(kcontrol->id.name, "QUAT_MI2S_RX",
  997. sizeof("QUAT_MI2S_RX")))
  998. idx = QUAT_MI2S;
  999. else if (strnstr(kcontrol->id.name, "QUIN_MI2S_RX",
  1000. sizeof("QUIN_MI2S_RX")))
  1001. idx = QUIN_MI2S;
  1002. else if (strnstr(kcontrol->id.name, "PRIM_MI2S_TX",
  1003. sizeof("PRIM_MI2S_TX")))
  1004. idx = PRIM_MI2S;
  1005. else if (strnstr(kcontrol->id.name, "SEC_MI2S_TX",
  1006. sizeof("SEC_MI2S_TX")))
  1007. idx = SEC_MI2S;
  1008. else if (strnstr(kcontrol->id.name, "TERT_MI2S_TX",
  1009. sizeof("TERT_MI2S_TX")))
  1010. idx = TERT_MI2S;
  1011. else if (strnstr(kcontrol->id.name, "QUAT_MI2S_TX",
  1012. sizeof("QUAT_MI2S_TX")))
  1013. idx = QUAT_MI2S;
  1014. else if (strnstr(kcontrol->id.name, "QUIN_MI2S_TX",
  1015. sizeof("QUIN_MI2S_TX")))
  1016. idx = QUIN_MI2S;
  1017. else {
  1018. pr_err("%s: unsupported channel: %s",
  1019. __func__, kcontrol->id.name);
  1020. idx = -EINVAL;
  1021. }
  1022. return idx;
  1023. }
  1024. static int mi2s_get_sample_rate_val(int sample_rate)
  1025. {
  1026. int sample_rate_val;
  1027. switch (sample_rate) {
  1028. case SAMPLING_RATE_8KHZ:
  1029. sample_rate_val = 0;
  1030. break;
  1031. case SAMPLING_RATE_16KHZ:
  1032. sample_rate_val = 1;
  1033. break;
  1034. case SAMPLING_RATE_32KHZ:
  1035. sample_rate_val = 2;
  1036. break;
  1037. case SAMPLING_RATE_44P1KHZ:
  1038. sample_rate_val = 3;
  1039. break;
  1040. case SAMPLING_RATE_48KHZ:
  1041. sample_rate_val = 4;
  1042. break;
  1043. case SAMPLING_RATE_96KHZ:
  1044. sample_rate_val = 5;
  1045. break;
  1046. case SAMPLING_RATE_192KHZ:
  1047. sample_rate_val = 6;
  1048. break;
  1049. default:
  1050. sample_rate_val = 4;
  1051. break;
  1052. }
  1053. return sample_rate_val;
  1054. }
  1055. static int mi2s_get_sample_rate(int value)
  1056. {
  1057. int sample_rate;
  1058. switch (value) {
  1059. case 0:
  1060. sample_rate = SAMPLING_RATE_8KHZ;
  1061. break;
  1062. case 1:
  1063. sample_rate = SAMPLING_RATE_16KHZ;
  1064. break;
  1065. case 2:
  1066. sample_rate = SAMPLING_RATE_32KHZ;
  1067. break;
  1068. case 3:
  1069. sample_rate = SAMPLING_RATE_44P1KHZ;
  1070. break;
  1071. case 4:
  1072. sample_rate = SAMPLING_RATE_48KHZ;
  1073. break;
  1074. case 5:
  1075. sample_rate = SAMPLING_RATE_96KHZ;
  1076. break;
  1077. case 6:
  1078. sample_rate = SAMPLING_RATE_192KHZ;
  1079. break;
  1080. default:
  1081. sample_rate = SAMPLING_RATE_48KHZ;
  1082. break;
  1083. }
  1084. return sample_rate;
  1085. }
  1086. static int mi2s_rx_sample_rate_put(struct snd_kcontrol *kcontrol,
  1087. struct snd_ctl_elem_value *ucontrol)
  1088. {
  1089. int idx = mi2s_get_port_idx(kcontrol);
  1090. if (idx < 0)
  1091. return idx;
  1092. mi2s_rx_cfg[idx].sample_rate =
  1093. mi2s_get_sample_rate(ucontrol->value.enumerated.item[0]);
  1094. pr_debug("%s: idx[%d]_rx_sample_rate = %d, item = %d\n", __func__,
  1095. idx, mi2s_rx_cfg[idx].sample_rate,
  1096. ucontrol->value.enumerated.item[0]);
  1097. return 0;
  1098. }
  1099. static int mi2s_rx_sample_rate_get(struct snd_kcontrol *kcontrol,
  1100. struct snd_ctl_elem_value *ucontrol)
  1101. {
  1102. int idx = mi2s_get_port_idx(kcontrol);
  1103. if (idx < 0)
  1104. return idx;
  1105. ucontrol->value.enumerated.item[0] =
  1106. mi2s_get_sample_rate_val(mi2s_rx_cfg[idx].sample_rate);
  1107. pr_debug("%s: idx[%d]_rx_sample_rate = %d, item = %d\n", __func__,
  1108. idx, mi2s_rx_cfg[idx].sample_rate,
  1109. ucontrol->value.enumerated.item[0]);
  1110. return 0;
  1111. }
  1112. static int mi2s_tx_sample_rate_put(struct snd_kcontrol *kcontrol,
  1113. struct snd_ctl_elem_value *ucontrol)
  1114. {
  1115. int idx = mi2s_get_port_idx(kcontrol);
  1116. if (idx < 0)
  1117. return idx;
  1118. mi2s_tx_cfg[idx].sample_rate =
  1119. mi2s_get_sample_rate(ucontrol->value.enumerated.item[0]);
  1120. pr_debug("%s: idx[%d]_tx_sample_rate = %d, item = %d\n", __func__,
  1121. idx, mi2s_tx_cfg[idx].sample_rate,
  1122. ucontrol->value.enumerated.item[0]);
  1123. return 0;
  1124. }
  1125. static int mi2s_tx_sample_rate_get(struct snd_kcontrol *kcontrol,
  1126. struct snd_ctl_elem_value *ucontrol)
  1127. {
  1128. int idx = mi2s_get_port_idx(kcontrol);
  1129. if (idx < 0)
  1130. return idx;
  1131. ucontrol->value.enumerated.item[0] =
  1132. mi2s_get_sample_rate_val(mi2s_tx_cfg[idx].sample_rate);
  1133. pr_debug("%s: idx[%d]_tx_sample_rate = %d, item = %d\n", __func__,
  1134. idx, mi2s_tx_cfg[idx].sample_rate,
  1135. ucontrol->value.enumerated.item[0]);
  1136. return 0;
  1137. }
  1138. static int mi2s_tx_format_put(struct snd_kcontrol *kcontrol,
  1139. struct snd_ctl_elem_value *ucontrol)
  1140. {
  1141. int idx = mi2s_get_port_idx(kcontrol);
  1142. if (idx < 0)
  1143. return idx;
  1144. mi2s_tx_cfg[idx].bit_format =
  1145. mi2s_get_format(ucontrol->value.enumerated.item[0]);
  1146. pr_debug("%s: idx[%d] _tx_format = %d, item = %d\n", __func__,
  1147. idx, mi2s_tx_cfg[idx].bit_format,
  1148. ucontrol->value.enumerated.item[0]);
  1149. return 0;
  1150. }
  1151. static int mi2s_tx_format_get(struct snd_kcontrol *kcontrol,
  1152. struct snd_ctl_elem_value *ucontrol)
  1153. {
  1154. int idx = mi2s_get_port_idx(kcontrol);
  1155. if (idx < 0)
  1156. return idx;
  1157. ucontrol->value.enumerated.item[0] =
  1158. mi2s_get_format_value(mi2s_tx_cfg[idx].bit_format);
  1159. pr_debug("%s: idx[%d]_tx_format = %d, item = %d\n", __func__,
  1160. idx, mi2s_tx_cfg[idx].bit_format,
  1161. ucontrol->value.enumerated.item[0]);
  1162. return 0;
  1163. }
  1164. static int mi2s_rx_format_put(struct snd_kcontrol *kcontrol,
  1165. struct snd_ctl_elem_value *ucontrol)
  1166. {
  1167. int idx = mi2s_get_port_idx(kcontrol);
  1168. if (idx < 0)
  1169. return idx;
  1170. mi2s_rx_cfg[idx].bit_format =
  1171. mi2s_get_format(ucontrol->value.enumerated.item[0]);
  1172. pr_debug("%s: idx[%d] _rx_format = %d, item = %d\n", __func__,
  1173. idx, mi2s_rx_cfg[idx].bit_format,
  1174. ucontrol->value.enumerated.item[0]);
  1175. return 0;
  1176. }
  1177. static int mi2s_rx_format_get(struct snd_kcontrol *kcontrol,
  1178. struct snd_ctl_elem_value *ucontrol)
  1179. {
  1180. int idx = mi2s_get_port_idx(kcontrol);
  1181. if (idx < 0)
  1182. return idx;
  1183. ucontrol->value.enumerated.item[0] =
  1184. mi2s_get_format_value(mi2s_rx_cfg[idx].bit_format);
  1185. pr_debug("%s: idx[%d]_rx_format = %d, item = %d\n", __func__,
  1186. idx, mi2s_rx_cfg[idx].bit_format,
  1187. ucontrol->value.enumerated.item[0]);
  1188. return 0;
  1189. }
  1190. static int msm_mi2s_rx_ch_get(struct snd_kcontrol *kcontrol,
  1191. struct snd_ctl_elem_value *ucontrol)
  1192. {
  1193. int idx = mi2s_get_port_idx(kcontrol);
  1194. if (idx < 0)
  1195. return idx;
  1196. pr_debug("%s: msm_mi2s_[%d]_rx_ch = %d\n", __func__,
  1197. idx, mi2s_rx_cfg[idx].channels);
  1198. ucontrol->value.enumerated.item[0] = mi2s_rx_cfg[idx].channels - 1;
  1199. return 0;
  1200. }
  1201. static int msm_mi2s_rx_ch_put(struct snd_kcontrol *kcontrol,
  1202. struct snd_ctl_elem_value *ucontrol)
  1203. {
  1204. int idx = mi2s_get_port_idx(kcontrol);
  1205. if (idx < 0)
  1206. return idx;
  1207. mi2s_rx_cfg[idx].channels = ucontrol->value.enumerated.item[0] + 1;
  1208. pr_debug("%s: msm_mi2s_[%d]_rx_ch = %d\n", __func__,
  1209. idx, mi2s_rx_cfg[idx].channels);
  1210. return 1;
  1211. }
  1212. static int msm_mi2s_tx_ch_get(struct snd_kcontrol *kcontrol,
  1213. struct snd_ctl_elem_value *ucontrol)
  1214. {
  1215. int idx = mi2s_get_port_idx(kcontrol);
  1216. if (idx < 0)
  1217. return idx;
  1218. pr_debug("%s: msm_mi2s_[%d]_tx_ch = %d\n", __func__,
  1219. idx, mi2s_tx_cfg[idx].channels);
  1220. ucontrol->value.enumerated.item[0] = mi2s_tx_cfg[idx].channels - 1;
  1221. return 0;
  1222. }
  1223. static int msm_mi2s_tx_ch_put(struct snd_kcontrol *kcontrol,
  1224. struct snd_ctl_elem_value *ucontrol)
  1225. {
  1226. int idx = mi2s_get_port_idx(kcontrol);
  1227. if (idx < 0)
  1228. return idx;
  1229. mi2s_tx_cfg[idx].channels = ucontrol->value.enumerated.item[0] + 1;
  1230. pr_debug("%s: msm_mi2s_[%d]_tx_ch = %d\n", __func__,
  1231. idx, mi2s_tx_cfg[idx].channels);
  1232. return 1;
  1233. }
  1234. static int usb_audio_rx_ch_get(struct snd_kcontrol *kcontrol,
  1235. struct snd_ctl_elem_value *ucontrol)
  1236. {
  1237. pr_debug("%s: usb_audio_rx_ch = %d\n", __func__,
  1238. usb_rx_cfg.channels);
  1239. ucontrol->value.integer.value[0] = usb_rx_cfg.channels - 1;
  1240. return 0;
  1241. }
  1242. static int usb_audio_rx_ch_put(struct snd_kcontrol *kcontrol,
  1243. struct snd_ctl_elem_value *ucontrol)
  1244. {
  1245. usb_rx_cfg.channels = ucontrol->value.integer.value[0] + 1;
  1246. pr_debug("%s: usb_audio_rx_ch = %d\n", __func__, usb_rx_cfg.channels);
  1247. return 1;
  1248. }
  1249. static int usb_audio_rx_sample_rate_get(struct snd_kcontrol *kcontrol,
  1250. struct snd_ctl_elem_value *ucontrol)
  1251. {
  1252. int sample_rate_val;
  1253. switch (usb_rx_cfg.sample_rate) {
  1254. case SAMPLING_RATE_384KHZ:
  1255. sample_rate_val = 9;
  1256. break;
  1257. case SAMPLING_RATE_192KHZ:
  1258. sample_rate_val = 8;
  1259. break;
  1260. case SAMPLING_RATE_96KHZ:
  1261. sample_rate_val = 7;
  1262. break;
  1263. case SAMPLING_RATE_48KHZ:
  1264. sample_rate_val = 6;
  1265. break;
  1266. case SAMPLING_RATE_44P1KHZ:
  1267. sample_rate_val = 5;
  1268. break;
  1269. case SAMPLING_RATE_32KHZ:
  1270. sample_rate_val = 4;
  1271. break;
  1272. case SAMPLING_RATE_22P05KHZ:
  1273. sample_rate_val = 3;
  1274. break;
  1275. case SAMPLING_RATE_16KHZ:
  1276. sample_rate_val = 2;
  1277. break;
  1278. case SAMPLING_RATE_11P025KHZ:
  1279. sample_rate_val = 1;
  1280. break;
  1281. case SAMPLING_RATE_8KHZ:
  1282. default:
  1283. sample_rate_val = 0;
  1284. break;
  1285. }
  1286. ucontrol->value.integer.value[0] = sample_rate_val;
  1287. pr_debug("%s: usb_audio_rx_sample_rate = %d\n", __func__,
  1288. usb_rx_cfg.sample_rate);
  1289. return 0;
  1290. }
  1291. static int usb_audio_rx_sample_rate_put(struct snd_kcontrol *kcontrol,
  1292. struct snd_ctl_elem_value *ucontrol)
  1293. {
  1294. switch (ucontrol->value.integer.value[0]) {
  1295. case 9:
  1296. usb_rx_cfg.sample_rate = SAMPLING_RATE_384KHZ;
  1297. break;
  1298. case 8:
  1299. usb_rx_cfg.sample_rate = SAMPLING_RATE_192KHZ;
  1300. break;
  1301. case 7:
  1302. usb_rx_cfg.sample_rate = SAMPLING_RATE_96KHZ;
  1303. break;
  1304. case 6:
  1305. usb_rx_cfg.sample_rate = SAMPLING_RATE_48KHZ;
  1306. break;
  1307. case 5:
  1308. usb_rx_cfg.sample_rate = SAMPLING_RATE_44P1KHZ;
  1309. break;
  1310. case 4:
  1311. usb_rx_cfg.sample_rate = SAMPLING_RATE_32KHZ;
  1312. break;
  1313. case 3:
  1314. usb_rx_cfg.sample_rate = SAMPLING_RATE_22P05KHZ;
  1315. break;
  1316. case 2:
  1317. usb_rx_cfg.sample_rate = SAMPLING_RATE_16KHZ;
  1318. break;
  1319. case 1:
  1320. usb_rx_cfg.sample_rate = SAMPLING_RATE_11P025KHZ;
  1321. break;
  1322. case 0:
  1323. usb_rx_cfg.sample_rate = SAMPLING_RATE_8KHZ;
  1324. break;
  1325. default:
  1326. usb_rx_cfg.sample_rate = SAMPLING_RATE_48KHZ;
  1327. break;
  1328. }
  1329. pr_debug("%s: control value = %ld, usb_audio_rx_sample_rate = %d\n",
  1330. __func__, ucontrol->value.integer.value[0],
  1331. usb_rx_cfg.sample_rate);
  1332. return 0;
  1333. }
  1334. static int usb_audio_rx_format_get(struct snd_kcontrol *kcontrol,
  1335. struct snd_ctl_elem_value *ucontrol)
  1336. {
  1337. switch (usb_rx_cfg.bit_format) {
  1338. case SNDRV_PCM_FORMAT_S32_LE:
  1339. ucontrol->value.integer.value[0] = 3;
  1340. break;
  1341. case SNDRV_PCM_FORMAT_S24_3LE:
  1342. ucontrol->value.integer.value[0] = 2;
  1343. break;
  1344. case SNDRV_PCM_FORMAT_S24_LE:
  1345. ucontrol->value.integer.value[0] = 1;
  1346. break;
  1347. case SNDRV_PCM_FORMAT_S16_LE:
  1348. default:
  1349. ucontrol->value.integer.value[0] = 0;
  1350. break;
  1351. }
  1352. pr_debug("%s: usb_audio_rx_format = %d, ucontrol value = %ld\n",
  1353. __func__, usb_rx_cfg.bit_format,
  1354. ucontrol->value.integer.value[0]);
  1355. return 0;
  1356. }
  1357. static int usb_audio_rx_format_put(struct snd_kcontrol *kcontrol,
  1358. struct snd_ctl_elem_value *ucontrol)
  1359. {
  1360. int rc = 0;
  1361. switch (ucontrol->value.integer.value[0]) {
  1362. case 3:
  1363. usb_rx_cfg.bit_format = SNDRV_PCM_FORMAT_S32_LE;
  1364. break;
  1365. case 2:
  1366. usb_rx_cfg.bit_format = SNDRV_PCM_FORMAT_S24_3LE;
  1367. break;
  1368. case 1:
  1369. usb_rx_cfg.bit_format = SNDRV_PCM_FORMAT_S24_LE;
  1370. break;
  1371. case 0:
  1372. default:
  1373. usb_rx_cfg.bit_format = SNDRV_PCM_FORMAT_S16_LE;
  1374. break;
  1375. }
  1376. pr_debug("%s: usb_audio_rx_format = %d, ucontrol value = %ld\n",
  1377. __func__, usb_rx_cfg.bit_format,
  1378. ucontrol->value.integer.value[0]);
  1379. return rc;
  1380. }
  1381. static int usb_audio_tx_ch_get(struct snd_kcontrol *kcontrol,
  1382. struct snd_ctl_elem_value *ucontrol)
  1383. {
  1384. pr_debug("%s: usb_audio_tx_ch = %d\n", __func__,
  1385. usb_tx_cfg.channels);
  1386. ucontrol->value.integer.value[0] = usb_tx_cfg.channels - 1;
  1387. return 0;
  1388. }
  1389. static int usb_audio_tx_ch_put(struct snd_kcontrol *kcontrol,
  1390. struct snd_ctl_elem_value *ucontrol)
  1391. {
  1392. usb_tx_cfg.channels = ucontrol->value.integer.value[0] + 1;
  1393. pr_debug("%s: usb_audio_tx_ch = %d\n", __func__, usb_tx_cfg.channels);
  1394. return 1;
  1395. }
  1396. static int usb_audio_tx_sample_rate_get(struct snd_kcontrol *kcontrol,
  1397. struct snd_ctl_elem_value *ucontrol)
  1398. {
  1399. int sample_rate_val;
  1400. switch (usb_tx_cfg.sample_rate) {
  1401. case SAMPLING_RATE_384KHZ:
  1402. sample_rate_val = 9;
  1403. break;
  1404. case SAMPLING_RATE_192KHZ:
  1405. sample_rate_val = 8;
  1406. break;
  1407. case SAMPLING_RATE_96KHZ:
  1408. sample_rate_val = 7;
  1409. break;
  1410. case SAMPLING_RATE_48KHZ:
  1411. sample_rate_val = 6;
  1412. break;
  1413. case SAMPLING_RATE_44P1KHZ:
  1414. sample_rate_val = 5;
  1415. break;
  1416. case SAMPLING_RATE_32KHZ:
  1417. sample_rate_val = 4;
  1418. break;
  1419. case SAMPLING_RATE_22P05KHZ:
  1420. sample_rate_val = 3;
  1421. break;
  1422. case SAMPLING_RATE_16KHZ:
  1423. sample_rate_val = 2;
  1424. break;
  1425. case SAMPLING_RATE_11P025KHZ:
  1426. sample_rate_val = 1;
  1427. break;
  1428. case SAMPLING_RATE_8KHZ:
  1429. sample_rate_val = 0;
  1430. break;
  1431. default:
  1432. sample_rate_val = 6;
  1433. break;
  1434. }
  1435. ucontrol->value.integer.value[0] = sample_rate_val;
  1436. pr_debug("%s: usb_audio_tx_sample_rate = %d\n", __func__,
  1437. usb_tx_cfg.sample_rate);
  1438. return 0;
  1439. }
  1440. static int usb_audio_tx_sample_rate_put(struct snd_kcontrol *kcontrol,
  1441. struct snd_ctl_elem_value *ucontrol)
  1442. {
  1443. switch (ucontrol->value.integer.value[0]) {
  1444. case 9:
  1445. usb_tx_cfg.sample_rate = SAMPLING_RATE_384KHZ;
  1446. break;
  1447. case 8:
  1448. usb_tx_cfg.sample_rate = SAMPLING_RATE_192KHZ;
  1449. break;
  1450. case 7:
  1451. usb_tx_cfg.sample_rate = SAMPLING_RATE_96KHZ;
  1452. break;
  1453. case 6:
  1454. usb_tx_cfg.sample_rate = SAMPLING_RATE_48KHZ;
  1455. break;
  1456. case 5:
  1457. usb_tx_cfg.sample_rate = SAMPLING_RATE_44P1KHZ;
  1458. break;
  1459. case 4:
  1460. usb_tx_cfg.sample_rate = SAMPLING_RATE_32KHZ;
  1461. break;
  1462. case 3:
  1463. usb_tx_cfg.sample_rate = SAMPLING_RATE_22P05KHZ;
  1464. break;
  1465. case 2:
  1466. usb_tx_cfg.sample_rate = SAMPLING_RATE_16KHZ;
  1467. break;
  1468. case 1:
  1469. usb_tx_cfg.sample_rate = SAMPLING_RATE_11P025KHZ;
  1470. break;
  1471. case 0:
  1472. usb_tx_cfg.sample_rate = SAMPLING_RATE_8KHZ;
  1473. break;
  1474. default:
  1475. usb_tx_cfg.sample_rate = SAMPLING_RATE_48KHZ;
  1476. break;
  1477. }
  1478. pr_debug("%s: control value = %ld, usb_audio_tx_sample_rate = %d\n",
  1479. __func__, ucontrol->value.integer.value[0],
  1480. usb_tx_cfg.sample_rate);
  1481. return 0;
  1482. }
  1483. static int usb_audio_tx_format_get(struct snd_kcontrol *kcontrol,
  1484. struct snd_ctl_elem_value *ucontrol)
  1485. {
  1486. switch (usb_tx_cfg.bit_format) {
  1487. case SNDRV_PCM_FORMAT_S32_LE:
  1488. ucontrol->value.integer.value[0] = 3;
  1489. break;
  1490. case SNDRV_PCM_FORMAT_S24_3LE:
  1491. ucontrol->value.integer.value[0] = 2;
  1492. break;
  1493. case SNDRV_PCM_FORMAT_S24_LE:
  1494. ucontrol->value.integer.value[0] = 1;
  1495. break;
  1496. case SNDRV_PCM_FORMAT_S16_LE:
  1497. default:
  1498. ucontrol->value.integer.value[0] = 0;
  1499. break;
  1500. }
  1501. pr_debug("%s: usb_audio_tx_format = %d, ucontrol value = %ld\n",
  1502. __func__, usb_tx_cfg.bit_format,
  1503. ucontrol->value.integer.value[0]);
  1504. return 0;
  1505. }
  1506. static int usb_audio_tx_format_put(struct snd_kcontrol *kcontrol,
  1507. struct snd_ctl_elem_value *ucontrol)
  1508. {
  1509. int rc = 0;
  1510. switch (ucontrol->value.integer.value[0]) {
  1511. case 3:
  1512. usb_tx_cfg.bit_format = SNDRV_PCM_FORMAT_S32_LE;
  1513. break;
  1514. case 2:
  1515. usb_tx_cfg.bit_format = SNDRV_PCM_FORMAT_S24_3LE;
  1516. break;
  1517. case 1:
  1518. usb_tx_cfg.bit_format = SNDRV_PCM_FORMAT_S24_LE;
  1519. break;
  1520. case 0:
  1521. default:
  1522. usb_tx_cfg.bit_format = SNDRV_PCM_FORMAT_S16_LE;
  1523. break;
  1524. }
  1525. pr_debug("%s: usb_audio_tx_format = %d, ucontrol value = %ld\n",
  1526. __func__, usb_tx_cfg.bit_format,
  1527. ucontrol->value.integer.value[0]);
  1528. return rc;
  1529. }
  1530. static int ext_disp_get_port_idx(struct snd_kcontrol *kcontrol)
  1531. {
  1532. int idx;
  1533. if (strnstr(kcontrol->id.name, "Display Port RX",
  1534. sizeof("Display Port RX")))
  1535. idx = DP_RX_IDX;
  1536. else {
  1537. pr_err("%s: unsupported BE: %s",
  1538. __func__, kcontrol->id.name);
  1539. idx = -EINVAL;
  1540. }
  1541. return idx;
  1542. }
  1543. static int ext_disp_rx_format_get(struct snd_kcontrol *kcontrol,
  1544. struct snd_ctl_elem_value *ucontrol)
  1545. {
  1546. int idx = ext_disp_get_port_idx(kcontrol);
  1547. if (idx < 0)
  1548. return idx;
  1549. switch (ext_disp_rx_cfg[idx].bit_format) {
  1550. case SNDRV_PCM_FORMAT_S24_LE:
  1551. ucontrol->value.integer.value[0] = 1;
  1552. break;
  1553. case SNDRV_PCM_FORMAT_S16_LE:
  1554. default:
  1555. ucontrol->value.integer.value[0] = 0;
  1556. break;
  1557. }
  1558. pr_debug("%s: ext_disp_rx[%d].format = %d, ucontrol value = %ld\n",
  1559. __func__, idx, ext_disp_rx_cfg[idx].bit_format,
  1560. ucontrol->value.integer.value[0]);
  1561. return 0;
  1562. }
  1563. static int ext_disp_rx_format_put(struct snd_kcontrol *kcontrol,
  1564. struct snd_ctl_elem_value *ucontrol)
  1565. {
  1566. int idx = ext_disp_get_port_idx(kcontrol);
  1567. if (idx < 0)
  1568. return idx;
  1569. switch (ucontrol->value.integer.value[0]) {
  1570. case 1:
  1571. ext_disp_rx_cfg[idx].bit_format = SNDRV_PCM_FORMAT_S24_LE;
  1572. break;
  1573. case 0:
  1574. default:
  1575. ext_disp_rx_cfg[idx].bit_format = SNDRV_PCM_FORMAT_S16_LE;
  1576. break;
  1577. }
  1578. pr_debug("%s: ext_disp_rx[%d].format = %d, ucontrol value = %ld\n",
  1579. __func__, idx, ext_disp_rx_cfg[idx].bit_format,
  1580. ucontrol->value.integer.value[0]);
  1581. return 0;
  1582. }
  1583. static int ext_disp_rx_ch_get(struct snd_kcontrol *kcontrol,
  1584. struct snd_ctl_elem_value *ucontrol)
  1585. {
  1586. int idx = ext_disp_get_port_idx(kcontrol);
  1587. if (idx < 0)
  1588. return idx;
  1589. ucontrol->value.integer.value[0] =
  1590. ext_disp_rx_cfg[idx].channels - 2;
  1591. pr_debug("%s: ext_disp_rx[%d].ch = %d\n", __func__,
  1592. idx, ext_disp_rx_cfg[idx].channels);
  1593. return 0;
  1594. }
  1595. static int ext_disp_rx_ch_put(struct snd_kcontrol *kcontrol,
  1596. struct snd_ctl_elem_value *ucontrol)
  1597. {
  1598. int idx = ext_disp_get_port_idx(kcontrol);
  1599. if (idx < 0)
  1600. return idx;
  1601. ext_disp_rx_cfg[idx].channels =
  1602. ucontrol->value.integer.value[0] + 2;
  1603. pr_debug("%s: ext_disp_rx[%d].ch = %d\n", __func__,
  1604. idx, ext_disp_rx_cfg[idx].channels);
  1605. return 1;
  1606. }
  1607. static int ext_disp_rx_sample_rate_get(struct snd_kcontrol *kcontrol,
  1608. struct snd_ctl_elem_value *ucontrol)
  1609. {
  1610. int sample_rate_val;
  1611. int idx = ext_disp_get_port_idx(kcontrol);
  1612. if (idx < 0)
  1613. return idx;
  1614. switch (ext_disp_rx_cfg[idx].sample_rate) {
  1615. case SAMPLING_RATE_192KHZ:
  1616. sample_rate_val = 2;
  1617. break;
  1618. case SAMPLING_RATE_96KHZ:
  1619. sample_rate_val = 1;
  1620. break;
  1621. case SAMPLING_RATE_48KHZ:
  1622. default:
  1623. sample_rate_val = 0;
  1624. break;
  1625. }
  1626. ucontrol->value.integer.value[0] = sample_rate_val;
  1627. pr_debug("%s: ext_disp_rx[%d].sample_rate = %d\n", __func__,
  1628. idx, ext_disp_rx_cfg[idx].sample_rate);
  1629. return 0;
  1630. }
  1631. static int ext_disp_rx_sample_rate_put(struct snd_kcontrol *kcontrol,
  1632. struct snd_ctl_elem_value *ucontrol)
  1633. {
  1634. int idx = ext_disp_get_port_idx(kcontrol);
  1635. if (idx < 0)
  1636. return idx;
  1637. switch (ucontrol->value.integer.value[0]) {
  1638. case 2:
  1639. ext_disp_rx_cfg[idx].sample_rate = SAMPLING_RATE_192KHZ;
  1640. break;
  1641. case 1:
  1642. ext_disp_rx_cfg[idx].sample_rate = SAMPLING_RATE_96KHZ;
  1643. break;
  1644. case 0:
  1645. default:
  1646. ext_disp_rx_cfg[idx].sample_rate = SAMPLING_RATE_48KHZ;
  1647. break;
  1648. }
  1649. pr_debug("%s: control value = %ld, ext_disp_rx[%d].sample_rate = %d\n",
  1650. __func__, ucontrol->value.integer.value[0], idx,
  1651. ext_disp_rx_cfg[idx].sample_rate);
  1652. return 0;
  1653. }
  1654. static int msm_qos_ctl_get(struct snd_kcontrol *kcontrol,
  1655. struct snd_ctl_elem_value *ucontrol)
  1656. {
  1657. ucontrol->value.enumerated.item[0] = qos_vote_status;
  1658. return 0;
  1659. }
  1660. static int msm_qos_ctl_put(struct snd_kcontrol *kcontrol,
  1661. struct snd_ctl_elem_value *ucontrol)
  1662. {
  1663. struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol);
  1664. struct snd_soc_card *card = codec->component.card;
  1665. const char *fe_name = MSM_DAILINK_NAME(LowLatency);
  1666. struct snd_soc_pcm_runtime *rtd;
  1667. struct snd_pcm_substream *substream;
  1668. s32 usecs;
  1669. rtd = snd_soc_get_pcm_runtime(card, fe_name);
  1670. if (!rtd) {
  1671. pr_err("%s: fail to get pcm runtime for %s\n",
  1672. __func__, fe_name);
  1673. return -EINVAL;
  1674. }
  1675. substream = rtd->pcm->streams[SNDRV_PCM_STREAM_PLAYBACK].substream;
  1676. if (!substream) {
  1677. pr_err("%s: substream is null\n", __func__);
  1678. return -EINVAL;
  1679. }
  1680. qos_vote_status = ucontrol->value.enumerated.item[0];
  1681. if (qos_vote_status) {
  1682. if (pm_qos_request_active(&substream->latency_pm_qos_req))
  1683. pm_qos_remove_request(&substream->latency_pm_qos_req);
  1684. if (!substream->runtime) {
  1685. pr_err("%s: runtime is null\n", __func__);
  1686. return -EINVAL;
  1687. }
  1688. usecs = MSM_LL_QOS_VALUE;
  1689. if (usecs >= 0)
  1690. pm_qos_add_request(&substream->latency_pm_qos_req,
  1691. PM_QOS_CPU_DMA_LATENCY, usecs);
  1692. } else {
  1693. if (pm_qos_request_active(&substream->latency_pm_qos_req))
  1694. pm_qos_remove_request(&substream->latency_pm_qos_req);
  1695. }
  1696. return 0;
  1697. }
  1698. const struct snd_kcontrol_new msm_common_snd_controls[] = {
  1699. SOC_ENUM_EXT("PROXY_RX Channels", proxy_rx_chs,
  1700. proxy_rx_ch_get, proxy_rx_ch_put),
  1701. SOC_ENUM_EXT("PRIM_AUX_PCM_RX SampleRate", prim_aux_pcm_rx_sample_rate,
  1702. aux_pcm_rx_sample_rate_get,
  1703. aux_pcm_rx_sample_rate_put),
  1704. SOC_ENUM_EXT("SEC_AUX_PCM_RX SampleRate", sec_aux_pcm_rx_sample_rate,
  1705. aux_pcm_rx_sample_rate_get,
  1706. aux_pcm_rx_sample_rate_put),
  1707. SOC_ENUM_EXT("TERT_AUX_PCM_RX SampleRate", tert_aux_pcm_rx_sample_rate,
  1708. aux_pcm_rx_sample_rate_get,
  1709. aux_pcm_rx_sample_rate_put),
  1710. SOC_ENUM_EXT("QUAT_AUX_PCM_RX SampleRate", quat_aux_pcm_rx_sample_rate,
  1711. aux_pcm_rx_sample_rate_get,
  1712. aux_pcm_rx_sample_rate_put),
  1713. SOC_ENUM_EXT("QUIN_AUX_PCM_RX SampleRate", quin_aux_pcm_rx_sample_rate,
  1714. aux_pcm_rx_sample_rate_get,
  1715. aux_pcm_rx_sample_rate_put),
  1716. SOC_ENUM_EXT("PRIM_AUX_PCM_TX SampleRate", prim_aux_pcm_tx_sample_rate,
  1717. aux_pcm_tx_sample_rate_get,
  1718. aux_pcm_tx_sample_rate_put),
  1719. SOC_ENUM_EXT("SEC_AUX_PCM_TX SampleRate", sec_aux_pcm_tx_sample_rate,
  1720. aux_pcm_tx_sample_rate_get,
  1721. aux_pcm_tx_sample_rate_put),
  1722. SOC_ENUM_EXT("TERT_AUX_PCM_TX SampleRate", tert_aux_pcm_tx_sample_rate,
  1723. aux_pcm_tx_sample_rate_get,
  1724. aux_pcm_tx_sample_rate_put),
  1725. SOC_ENUM_EXT("QUAT_AUX_PCM_TX SampleRate", quat_aux_pcm_tx_sample_rate,
  1726. aux_pcm_tx_sample_rate_get,
  1727. aux_pcm_tx_sample_rate_put),
  1728. SOC_ENUM_EXT("QUIN_AUX_PCM_TX SampleRate", quin_aux_pcm_tx_sample_rate,
  1729. aux_pcm_tx_sample_rate_get,
  1730. aux_pcm_tx_sample_rate_put),
  1731. SOC_ENUM_EXT("PRIM_MI2S_RX SampleRate", prim_mi2s_rx_sample_rate,
  1732. mi2s_rx_sample_rate_get,
  1733. mi2s_rx_sample_rate_put),
  1734. SOC_ENUM_EXT("SEC_MI2S_RX SampleRate", sec_mi2s_rx_sample_rate,
  1735. mi2s_rx_sample_rate_get,
  1736. mi2s_rx_sample_rate_put),
  1737. SOC_ENUM_EXT("TERT_MI2S_RX SampleRate", tert_mi2s_rx_sample_rate,
  1738. mi2s_rx_sample_rate_get,
  1739. mi2s_rx_sample_rate_put),
  1740. SOC_ENUM_EXT("QUAT_MI2S_RX SampleRate", quat_mi2s_rx_sample_rate,
  1741. mi2s_rx_sample_rate_get,
  1742. mi2s_rx_sample_rate_put),
  1743. SOC_ENUM_EXT("QUIN_MI2S_RX SampleRate", quin_mi2s_rx_sample_rate,
  1744. mi2s_rx_sample_rate_get,
  1745. mi2s_rx_sample_rate_put),
  1746. SOC_ENUM_EXT("PRIM_MI2S_TX SampleRate", prim_mi2s_tx_sample_rate,
  1747. mi2s_tx_sample_rate_get,
  1748. mi2s_tx_sample_rate_put),
  1749. SOC_ENUM_EXT("SEC_MI2S_TX SampleRate", sec_mi2s_tx_sample_rate,
  1750. mi2s_tx_sample_rate_get,
  1751. mi2s_tx_sample_rate_put),
  1752. SOC_ENUM_EXT("TERT_MI2S_TX SampleRate", tert_mi2s_tx_sample_rate,
  1753. mi2s_tx_sample_rate_get,
  1754. mi2s_tx_sample_rate_put),
  1755. SOC_ENUM_EXT("QUAT_MI2S_TX SampleRate", quat_mi2s_tx_sample_rate,
  1756. mi2s_tx_sample_rate_get,
  1757. mi2s_tx_sample_rate_put),
  1758. SOC_ENUM_EXT("QUIN_MI2S_TX SampleRate", quin_mi2s_tx_sample_rate,
  1759. mi2s_tx_sample_rate_get,
  1760. mi2s_tx_sample_rate_put),
  1761. SOC_ENUM_EXT("PRIM_MI2S_RX Format", prim_mi2s_rx_format,
  1762. mi2s_rx_format_get,
  1763. mi2s_rx_format_put),
  1764. SOC_ENUM_EXT("SEC_MI2S_RX Format", sec_mi2s_rx_format,
  1765. mi2s_rx_format_get,
  1766. mi2s_rx_format_put),
  1767. SOC_ENUM_EXT("TERT_MI2S_RX Format", tert_mi2s_rx_format,
  1768. mi2s_rx_format_get,
  1769. mi2s_rx_format_put),
  1770. SOC_ENUM_EXT("QUAT_MI2S_RX Format", quat_mi2s_rx_format,
  1771. mi2s_rx_format_get,
  1772. mi2s_rx_format_put),
  1773. SOC_ENUM_EXT("QUIN_MI2S_RX Format", quin_mi2s_rx_format,
  1774. mi2s_rx_format_get,
  1775. mi2s_rx_format_put),
  1776. SOC_ENUM_EXT("PRIM_MI2S_TX Format", prim_mi2s_tx_format,
  1777. mi2s_tx_format_get,
  1778. mi2s_tx_format_put),
  1779. SOC_ENUM_EXT("SEC_MI2S_TX Format", sec_mi2s_tx_format,
  1780. mi2s_tx_format_get,
  1781. mi2s_tx_format_put),
  1782. SOC_ENUM_EXT("TERT_MI2S_TX Format", tert_mi2s_tx_format,
  1783. mi2s_tx_format_get,
  1784. mi2s_tx_format_put),
  1785. SOC_ENUM_EXT("QUAT_MI2S_TX Format", quat_mi2s_tx_format,
  1786. mi2s_tx_format_get,
  1787. mi2s_tx_format_put),
  1788. SOC_ENUM_EXT("QUIN_MI2S_TX Format", quin_mi2s_tx_format,
  1789. mi2s_tx_format_get,
  1790. mi2s_tx_format_put),
  1791. SOC_ENUM_EXT("PRIM_MI2S_RX Channels", prim_mi2s_rx_chs,
  1792. msm_mi2s_rx_ch_get, msm_mi2s_rx_ch_put),
  1793. SOC_ENUM_EXT("PRIM_MI2S_TX Channels", prim_mi2s_tx_chs,
  1794. msm_mi2s_tx_ch_get, msm_mi2s_tx_ch_put),
  1795. SOC_ENUM_EXT("SEC_MI2S_RX Channels", sec_mi2s_rx_chs,
  1796. msm_mi2s_rx_ch_get, msm_mi2s_rx_ch_put),
  1797. SOC_ENUM_EXT("SEC_MI2S_TX Channels", sec_mi2s_tx_chs,
  1798. msm_mi2s_tx_ch_get, msm_mi2s_tx_ch_put),
  1799. SOC_ENUM_EXT("TERT_MI2S_RX Channels", tert_mi2s_rx_chs,
  1800. msm_mi2s_rx_ch_get, msm_mi2s_rx_ch_put),
  1801. SOC_ENUM_EXT("TERT_MI2S_TX Channels", tert_mi2s_tx_chs,
  1802. msm_mi2s_tx_ch_get, msm_mi2s_tx_ch_put),
  1803. SOC_ENUM_EXT("QUAT_MI2S_RX Channels", quat_mi2s_rx_chs,
  1804. msm_mi2s_rx_ch_get, msm_mi2s_rx_ch_put),
  1805. SOC_ENUM_EXT("QUAT_MI2S_TX Channels", quat_mi2s_tx_chs,
  1806. msm_mi2s_tx_ch_get, msm_mi2s_tx_ch_put),
  1807. SOC_ENUM_EXT("QUIN_MI2S_RX Channels", quin_mi2s_rx_chs,
  1808. msm_mi2s_rx_ch_get, msm_mi2s_rx_ch_put),
  1809. SOC_ENUM_EXT("QUIN_MI2S_TX Channels", quin_mi2s_tx_chs,
  1810. msm_mi2s_tx_ch_get, msm_mi2s_tx_ch_put),
  1811. SOC_ENUM_EXT("USB_AUDIO_RX Channels", usb_rx_chs,
  1812. usb_audio_rx_ch_get, usb_audio_rx_ch_put),
  1813. SOC_ENUM_EXT("USB_AUDIO_TX Channels", usb_tx_chs,
  1814. usb_audio_tx_ch_get, usb_audio_tx_ch_put),
  1815. SOC_ENUM_EXT("Display Port RX Channels", ext_disp_rx_chs,
  1816. ext_disp_rx_ch_get, ext_disp_rx_ch_put),
  1817. SOC_ENUM_EXT("USB_AUDIO_RX Format", usb_rx_format,
  1818. usb_audio_rx_format_get, usb_audio_rx_format_put),
  1819. SOC_ENUM_EXT("USB_AUDIO_TX Format", usb_tx_format,
  1820. usb_audio_tx_format_get, usb_audio_tx_format_put),
  1821. SOC_ENUM_EXT("Display Port RX Bit Format", ext_disp_rx_format,
  1822. ext_disp_rx_format_get, ext_disp_rx_format_put),
  1823. SOC_ENUM_EXT("USB_AUDIO_RX SampleRate", usb_rx_sample_rate,
  1824. usb_audio_rx_sample_rate_get,
  1825. usb_audio_rx_sample_rate_put),
  1826. SOC_ENUM_EXT("USB_AUDIO_TX SampleRate", usb_tx_sample_rate,
  1827. usb_audio_tx_sample_rate_get,
  1828. usb_audio_tx_sample_rate_put),
  1829. SOC_ENUM_EXT("Display Port RX SampleRate", ext_disp_rx_sample_rate,
  1830. ext_disp_rx_sample_rate_get,
  1831. ext_disp_rx_sample_rate_put),
  1832. SOC_ENUM_EXT("PRI_TDM_RX_0 SampleRate", tdm_rx_sample_rate,
  1833. tdm_rx_sample_rate_get,
  1834. tdm_rx_sample_rate_put),
  1835. SOC_ENUM_EXT("PRI_TDM_TX_0 SampleRate", tdm_tx_sample_rate,
  1836. tdm_tx_sample_rate_get,
  1837. tdm_tx_sample_rate_put),
  1838. SOC_ENUM_EXT("PRI_TDM_RX_0 Format", tdm_rx_format,
  1839. tdm_rx_format_get,
  1840. tdm_rx_format_put),
  1841. SOC_ENUM_EXT("PRI_TDM_TX_0 Format", tdm_tx_format,
  1842. tdm_tx_format_get,
  1843. tdm_tx_format_put),
  1844. SOC_ENUM_EXT("PRI_TDM_RX_0 Channels", tdm_rx_chs,
  1845. tdm_rx_ch_get,
  1846. tdm_rx_ch_put),
  1847. SOC_ENUM_EXT("PRI_TDM_TX_0 Channels", tdm_tx_chs,
  1848. tdm_tx_ch_get,
  1849. tdm_tx_ch_put),
  1850. SOC_ENUM_EXT("SEC_TDM_RX_0 SampleRate", tdm_rx_sample_rate,
  1851. tdm_rx_sample_rate_get,
  1852. tdm_rx_sample_rate_put),
  1853. SOC_ENUM_EXT("SEC_TDM_TX_0 SampleRate", tdm_tx_sample_rate,
  1854. tdm_tx_sample_rate_get,
  1855. tdm_tx_sample_rate_put),
  1856. SOC_ENUM_EXT("SEC_TDM_RX_0 Format", tdm_rx_format,
  1857. tdm_rx_format_get,
  1858. tdm_rx_format_put),
  1859. SOC_ENUM_EXT("SEC_TDM_TX_0 Format", tdm_tx_format,
  1860. tdm_tx_format_get,
  1861. tdm_tx_format_put),
  1862. SOC_ENUM_EXT("SEC_TDM_RX_0 Channels", tdm_rx_chs,
  1863. tdm_rx_ch_get,
  1864. tdm_rx_ch_put),
  1865. SOC_ENUM_EXT("SEC_TDM_TX_0 Channels", tdm_tx_chs,
  1866. tdm_tx_ch_get,
  1867. tdm_tx_ch_put),
  1868. SOC_ENUM_EXT("TERT_TDM_RX_0 SampleRate", tdm_rx_sample_rate,
  1869. tdm_rx_sample_rate_get,
  1870. tdm_rx_sample_rate_put),
  1871. SOC_ENUM_EXT("TERT_TDM_TX_0 SampleRate", tdm_tx_sample_rate,
  1872. tdm_tx_sample_rate_get,
  1873. tdm_tx_sample_rate_put),
  1874. SOC_ENUM_EXT("TERT_TDM_RX_0 Format", tdm_rx_format,
  1875. tdm_rx_format_get,
  1876. tdm_rx_format_put),
  1877. SOC_ENUM_EXT("TERT_TDM_TX_0 Format", tdm_tx_format,
  1878. tdm_tx_format_get,
  1879. tdm_tx_format_put),
  1880. SOC_ENUM_EXT("TERT_TDM_RX_0 Channels", tdm_rx_chs,
  1881. tdm_rx_ch_get,
  1882. tdm_rx_ch_put),
  1883. SOC_ENUM_EXT("TERT_TDM_TX_0 Channels", tdm_tx_chs,
  1884. tdm_tx_ch_get,
  1885. tdm_tx_ch_put),
  1886. SOC_ENUM_EXT("QUAT_TDM_RX_0 SampleRate", tdm_rx_sample_rate,
  1887. tdm_rx_sample_rate_get,
  1888. tdm_rx_sample_rate_put),
  1889. SOC_ENUM_EXT("QUAT_TDM_TX_0 SampleRate", tdm_tx_sample_rate,
  1890. tdm_tx_sample_rate_get,
  1891. tdm_tx_sample_rate_put),
  1892. SOC_ENUM_EXT("QUAT_TDM_RX_0 Format", tdm_rx_format,
  1893. tdm_rx_format_get,
  1894. tdm_rx_format_put),
  1895. SOC_ENUM_EXT("QUAT_TDM_TX_0 Format", tdm_tx_format,
  1896. tdm_tx_format_get,
  1897. tdm_tx_format_put),
  1898. SOC_ENUM_EXT("QUAT_TDM_RX_0 Channels", tdm_rx_chs,
  1899. tdm_rx_ch_get,
  1900. tdm_rx_ch_put),
  1901. SOC_ENUM_EXT("QUAT_TDM_TX_0 Channels", tdm_tx_chs,
  1902. tdm_tx_ch_get,
  1903. tdm_tx_ch_put),
  1904. SOC_ENUM_EXT("QUIN_TDM_RX_0 SampleRate", tdm_rx_sample_rate,
  1905. tdm_rx_sample_rate_get,
  1906. tdm_rx_sample_rate_put),
  1907. SOC_ENUM_EXT("QUIN_TDM_TX_0 SampleRate", tdm_tx_sample_rate,
  1908. tdm_tx_sample_rate_get,
  1909. tdm_tx_sample_rate_put),
  1910. SOC_ENUM_EXT("QUIN_TDM_RX_0 Format", tdm_rx_format,
  1911. tdm_rx_format_get,
  1912. tdm_rx_format_put),
  1913. SOC_ENUM_EXT("QUIN_TDM_TX_0 Format", tdm_tx_format,
  1914. tdm_tx_format_get,
  1915. tdm_tx_format_put),
  1916. SOC_ENUM_EXT("QUIN_TDM_RX_0 Channels", tdm_rx_chs,
  1917. tdm_rx_ch_get,
  1918. tdm_rx_ch_put),
  1919. SOC_ENUM_EXT("QUIN_TDM_TX_0 Channels", tdm_tx_chs,
  1920. tdm_tx_ch_get,
  1921. tdm_tx_ch_put),
  1922. SOC_ENUM_EXT("MultiMedia5_RX QOS Vote", qos_vote, msm_qos_ctl_get,
  1923. msm_qos_ctl_put),
  1924. };
  1925. /**
  1926. * msm_common_snd_controls_size - to return controls size
  1927. *
  1928. * Return: returns size of common controls array
  1929. */
  1930. int msm_common_snd_controls_size(void)
  1931. {
  1932. return ARRAY_SIZE(msm_common_snd_controls);
  1933. }
  1934. EXPORT_SYMBOL(msm_common_snd_controls_size);
  1935. void msm_set_codec_reg_done(bool done)
  1936. {
  1937. codec_reg_done = done;
  1938. }
  1939. EXPORT_SYMBOL(msm_set_codec_reg_done);
  1940. static inline int param_is_mask(int p)
  1941. {
  1942. return (p >= SNDRV_PCM_HW_PARAM_FIRST_MASK) &&
  1943. (p <= SNDRV_PCM_HW_PARAM_LAST_MASK);
  1944. }
  1945. static inline struct snd_mask *param_to_mask(struct snd_pcm_hw_params *p,
  1946. int n)
  1947. {
  1948. return &(p->masks[n - SNDRV_PCM_HW_PARAM_FIRST_MASK]);
  1949. }
  1950. static void param_set_mask(struct snd_pcm_hw_params *p, int n, unsigned int bit)
  1951. {
  1952. if (bit >= SNDRV_MASK_MAX)
  1953. return;
  1954. if (param_is_mask(n)) {
  1955. struct snd_mask *m = param_to_mask(p, n);
  1956. m->bits[0] = 0;
  1957. m->bits[1] = 0;
  1958. m->bits[bit >> 5] |= (1 << (bit & 31));
  1959. }
  1960. }
  1961. static int msm_ext_disp_get_idx_from_beid(int32_t id)
  1962. {
  1963. int idx;
  1964. switch (id) {
  1965. case MSM_BACKEND_DAI_DISPLAY_PORT_RX:
  1966. idx = DP_RX_IDX;
  1967. break;
  1968. default:
  1969. pr_err("%s: Incorrect ext_disp id %d\n", __func__, id);
  1970. idx = -EINVAL;
  1971. break;
  1972. }
  1973. return idx;
  1974. }
  1975. /**
  1976. * msm_common_be_hw_params_fixup - updates settings of ALSA BE hw params.
  1977. *
  1978. * @rtd: runtime dailink instance
  1979. * @params: HW params of associated backend dailink.
  1980. *
  1981. * Returns 0.
  1982. */
  1983. int msm_common_be_hw_params_fixup(struct snd_soc_pcm_runtime *rtd,
  1984. struct snd_pcm_hw_params *params)
  1985. {
  1986. struct snd_soc_dai_link *dai_link = rtd->dai_link;
  1987. struct snd_interval *rate = hw_param_interval(params,
  1988. SNDRV_PCM_HW_PARAM_RATE);
  1989. struct snd_interval *channels = hw_param_interval(params,
  1990. SNDRV_PCM_HW_PARAM_CHANNELS);
  1991. int rc = 0;
  1992. int idx;
  1993. pr_debug("%s: format = %d, rate = %d\n",
  1994. __func__, params_format(params), params_rate(params));
  1995. switch (dai_link->id) {
  1996. case MSM_BACKEND_DAI_USB_RX:
  1997. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  1998. usb_rx_cfg.bit_format);
  1999. rate->min = rate->max = usb_rx_cfg.sample_rate;
  2000. channels->min = channels->max = usb_rx_cfg.channels;
  2001. break;
  2002. case MSM_BACKEND_DAI_USB_TX:
  2003. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2004. usb_tx_cfg.bit_format);
  2005. rate->min = rate->max = usb_tx_cfg.sample_rate;
  2006. channels->min = channels->max = usb_tx_cfg.channels;
  2007. break;
  2008. case MSM_BACKEND_DAI_DISPLAY_PORT_RX:
  2009. idx = msm_ext_disp_get_idx_from_beid(dai_link->id);
  2010. if (idx < 0) {
  2011. pr_err("%s: Incorrect ext disp idx %d\n",
  2012. __func__, idx);
  2013. rc = idx;
  2014. break;
  2015. }
  2016. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2017. ext_disp_rx_cfg[idx].bit_format);
  2018. rate->min = rate->max = ext_disp_rx_cfg[idx].sample_rate;
  2019. channels->min = channels->max = ext_disp_rx_cfg[idx].channels;
  2020. break;
  2021. case MSM_BACKEND_DAI_AFE_PCM_RX:
  2022. channels->min = channels->max = proxy_rx_cfg.channels;
  2023. rate->min = rate->max = SAMPLING_RATE_48KHZ;
  2024. break;
  2025. case MSM_BACKEND_DAI_PRI_TDM_RX_0:
  2026. channels->min = channels->max =
  2027. tdm_rx_cfg[TDM_PRI][TDM_0].channels;
  2028. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2029. tdm_rx_cfg[TDM_PRI][TDM_0].bit_format);
  2030. rate->min = rate->max = tdm_rx_cfg[TDM_PRI][TDM_0].sample_rate;
  2031. break;
  2032. case MSM_BACKEND_DAI_PRI_TDM_TX_0:
  2033. channels->min = channels->max =
  2034. tdm_tx_cfg[TDM_PRI][TDM_0].channels;
  2035. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2036. tdm_tx_cfg[TDM_PRI][TDM_0].bit_format);
  2037. rate->min = rate->max = tdm_tx_cfg[TDM_PRI][TDM_0].sample_rate;
  2038. break;
  2039. case MSM_BACKEND_DAI_SEC_TDM_RX_0:
  2040. channels->min = channels->max =
  2041. tdm_rx_cfg[TDM_SEC][TDM_0].channels;
  2042. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2043. tdm_rx_cfg[TDM_SEC][TDM_0].bit_format);
  2044. rate->min = rate->max = tdm_rx_cfg[TDM_SEC][TDM_0].sample_rate;
  2045. break;
  2046. case MSM_BACKEND_DAI_SEC_TDM_TX_0:
  2047. channels->min = channels->max =
  2048. tdm_tx_cfg[TDM_SEC][TDM_0].channels;
  2049. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2050. tdm_tx_cfg[TDM_SEC][TDM_0].bit_format);
  2051. rate->min = rate->max = tdm_tx_cfg[TDM_SEC][TDM_0].sample_rate;
  2052. break;
  2053. case MSM_BACKEND_DAI_TERT_TDM_RX_0:
  2054. channels->min = channels->max =
  2055. tdm_rx_cfg[TDM_TERT][TDM_0].channels;
  2056. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2057. tdm_rx_cfg[TDM_TERT][TDM_0].bit_format);
  2058. rate->min = rate->max = tdm_rx_cfg[TDM_TERT][TDM_0].sample_rate;
  2059. break;
  2060. case MSM_BACKEND_DAI_TERT_TDM_TX_0:
  2061. channels->min = channels->max =
  2062. tdm_tx_cfg[TDM_TERT][TDM_0].channels;
  2063. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2064. tdm_tx_cfg[TDM_TERT][TDM_0].bit_format);
  2065. rate->min = rate->max = tdm_tx_cfg[TDM_TERT][TDM_0].sample_rate;
  2066. break;
  2067. case MSM_BACKEND_DAI_QUAT_TDM_RX_0:
  2068. channels->min = channels->max =
  2069. tdm_rx_cfg[TDM_QUAT][TDM_0].channels;
  2070. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2071. tdm_rx_cfg[TDM_QUAT][TDM_0].bit_format);
  2072. rate->min = rate->max = tdm_rx_cfg[TDM_QUAT][TDM_0].sample_rate;
  2073. break;
  2074. case MSM_BACKEND_DAI_QUAT_TDM_TX_0:
  2075. channels->min = channels->max =
  2076. tdm_tx_cfg[TDM_QUAT][TDM_0].channels;
  2077. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2078. tdm_tx_cfg[TDM_QUAT][TDM_0].bit_format);
  2079. rate->min = rate->max = tdm_tx_cfg[TDM_QUAT][TDM_0].sample_rate;
  2080. break;
  2081. case MSM_BACKEND_DAI_QUIN_TDM_RX_0:
  2082. channels->min = channels->max =
  2083. tdm_rx_cfg[TDM_QUIN][TDM_0].channels;
  2084. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2085. tdm_rx_cfg[TDM_QUIN][TDM_0].bit_format);
  2086. rate->min = rate->max = tdm_rx_cfg[TDM_QUIN][TDM_0].sample_rate;
  2087. break;
  2088. case MSM_BACKEND_DAI_QUIN_TDM_TX_0:
  2089. channels->min = channels->max =
  2090. tdm_tx_cfg[TDM_QUIN][TDM_0].channels;
  2091. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2092. tdm_tx_cfg[TDM_QUIN][TDM_0].bit_format);
  2093. rate->min = rate->max = tdm_tx_cfg[TDM_QUIN][TDM_0].sample_rate;
  2094. break;
  2095. case MSM_BACKEND_DAI_AUXPCM_RX:
  2096. rate->min = rate->max =
  2097. aux_pcm_rx_cfg[PRIM_AUX_PCM].sample_rate;
  2098. channels->min = channels->max =
  2099. aux_pcm_rx_cfg[PRIM_AUX_PCM].channels;
  2100. break;
  2101. case MSM_BACKEND_DAI_AUXPCM_TX:
  2102. rate->min = rate->max =
  2103. aux_pcm_tx_cfg[PRIM_AUX_PCM].sample_rate;
  2104. channels->min = channels->max =
  2105. aux_pcm_tx_cfg[PRIM_AUX_PCM].channels;
  2106. break;
  2107. case MSM_BACKEND_DAI_SEC_AUXPCM_RX:
  2108. rate->min = rate->max =
  2109. aux_pcm_rx_cfg[SEC_AUX_PCM].sample_rate;
  2110. channels->min = channels->max =
  2111. aux_pcm_rx_cfg[SEC_AUX_PCM].channels;
  2112. break;
  2113. case MSM_BACKEND_DAI_SEC_AUXPCM_TX:
  2114. rate->min = rate->max =
  2115. aux_pcm_tx_cfg[SEC_AUX_PCM].sample_rate;
  2116. channels->min = channels->max =
  2117. aux_pcm_tx_cfg[SEC_AUX_PCM].channels;
  2118. break;
  2119. case MSM_BACKEND_DAI_TERT_AUXPCM_RX:
  2120. rate->min = rate->max =
  2121. aux_pcm_rx_cfg[TERT_AUX_PCM].sample_rate;
  2122. channels->min = channels->max =
  2123. aux_pcm_rx_cfg[TERT_AUX_PCM].channels;
  2124. break;
  2125. case MSM_BACKEND_DAI_TERT_AUXPCM_TX:
  2126. rate->min = rate->max =
  2127. aux_pcm_tx_cfg[TERT_AUX_PCM].sample_rate;
  2128. channels->min = channels->max =
  2129. aux_pcm_tx_cfg[TERT_AUX_PCM].channels;
  2130. break;
  2131. case MSM_BACKEND_DAI_QUAT_AUXPCM_RX:
  2132. rate->min = rate->max =
  2133. aux_pcm_rx_cfg[QUAT_AUX_PCM].sample_rate;
  2134. channels->min = channels->max =
  2135. aux_pcm_rx_cfg[QUAT_AUX_PCM].channels;
  2136. break;
  2137. case MSM_BACKEND_DAI_QUAT_AUXPCM_TX:
  2138. rate->min = rate->max =
  2139. aux_pcm_tx_cfg[QUAT_AUX_PCM].sample_rate;
  2140. channels->min = channels->max =
  2141. aux_pcm_tx_cfg[QUAT_AUX_PCM].channels;
  2142. break;
  2143. case MSM_BACKEND_DAI_QUIN_AUXPCM_RX:
  2144. rate->min = rate->max =
  2145. aux_pcm_rx_cfg[QUIN_AUX_PCM].sample_rate;
  2146. channels->min = channels->max =
  2147. aux_pcm_rx_cfg[QUIN_AUX_PCM].channels;
  2148. break;
  2149. case MSM_BACKEND_DAI_QUIN_AUXPCM_TX:
  2150. rate->min = rate->max =
  2151. aux_pcm_tx_cfg[QUIN_AUX_PCM].sample_rate;
  2152. channels->min = channels->max =
  2153. aux_pcm_tx_cfg[QUIN_AUX_PCM].channels;
  2154. break;
  2155. case MSM_BACKEND_DAI_PRI_MI2S_RX:
  2156. rate->min = rate->max = mi2s_rx_cfg[PRIM_MI2S].sample_rate;
  2157. channels->min = channels->max =
  2158. mi2s_rx_cfg[PRIM_MI2S].channels;
  2159. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2160. mi2s_rx_cfg[PRIM_MI2S].bit_format);
  2161. break;
  2162. case MSM_BACKEND_DAI_PRI_MI2S_TX:
  2163. rate->min = rate->max = mi2s_tx_cfg[PRIM_MI2S].sample_rate;
  2164. channels->min = channels->max =
  2165. mi2s_tx_cfg[PRIM_MI2S].channels;
  2166. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2167. mi2s_tx_cfg[PRIM_MI2S].bit_format);
  2168. break;
  2169. case MSM_BACKEND_DAI_SECONDARY_MI2S_RX:
  2170. rate->min = rate->max = mi2s_rx_cfg[SEC_MI2S].sample_rate;
  2171. channels->min = channels->max =
  2172. mi2s_rx_cfg[SEC_MI2S].channels;
  2173. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2174. mi2s_rx_cfg[SEC_MI2S].bit_format);
  2175. break;
  2176. case MSM_BACKEND_DAI_SECONDARY_MI2S_TX:
  2177. rate->min = rate->max = mi2s_tx_cfg[SEC_MI2S].sample_rate;
  2178. channels->min = channels->max =
  2179. mi2s_tx_cfg[SEC_MI2S].channels;
  2180. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2181. mi2s_tx_cfg[SEC_MI2S].bit_format);
  2182. break;
  2183. case MSM_BACKEND_DAI_TERTIARY_MI2S_RX:
  2184. rate->min = rate->max = mi2s_rx_cfg[TERT_MI2S].sample_rate;
  2185. channels->min = channels->max =
  2186. mi2s_rx_cfg[TERT_MI2S].channels;
  2187. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2188. mi2s_rx_cfg[TERT_MI2S].bit_format);
  2189. break;
  2190. case MSM_BACKEND_DAI_TERTIARY_MI2S_TX:
  2191. rate->min = rate->max = mi2s_tx_cfg[TERT_MI2S].sample_rate;
  2192. channels->min = channels->max =
  2193. mi2s_tx_cfg[TERT_MI2S].channels;
  2194. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2195. mi2s_tx_cfg[TERT_MI2S].bit_format);
  2196. break;
  2197. case MSM_BACKEND_DAI_QUATERNARY_MI2S_RX:
  2198. rate->min = rate->max = mi2s_rx_cfg[QUAT_MI2S].sample_rate;
  2199. channels->min = channels->max =
  2200. mi2s_rx_cfg[QUAT_MI2S].channels;
  2201. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2202. mi2s_rx_cfg[QUAT_MI2S].bit_format);
  2203. break;
  2204. case MSM_BACKEND_DAI_QUATERNARY_MI2S_TX:
  2205. rate->min = rate->max = mi2s_tx_cfg[QUAT_MI2S].sample_rate;
  2206. channels->min = channels->max =
  2207. mi2s_tx_cfg[QUAT_MI2S].channels;
  2208. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2209. mi2s_tx_cfg[QUAT_MI2S].bit_format);
  2210. break;
  2211. case MSM_BACKEND_DAI_QUINARY_MI2S_RX:
  2212. rate->min = rate->max = mi2s_rx_cfg[QUIN_MI2S].sample_rate;
  2213. channels->min = channels->max =
  2214. mi2s_rx_cfg[QUIN_MI2S].channels;
  2215. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2216. mi2s_rx_cfg[QUIN_MI2S].bit_format);
  2217. break;
  2218. case MSM_BACKEND_DAI_QUINARY_MI2S_TX:
  2219. rate->min = rate->max = mi2s_tx_cfg[QUIN_MI2S].sample_rate;
  2220. channels->min = channels->max =
  2221. mi2s_tx_cfg[QUIN_MI2S].channels;
  2222. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2223. mi2s_tx_cfg[QUIN_MI2S].bit_format);
  2224. break;
  2225. default:
  2226. rate->min = rate->max = SAMPLING_RATE_48KHZ;
  2227. break;
  2228. }
  2229. return rc;
  2230. }
  2231. EXPORT_SYMBOL(msm_common_be_hw_params_fixup);
  2232. /**
  2233. * msm_aux_pcm_snd_startup - startup ops of auxpcm.
  2234. *
  2235. * @substream: PCM stream pointer of associated backend dailink
  2236. *
  2237. * Returns 0 on success or -EINVAL on error.
  2238. */
  2239. int msm_aux_pcm_snd_startup(struct snd_pcm_substream *substream)
  2240. {
  2241. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  2242. dev_dbg(rtd->card->dev,
  2243. "%s: substream = %s stream = %d, dai name %s, dai ID %d\n",
  2244. __func__, substream->name, substream->stream,
  2245. rtd->cpu_dai->name, rtd->cpu_dai->id);
  2246. return 0;
  2247. }
  2248. EXPORT_SYMBOL(msm_aux_pcm_snd_startup);
  2249. /**
  2250. * msm_aux_pcm_snd_shutdown - shutdown ops of auxpcm.
  2251. *
  2252. * @substream: PCM stream pointer of associated backend dailink
  2253. */
  2254. void msm_aux_pcm_snd_shutdown(struct snd_pcm_substream *substream)
  2255. {
  2256. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  2257. dev_dbg(rtd->card->dev,
  2258. "%s: substream = %s stream = %d, dai name %s, dai ID %d\n",
  2259. __func__,
  2260. substream->name, substream->stream,
  2261. rtd->cpu_dai->name, rtd->cpu_dai->id);
  2262. }
  2263. EXPORT_SYMBOL(msm_aux_pcm_snd_shutdown);
  2264. static int msm_get_port_id(int id)
  2265. {
  2266. int afe_port_id;
  2267. switch (id) {
  2268. case MSM_BACKEND_DAI_PRI_MI2S_RX:
  2269. afe_port_id = AFE_PORT_ID_PRIMARY_MI2S_RX;
  2270. break;
  2271. case MSM_BACKEND_DAI_PRI_MI2S_TX:
  2272. afe_port_id = AFE_PORT_ID_PRIMARY_MI2S_TX;
  2273. break;
  2274. case MSM_BACKEND_DAI_SECONDARY_MI2S_RX:
  2275. afe_port_id = AFE_PORT_ID_SECONDARY_MI2S_RX;
  2276. break;
  2277. case MSM_BACKEND_DAI_SECONDARY_MI2S_TX:
  2278. afe_port_id = AFE_PORT_ID_SECONDARY_MI2S_TX;
  2279. break;
  2280. case MSM_BACKEND_DAI_TERTIARY_MI2S_RX:
  2281. afe_port_id = AFE_PORT_ID_TERTIARY_MI2S_RX;
  2282. break;
  2283. case MSM_BACKEND_DAI_TERTIARY_MI2S_TX:
  2284. afe_port_id = AFE_PORT_ID_TERTIARY_MI2S_TX;
  2285. break;
  2286. case MSM_BACKEND_DAI_QUATERNARY_MI2S_RX:
  2287. afe_port_id = AFE_PORT_ID_QUATERNARY_MI2S_RX;
  2288. break;
  2289. case MSM_BACKEND_DAI_QUATERNARY_MI2S_TX:
  2290. afe_port_id = AFE_PORT_ID_QUATERNARY_MI2S_TX;
  2291. break;
  2292. case MSM_BACKEND_DAI_QUINARY_MI2S_RX:
  2293. afe_port_id = AFE_PORT_ID_QUINARY_MI2S_RX;
  2294. break;
  2295. case MSM_BACKEND_DAI_QUINARY_MI2S_TX:
  2296. afe_port_id = AFE_PORT_ID_QUINARY_MI2S_TX;
  2297. break;
  2298. default:
  2299. pr_err("%s: Invalid id: %d\n", __func__, id);
  2300. afe_port_id = -EINVAL;
  2301. }
  2302. return afe_port_id;
  2303. }
  2304. static u32 get_mi2s_bits_per_sample(u32 bit_format)
  2305. {
  2306. u32 bit_per_sample;
  2307. switch (bit_format) {
  2308. case SNDRV_PCM_FORMAT_S32_LE:
  2309. case SNDRV_PCM_FORMAT_S24_3LE:
  2310. case SNDRV_PCM_FORMAT_S24_LE:
  2311. bit_per_sample = 32;
  2312. break;
  2313. case SNDRV_PCM_FORMAT_S16_LE:
  2314. default:
  2315. bit_per_sample = 16;
  2316. break;
  2317. }
  2318. return bit_per_sample;
  2319. }
  2320. static void update_mi2s_clk_val(int dai_id, int stream)
  2321. {
  2322. u32 bit_per_sample;
  2323. if (stream == SNDRV_PCM_STREAM_PLAYBACK) {
  2324. bit_per_sample =
  2325. get_mi2s_bits_per_sample(mi2s_rx_cfg[dai_id].bit_format);
  2326. mi2s_clk[dai_id].clk_freq_in_hz =
  2327. mi2s_rx_cfg[dai_id].sample_rate * 2 * bit_per_sample;
  2328. } else {
  2329. bit_per_sample =
  2330. get_mi2s_bits_per_sample(mi2s_tx_cfg[dai_id].bit_format);
  2331. mi2s_clk[dai_id].clk_freq_in_hz =
  2332. mi2s_tx_cfg[dai_id].sample_rate * 2 * bit_per_sample;
  2333. }
  2334. }
  2335. static int msm_mi2s_set_sclk(struct snd_pcm_substream *substream, bool enable)
  2336. {
  2337. int ret = 0;
  2338. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  2339. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  2340. int port_id = 0;
  2341. int index = cpu_dai->id;
  2342. port_id = msm_get_port_id(rtd->dai_link->id);
  2343. if (port_id < 0) {
  2344. dev_err(rtd->card->dev, "%s: Invalid port_id\n", __func__);
  2345. ret = port_id;
  2346. goto done;
  2347. }
  2348. if (enable) {
  2349. update_mi2s_clk_val(index, substream->stream);
  2350. dev_dbg(rtd->card->dev, "%s: clock rate %ul\n", __func__,
  2351. mi2s_clk[index].clk_freq_in_hz);
  2352. }
  2353. mi2s_clk[index].enable = enable;
  2354. ret = afe_set_lpass_clock_v2(port_id,
  2355. &mi2s_clk[index]);
  2356. if (ret < 0) {
  2357. dev_err(rtd->card->dev,
  2358. "%s: afe lpass clock failed for port 0x%x , err:%d\n",
  2359. __func__, port_id, ret);
  2360. goto done;
  2361. }
  2362. done:
  2363. return ret;
  2364. }
  2365. /**
  2366. * msm_mi2s_snd_startup - startup ops of mi2s.
  2367. *
  2368. * @substream: PCM stream pointer of associated backend dailink
  2369. *
  2370. * Returns 0 on success or -EINVAL on error.
  2371. */
  2372. int msm_mi2s_snd_startup(struct snd_pcm_substream *substream)
  2373. {
  2374. int ret = 0;
  2375. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  2376. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  2377. int port_id = msm_get_port_id(rtd->dai_link->id);
  2378. int index = cpu_dai->id;
  2379. unsigned int fmt = SND_SOC_DAIFMT_CBS_CFS;
  2380. struct msm_asoc_mach_data *pdata =
  2381. snd_soc_card_get_drvdata(rtd->card);
  2382. dev_dbg(rtd->card->dev,
  2383. "%s: substream = %s stream = %d, dai name %s, dai ID %d\n",
  2384. __func__, substream->name, substream->stream,
  2385. cpu_dai->name, cpu_dai->id);
  2386. if (index < PRIM_MI2S || index >= MI2S_MAX) {
  2387. ret = -EINVAL;
  2388. dev_err(rtd->card->dev,
  2389. "%s: CPU DAI id (%d) out of range\n",
  2390. __func__, cpu_dai->id);
  2391. goto done;
  2392. }
  2393. /*
  2394. * Muxtex protection in case the same MI2S
  2395. * interface using for both TX and RX so
  2396. * that the same clock won't be enable twice.
  2397. */
  2398. mutex_lock(&mi2s_intf_conf[index].lock);
  2399. if (++mi2s_intf_conf[index].ref_cnt == 1) {
  2400. /* Check if msm needs to provide the clock to the interface */
  2401. if (!mi2s_intf_conf[index].msm_is_mi2s_master) {
  2402. mi2s_clk[index].clk_id = mi2s_ebit_clk[index];
  2403. fmt = SND_SOC_DAIFMT_CBM_CFM;
  2404. }
  2405. ret = msm_mi2s_set_sclk(substream, true);
  2406. if (ret < 0) {
  2407. dev_err(rtd->card->dev,
  2408. "%s: afe lpass clock failed to enable MI2S clock, err:%d\n",
  2409. __func__, ret);
  2410. goto clean_up;
  2411. }
  2412. ret = snd_soc_dai_set_fmt(cpu_dai, fmt);
  2413. if (ret < 0) {
  2414. dev_err(rtd->card->dev,
  2415. "%s: set fmt cpu dai failed for MI2S (%d), err:%d\n",
  2416. __func__, index, ret);
  2417. goto clk_off;
  2418. }
  2419. if (mi2s_intf_conf[index].msm_is_ext_mclk) {
  2420. mi2s_mclk[index].enable = 1;
  2421. pr_debug("%s: Enabling mclk, clk_freq_in_hz = %u\n",
  2422. __func__, mi2s_mclk[index].clk_freq_in_hz);
  2423. ret = afe_set_lpass_clock_v2(port_id,
  2424. &mi2s_mclk[index]);
  2425. if (ret < 0) {
  2426. pr_err("%s: afe lpass mclk failed, err:%d\n",
  2427. __func__, ret);
  2428. goto clk_off;
  2429. }
  2430. }
  2431. if (pdata->mi2s_gpio_p[index])
  2432. msm_cdc_pinctrl_select_active_state(
  2433. pdata->mi2s_gpio_p[index]);
  2434. }
  2435. mutex_unlock(&mi2s_intf_conf[index].lock);
  2436. return 0;
  2437. clk_off:
  2438. if (ret < 0)
  2439. msm_mi2s_set_sclk(substream, false);
  2440. clean_up:
  2441. if (ret < 0)
  2442. mi2s_intf_conf[index].ref_cnt--;
  2443. mutex_unlock(&mi2s_intf_conf[index].lock);
  2444. done:
  2445. return ret;
  2446. }
  2447. EXPORT_SYMBOL(msm_mi2s_snd_startup);
  2448. /**
  2449. * msm_mi2s_snd_shutdown - shutdown ops of mi2s.
  2450. *
  2451. * @substream: PCM stream pointer of associated backend dailink
  2452. */
  2453. void msm_mi2s_snd_shutdown(struct snd_pcm_substream *substream)
  2454. {
  2455. int ret;
  2456. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  2457. int port_id = msm_get_port_id(rtd->dai_link->id);
  2458. int index = rtd->cpu_dai->id;
  2459. struct msm_asoc_mach_data *pdata =
  2460. snd_soc_card_get_drvdata(rtd->card);
  2461. pr_debug("%s(): substream = %s stream = %d\n", __func__,
  2462. substream->name, substream->stream);
  2463. if (index < PRIM_MI2S || index >= MI2S_MAX) {
  2464. pr_err("%s:invalid MI2S DAI(%d)\n", __func__, index);
  2465. return;
  2466. }
  2467. mutex_lock(&mi2s_intf_conf[index].lock);
  2468. if (--mi2s_intf_conf[index].ref_cnt == 0) {
  2469. if (pdata->mi2s_gpio_p[index])
  2470. msm_cdc_pinctrl_select_sleep_state(
  2471. pdata->mi2s_gpio_p[index]);
  2472. ret = msm_mi2s_set_sclk(substream, false);
  2473. if (ret < 0)
  2474. pr_err("%s:clock disable failed for MI2S (%d); ret=%d\n",
  2475. __func__, index, ret);
  2476. if (mi2s_intf_conf[index].msm_is_ext_mclk) {
  2477. mi2s_mclk[index].enable = 0;
  2478. pr_debug("%s: Disabling mclk, clk_freq_in_hz = %u\n",
  2479. __func__, mi2s_mclk[index].clk_freq_in_hz);
  2480. ret = afe_set_lpass_clock_v2(port_id,
  2481. &mi2s_mclk[index]);
  2482. if (ret < 0) {
  2483. pr_err("%s: mclk disable failed for MCLK (%d); ret=%d\n",
  2484. __func__, index, ret);
  2485. }
  2486. }
  2487. }
  2488. mutex_unlock(&mi2s_intf_conf[index].lock);
  2489. }
  2490. EXPORT_SYMBOL(msm_mi2s_snd_shutdown);
  2491. /* Validate whether US EU switch is present or not */
  2492. static int msm_prepare_us_euro(struct snd_soc_card *card)
  2493. {
  2494. struct msm_asoc_mach_data *pdata =
  2495. snd_soc_card_get_drvdata(card);
  2496. int ret = 0;
  2497. if (pdata->us_euro_gpio >= 0) {
  2498. dev_dbg(card->dev, "%s: us_euro gpio request %d", __func__,
  2499. pdata->us_euro_gpio);
  2500. ret = gpio_request(pdata->us_euro_gpio, "TASHA_CODEC_US_EURO");
  2501. if (ret) {
  2502. dev_err(card->dev,
  2503. "%s: Failed to request codec US/EURO gpio %d error %d\n",
  2504. __func__, pdata->us_euro_gpio, ret);
  2505. }
  2506. }
  2507. return ret;
  2508. }
  2509. static bool msm_usbc_swap_gnd_mic(struct snd_soc_codec *codec, bool active)
  2510. {
  2511. int value = 0;
  2512. bool ret = false;
  2513. struct snd_soc_card *card = codec->component.card;
  2514. struct msm_asoc_mach_data *pdata = snd_soc_card_get_drvdata(card);
  2515. struct pinctrl_state *en2_pinctrl_active;
  2516. struct pinctrl_state *en2_pinctrl_sleep;
  2517. if (!pdata->usbc_en2_gpio_p) {
  2518. if (active) {
  2519. /* if active and usbc_en2_gpio undefined, get pin */
  2520. pdata->usbc_en2_gpio_p = devm_pinctrl_get(card->dev);
  2521. if (IS_ERR_OR_NULL(pdata->usbc_en2_gpio_p)) {
  2522. dev_err(card->dev,
  2523. "%s: Can't get EN2 gpio pinctrl:%ld\n",
  2524. __func__,
  2525. PTR_ERR(pdata->usbc_en2_gpio_p));
  2526. pdata->usbc_en2_gpio_p = NULL;
  2527. return false;
  2528. }
  2529. } else {
  2530. /* if not active and usbc_en2_gpio undefined, return */
  2531. return false;
  2532. }
  2533. }
  2534. pdata->usbc_en2_gpio = of_get_named_gpio(card->dev->of_node,
  2535. "qcom,usbc-analog-en2-gpio", 0);
  2536. if (!gpio_is_valid(pdata->usbc_en2_gpio)) {
  2537. dev_err(card->dev, "%s, property %s not in node %s\n",
  2538. __func__, "qcom,usbc-analog-en2-gpio",
  2539. card->dev->of_node->full_name);
  2540. return false;
  2541. }
  2542. en2_pinctrl_active = pinctrl_lookup_state(
  2543. pdata->usbc_en2_gpio_p, "aud_active");
  2544. if (IS_ERR_OR_NULL(en2_pinctrl_active)) {
  2545. dev_err(card->dev,
  2546. "%s: Cannot get aud_active pinctrl state:%ld\n",
  2547. __func__, PTR_ERR(en2_pinctrl_active));
  2548. ret = false;
  2549. goto err_lookup_state;
  2550. }
  2551. en2_pinctrl_sleep = pinctrl_lookup_state(
  2552. pdata->usbc_en2_gpio_p, "aud_sleep");
  2553. if (IS_ERR_OR_NULL(en2_pinctrl_sleep)) {
  2554. dev_err(card->dev,
  2555. "%s: Cannot get aud_sleep pinctrl state:%ld\n",
  2556. __func__, PTR_ERR(en2_pinctrl_sleep));
  2557. ret = false;
  2558. goto err_lookup_state;
  2559. }
  2560. /* if active and usbc_en2_gpio_p defined, swap using usbc_en2_gpio_p */
  2561. if (active) {
  2562. dev_dbg(codec->dev, "%s: enter\n", __func__);
  2563. if (pdata->usbc_en2_gpio_p) {
  2564. value = gpio_get_value_cansleep(pdata->usbc_en2_gpio);
  2565. if (value)
  2566. pinctrl_select_state(pdata->usbc_en2_gpio_p,
  2567. en2_pinctrl_sleep);
  2568. else
  2569. pinctrl_select_state(pdata->usbc_en2_gpio_p,
  2570. en2_pinctrl_active);
  2571. } else if (pdata->usbc_en2_gpio >= 0) {
  2572. value = gpio_get_value_cansleep(pdata->usbc_en2_gpio);
  2573. gpio_set_value_cansleep(pdata->usbc_en2_gpio, !value);
  2574. }
  2575. pr_debug("%s: swap select switch %d to %d\n", __func__,
  2576. value, !value);
  2577. ret = true;
  2578. } else {
  2579. /* if not active, release usbc_en2_gpio_p pin */
  2580. pinctrl_select_state(pdata->usbc_en2_gpio_p,
  2581. en2_pinctrl_sleep);
  2582. }
  2583. err_lookup_state:
  2584. devm_pinctrl_put(pdata->usbc_en2_gpio_p);
  2585. pdata->usbc_en2_gpio_p = NULL;
  2586. return ret;
  2587. }
  2588. static bool msm_swap_gnd_mic(struct snd_soc_codec *codec, bool active)
  2589. {
  2590. struct snd_soc_card *card = codec->component.card;
  2591. struct msm_asoc_mach_data *pdata =
  2592. snd_soc_card_get_drvdata(card);
  2593. int value = 0;
  2594. bool ret = 0;
  2595. if (!mbhc_cfg.enable_usbc_analog) {
  2596. if (pdata->us_euro_gpio_p) {
  2597. value = msm_cdc_pinctrl_get_state(
  2598. pdata->us_euro_gpio_p);
  2599. if (value)
  2600. msm_cdc_pinctrl_select_sleep_state(
  2601. pdata->us_euro_gpio_p);
  2602. else
  2603. msm_cdc_pinctrl_select_active_state(
  2604. pdata->us_euro_gpio_p);
  2605. } else if (pdata->us_euro_gpio >= 0) {
  2606. value = gpio_get_value_cansleep(pdata->us_euro_gpio);
  2607. gpio_set_value_cansleep(pdata->us_euro_gpio, !value);
  2608. }
  2609. pr_debug("%s: swap select switch %d to %d\n",
  2610. __func__, value, !value);
  2611. ret = true;
  2612. } else {
  2613. /* if usbc is defined, swap using usbc_en2 */
  2614. ret = msm_usbc_swap_gnd_mic(codec, active);
  2615. }
  2616. return ret;
  2617. }
  2618. static int msm_populate_dai_link_component_of_node(
  2619. struct msm_asoc_mach_data *pdata,
  2620. struct snd_soc_card *card)
  2621. {
  2622. int i, index, ret = 0;
  2623. struct device *cdev = card->dev;
  2624. struct snd_soc_dai_link *dai_link = card->dai_link;
  2625. struct device_node *phandle;
  2626. if (!cdev) {
  2627. pr_err("%s: Sound card device memory NULL\n", __func__);
  2628. return -ENODEV;
  2629. }
  2630. for (i = 0; i < card->num_links; i++) {
  2631. if (dai_link[i].platform_of_node && dai_link[i].cpu_of_node)
  2632. continue;
  2633. /* populate platform_of_node for snd card dai links */
  2634. if (dai_link[i].platform_name &&
  2635. !dai_link[i].platform_of_node) {
  2636. index = of_property_match_string(cdev->of_node,
  2637. "asoc-platform-names",
  2638. dai_link[i].platform_name);
  2639. if (index < 0) {
  2640. pr_err("%s: No match found for platform name: %s\n",
  2641. __func__, dai_link[i].platform_name);
  2642. ret = index;
  2643. goto cpu_dai;
  2644. }
  2645. phandle = of_parse_phandle(cdev->of_node,
  2646. "asoc-platform",
  2647. index);
  2648. if (!phandle) {
  2649. pr_err("%s: retrieving phandle for platform %s, index %d failed\n",
  2650. __func__, dai_link[i].platform_name,
  2651. index);
  2652. ret = -ENODEV;
  2653. goto err;
  2654. }
  2655. dai_link[i].platform_of_node = phandle;
  2656. dai_link[i].platform_name = NULL;
  2657. }
  2658. cpu_dai:
  2659. /* populate cpu_of_node for snd card dai links */
  2660. if (dai_link[i].cpu_dai_name && !dai_link[i].cpu_of_node) {
  2661. index = of_property_match_string(cdev->of_node,
  2662. "asoc-cpu-names",
  2663. dai_link[i].cpu_dai_name);
  2664. if (index < 0)
  2665. goto codec_dai;
  2666. phandle = of_parse_phandle(cdev->of_node, "asoc-cpu",
  2667. index);
  2668. if (!phandle) {
  2669. pr_err("%s: retrieving phandle for cpu dai %s failed\n",
  2670. __func__, dai_link[i].cpu_dai_name);
  2671. ret = -ENODEV;
  2672. goto err;
  2673. }
  2674. dai_link[i].cpu_of_node = phandle;
  2675. dai_link[i].cpu_dai_name = NULL;
  2676. }
  2677. codec_dai:
  2678. /* populate codec_of_node for snd card dai links */
  2679. if (dai_link[i].codec_name && !dai_link[i].codec_of_node) {
  2680. index = of_property_match_string(cdev->of_node,
  2681. "asoc-codec-names",
  2682. dai_link[i].codec_name);
  2683. if (index < 0)
  2684. continue;
  2685. phandle = of_parse_phandle(cdev->of_node, "asoc-codec",
  2686. index);
  2687. if (!phandle) {
  2688. pr_err("%s: retrieving phandle for codec dai %s failed\n",
  2689. __func__, dai_link[i].codec_name);
  2690. ret = -ENODEV;
  2691. goto err;
  2692. }
  2693. dai_link[i].codec_of_node = phandle;
  2694. dai_link[i].codec_name = NULL;
  2695. }
  2696. if (pdata->snd_card_val == INT_SND_CARD) {
  2697. if ((dai_link[i].id ==
  2698. MSM_BACKEND_DAI_INT0_MI2S_RX) ||
  2699. (dai_link[i].id ==
  2700. MSM_BACKEND_DAI_INT1_MI2S_RX) ||
  2701. (dai_link[i].id ==
  2702. MSM_BACKEND_DAI_INT2_MI2S_TX) ||
  2703. (dai_link[i].id ==
  2704. MSM_BACKEND_DAI_INT3_MI2S_TX)) {
  2705. index = of_property_match_string(cdev->of_node,
  2706. "asoc-codec-names",
  2707. MSM_INT_DIGITAL_CODEC);
  2708. phandle = of_parse_phandle(cdev->of_node,
  2709. "asoc-codec",
  2710. index);
  2711. dai_link[i].codecs[DIG_CDC].of_node = phandle;
  2712. index = of_property_match_string(cdev->of_node,
  2713. "asoc-codec-names",
  2714. PMIC_INT_ANALOG_CODEC);
  2715. phandle = of_parse_phandle(cdev->of_node,
  2716. "asoc-codec",
  2717. index);
  2718. dai_link[i].codecs[ANA_CDC].of_node = phandle;
  2719. }
  2720. }
  2721. }
  2722. err:
  2723. return ret;
  2724. }
  2725. static int msm_wsa881x_init(struct snd_soc_component *component)
  2726. {
  2727. u8 spkleft_ports[WSA881X_MAX_SWR_PORTS] = {100, 101, 102, 106};
  2728. u8 spkright_ports[WSA881X_MAX_SWR_PORTS] = {103, 104, 105, 107};
  2729. unsigned int ch_rate[WSA881X_MAX_SWR_PORTS] = {2400, 600, 300, 1200};
  2730. unsigned int ch_mask[WSA881X_MAX_SWR_PORTS] = {0x1, 0xF, 0x3, 0x3};
  2731. struct snd_soc_codec *codec = snd_soc_component_to_codec(component);
  2732. struct msm_asoc_mach_data *pdata;
  2733. struct snd_soc_dapm_context *dapm =
  2734. snd_soc_codec_get_dapm(codec);
  2735. if (!codec) {
  2736. pr_err("%s codec is NULL\n", __func__);
  2737. return -EINVAL;
  2738. }
  2739. if (!strcmp(component->name_prefix, "SpkrLeft")) {
  2740. dev_dbg(codec->dev, "%s: setting left ch map to codec %s\n",
  2741. __func__, codec->component.name);
  2742. wsa881x_set_channel_map(codec, &spkleft_ports[0],
  2743. WSA881X_MAX_SWR_PORTS, &ch_mask[0],
  2744. &ch_rate[0], NULL);
  2745. if (dapm->component) {
  2746. snd_soc_dapm_ignore_suspend(dapm, "SpkrLeft IN");
  2747. snd_soc_dapm_ignore_suspend(dapm, "SpkrLeft SPKR");
  2748. }
  2749. } else if (!strcmp(component->name_prefix, "SpkrRight")) {
  2750. dev_dbg(codec->dev, "%s: setting right ch map to codec %s\n",
  2751. __func__, codec->component.name);
  2752. wsa881x_set_channel_map(codec, &spkright_ports[0],
  2753. WSA881X_MAX_SWR_PORTS, &ch_mask[0],
  2754. &ch_rate[0], NULL);
  2755. if (dapm->component) {
  2756. snd_soc_dapm_ignore_suspend(dapm, "SpkrRight IN");
  2757. snd_soc_dapm_ignore_suspend(dapm, "SpkrRight SPKR");
  2758. }
  2759. } else {
  2760. dev_err(codec->dev, "%s: wrong codec name %s\n", __func__,
  2761. codec->component.name);
  2762. return -EINVAL;
  2763. }
  2764. pdata = snd_soc_card_get_drvdata(component->card);
  2765. if (pdata && pdata->codec_root)
  2766. wsa881x_codec_info_create_codec_entry(pdata->codec_root,
  2767. codec);
  2768. return 0;
  2769. }
  2770. static int msm_init_wsa_dev(struct platform_device *pdev,
  2771. struct snd_soc_card *card)
  2772. {
  2773. struct device_node *wsa_of_node;
  2774. u32 wsa_max_devs;
  2775. u32 wsa_dev_cnt;
  2776. char *dev_name_str = NULL;
  2777. struct msm_wsa881x_dev_info *wsa881x_dev_info;
  2778. const char *wsa_auxdev_name_prefix[1];
  2779. int found = 0;
  2780. int i;
  2781. int ret;
  2782. /* Get maximum WSA device count for this platform */
  2783. ret = of_property_read_u32(pdev->dev.of_node,
  2784. "qcom,wsa-max-devs", &wsa_max_devs);
  2785. if (ret) {
  2786. dev_dbg(&pdev->dev,
  2787. "%s: wsa-max-devs property missing in DT %s, ret = %d\n",
  2788. __func__, pdev->dev.of_node->full_name, ret);
  2789. goto err_dt;
  2790. }
  2791. if (wsa_max_devs == 0) {
  2792. dev_warn(&pdev->dev,
  2793. "%s: Max WSA devices is 0 for this target?\n",
  2794. __func__);
  2795. goto err_dt;
  2796. }
  2797. /* Get count of WSA device phandles for this platform */
  2798. wsa_dev_cnt = of_count_phandle_with_args(pdev->dev.of_node,
  2799. "qcom,wsa-devs", NULL);
  2800. if (wsa_dev_cnt == -ENOENT) {
  2801. dev_warn(&pdev->dev, "%s: No wsa device defined in DT.\n",
  2802. __func__);
  2803. goto err_dt;
  2804. } else if (wsa_dev_cnt <= 0) {
  2805. dev_err(&pdev->dev,
  2806. "%s: Error reading wsa device from DT. wsa_dev_cnt = %d\n",
  2807. __func__, wsa_dev_cnt);
  2808. ret = -EINVAL;
  2809. goto err_dt;
  2810. }
  2811. /*
  2812. * Expect total phandles count to be NOT less than maximum possible
  2813. * WSA count. However, if it is less, then assign same value to
  2814. * max count as well.
  2815. */
  2816. if (wsa_dev_cnt < wsa_max_devs) {
  2817. dev_dbg(&pdev->dev,
  2818. "%s: wsa_max_devs = %d cannot exceed wsa_dev_cnt = %d\n",
  2819. __func__, wsa_max_devs, wsa_dev_cnt);
  2820. wsa_max_devs = wsa_dev_cnt;
  2821. }
  2822. /* Make sure prefix string passed for each WSA device */
  2823. ret = of_property_count_strings(pdev->dev.of_node,
  2824. "qcom,wsa-aux-dev-prefix");
  2825. if (ret != wsa_dev_cnt) {
  2826. dev_err(&pdev->dev,
  2827. "%s: expecting %d wsa prefix. Defined only %d in DT\n",
  2828. __func__, wsa_dev_cnt, ret);
  2829. ret = -EINVAL;
  2830. goto err_dt;
  2831. }
  2832. /*
  2833. * Alloc mem to store phandle and index info of WSA device, if already
  2834. * registered with ALSA core
  2835. */
  2836. wsa881x_dev_info = devm_kcalloc(&pdev->dev, wsa_max_devs,
  2837. sizeof(struct msm_wsa881x_dev_info),
  2838. GFP_KERNEL);
  2839. if (!wsa881x_dev_info) {
  2840. ret = -ENOMEM;
  2841. goto err_mem;
  2842. }
  2843. /*
  2844. * search and check whether all WSA devices are already
  2845. * registered with ALSA core or not. If found a node, store
  2846. * the node and the index in a local array of struct for later
  2847. * use.
  2848. */
  2849. for (i = 0; i < wsa_dev_cnt; i++) {
  2850. wsa_of_node = of_parse_phandle(pdev->dev.of_node,
  2851. "qcom,wsa-devs", i);
  2852. if (unlikely(!wsa_of_node)) {
  2853. /* we should not be here */
  2854. dev_err(&pdev->dev,
  2855. "%s: wsa dev node is not present\n",
  2856. __func__);
  2857. ret = -EINVAL;
  2858. goto err_dev_node;
  2859. }
  2860. if (soc_find_component(wsa_of_node, NULL)) {
  2861. /* WSA device registered with ALSA core */
  2862. wsa881x_dev_info[found].of_node = wsa_of_node;
  2863. wsa881x_dev_info[found].index = i;
  2864. found++;
  2865. if (found == wsa_max_devs)
  2866. break;
  2867. }
  2868. }
  2869. if (found < wsa_max_devs) {
  2870. dev_dbg(&pdev->dev,
  2871. "%s: failed to find %d components. Found only %d\n",
  2872. __func__, wsa_max_devs, found);
  2873. return -EPROBE_DEFER;
  2874. }
  2875. dev_info(&pdev->dev,
  2876. "%s: found %d wsa881x devices registered with ALSA core\n",
  2877. __func__, found);
  2878. card->num_aux_devs = wsa_max_devs;
  2879. card->num_configs = wsa_max_devs;
  2880. /* Alloc array of AUX devs struct */
  2881. msm_aux_dev = devm_kcalloc(&pdev->dev, card->num_aux_devs,
  2882. sizeof(struct snd_soc_aux_dev),
  2883. GFP_KERNEL);
  2884. if (!msm_aux_dev) {
  2885. ret = -ENOMEM;
  2886. goto err_auxdev_mem;
  2887. }
  2888. /* Alloc array of codec conf struct */
  2889. msm_codec_conf = devm_kcalloc(&pdev->dev, card->num_aux_devs,
  2890. sizeof(struct snd_soc_codec_conf),
  2891. GFP_KERNEL);
  2892. if (!msm_codec_conf) {
  2893. ret = -ENOMEM;
  2894. goto err_codec_conf;
  2895. }
  2896. for (i = 0; i < card->num_aux_devs; i++) {
  2897. dev_name_str = devm_kzalloc(&pdev->dev, DEV_NAME_STR_LEN,
  2898. GFP_KERNEL);
  2899. if (!dev_name_str) {
  2900. ret = -ENOMEM;
  2901. goto err_dev_str;
  2902. }
  2903. ret = of_property_read_string_index(pdev->dev.of_node,
  2904. "qcom,wsa-aux-dev-prefix",
  2905. wsa881x_dev_info[i].index,
  2906. wsa_auxdev_name_prefix);
  2907. if (ret) {
  2908. dev_err(&pdev->dev,
  2909. "%s: failed to read wsa aux dev prefix, ret = %d\n",
  2910. __func__, ret);
  2911. ret = -EINVAL;
  2912. goto err_dt_prop;
  2913. }
  2914. snprintf(dev_name_str, strlen("wsa881x.%d"), "wsa881x.%d", i);
  2915. msm_aux_dev[i].name = dev_name_str;
  2916. msm_aux_dev[i].codec_name = NULL;
  2917. msm_aux_dev[i].codec_of_node =
  2918. wsa881x_dev_info[i].of_node;
  2919. msm_aux_dev[i].init = msm_wsa881x_init;
  2920. msm_codec_conf[i].dev_name = NULL;
  2921. msm_codec_conf[i].name_prefix = wsa_auxdev_name_prefix[0];
  2922. msm_codec_conf[i].of_node = wsa881x_dev_info[i].of_node;
  2923. }
  2924. card->codec_conf = msm_codec_conf;
  2925. card->aux_dev = msm_aux_dev;
  2926. return 0;
  2927. err_dt_prop:
  2928. devm_kfree(&pdev->dev, dev_name_str);
  2929. err_dev_str:
  2930. devm_kfree(&pdev->dev, msm_codec_conf);
  2931. err_codec_conf:
  2932. devm_kfree(&pdev->dev, msm_aux_dev);
  2933. err_auxdev_mem:
  2934. err_dev_node:
  2935. devm_kfree(&pdev->dev, wsa881x_dev_info);
  2936. err_mem:
  2937. err_dt:
  2938. return ret;
  2939. }
  2940. static void i2s_auxpcm_init(struct platform_device *pdev)
  2941. {
  2942. int count;
  2943. u32 mi2s_master_slave[MI2S_MAX];
  2944. u32 mi2s_ext_mclk[MI2S_MAX];
  2945. int ret;
  2946. for (count = 0; count < MI2S_MAX; count++) {
  2947. mutex_init(&mi2s_intf_conf[count].lock);
  2948. mi2s_intf_conf[count].ref_cnt = 0;
  2949. }
  2950. ret = of_property_read_u32_array(pdev->dev.of_node,
  2951. "qcom,msm-mi2s-master",
  2952. mi2s_master_slave, MI2S_MAX);
  2953. if (ret) {
  2954. dev_dbg(&pdev->dev, "%s: no qcom,msm-mi2s-master in DT node\n",
  2955. __func__);
  2956. } else {
  2957. for (count = 0; count < MI2S_MAX; count++) {
  2958. mi2s_intf_conf[count].msm_is_mi2s_master =
  2959. mi2s_master_slave[count];
  2960. }
  2961. }
  2962. ret = of_property_read_u32_array(pdev->dev.of_node,
  2963. "qcom,msm-mi2s-ext-mclk",
  2964. mi2s_ext_mclk, MI2S_MAX);
  2965. if (ret) {
  2966. dev_dbg(&pdev->dev, "%s: no qcom,msm-mi2s-ext-mclk in DT node\n",
  2967. __func__);
  2968. } else {
  2969. for (count = 0; count < MI2S_MAX; count++)
  2970. mi2s_intf_conf[count].msm_is_ext_mclk =
  2971. mi2s_ext_mclk[count];
  2972. }
  2973. }
  2974. static const struct of_device_id sdm660_asoc_machine_of_match[] = {
  2975. { .compatible = "qcom,sdm660-asoc-snd",
  2976. .data = "internal_codec"},
  2977. { .compatible = "qcom,sdm660-asoc-snd-tasha",
  2978. .data = "tasha_codec"},
  2979. { .compatible = "qcom,sdm660-asoc-snd-tavil",
  2980. .data = "tavil_codec"},
  2981. { .compatible = "qcom,sdm670-asoc-snd",
  2982. .data = "internal_codec"},
  2983. { .compatible = "qcom,sdm670-asoc-snd-tasha",
  2984. .data = "tasha_codec"},
  2985. { .compatible = "qcom,sdm670-asoc-snd-tavil",
  2986. .data = "tavil_codec"},
  2987. {},
  2988. };
  2989. static int msm_asoc_machine_probe(struct platform_device *pdev)
  2990. {
  2991. struct snd_soc_card *card = NULL;
  2992. struct msm_asoc_mach_data *pdata = NULL;
  2993. const char *mclk = "qcom,msm-mclk-freq";
  2994. int ret = -EINVAL, id;
  2995. const struct of_device_id *match;
  2996. const char *usb_c_dt = "qcom,msm-mbhc-usbc-audio-supported";
  2997. pdata = devm_kzalloc(&pdev->dev,
  2998. sizeof(struct msm_asoc_mach_data),
  2999. GFP_KERNEL);
  3000. if (!pdata)
  3001. return -ENOMEM;
  3002. msm_set_codec_reg_done(false);
  3003. match = of_match_node(sdm660_asoc_machine_of_match,
  3004. pdev->dev.of_node);
  3005. if (!match)
  3006. goto err;
  3007. ret = of_property_read_u32(pdev->dev.of_node, mclk, &id);
  3008. if (ret) {
  3009. dev_err(&pdev->dev,
  3010. "%s: missing %s in dt node\n", __func__, mclk);
  3011. id = DEFAULT_MCLK_RATE;
  3012. }
  3013. pdata->mclk_freq = id;
  3014. if (!strcmp(match->data, "tasha_codec") ||
  3015. !strcmp(match->data, "tavil_codec")) {
  3016. if (!strcmp(match->data, "tasha_codec"))
  3017. pdata->snd_card_val = EXT_SND_CARD_TASHA;
  3018. else
  3019. pdata->snd_card_val = EXT_SND_CARD_TAVIL;
  3020. ret = msm_ext_cdc_init(pdev, pdata, &card, &mbhc_cfg);
  3021. if (ret)
  3022. goto err;
  3023. } else if (!strcmp(match->data, "internal_codec")) {
  3024. pdata->snd_card_val = INT_SND_CARD;
  3025. ret = msm_int_cdc_init(pdev, pdata, &card, &mbhc_cfg);
  3026. if (ret)
  3027. goto err;
  3028. } else {
  3029. dev_err(&pdev->dev,
  3030. "%s: Not a matching DT sound node\n", __func__);
  3031. goto err;
  3032. }
  3033. if (!card)
  3034. goto err;
  3035. if (pdata->snd_card_val == INT_SND_CARD) {
  3036. /*reading the gpio configurations from dtsi file*/
  3037. pdata->pdm_gpio_p = of_parse_phandle(pdev->dev.of_node,
  3038. "qcom,cdc-pdm-gpios", 0);
  3039. pdata->comp_gpio_p = of_parse_phandle(pdev->dev.of_node,
  3040. "qcom,cdc-comp-gpios", 0);
  3041. pdata->dmic_gpio_p = of_parse_phandle(pdev->dev.of_node,
  3042. "qcom,cdc-dmic-gpios", 0);
  3043. pdata->ext_spk_gpio_p = of_parse_phandle(pdev->dev.of_node,
  3044. "qcom,cdc-ext-spk-gpios", 0);
  3045. }
  3046. pdata->mi2s_gpio_p[PRIM_MI2S] = of_parse_phandle(pdev->dev.of_node,
  3047. "qcom,pri-mi2s-gpios", 0);
  3048. pdata->mi2s_gpio_p[SEC_MI2S] = of_parse_phandle(pdev->dev.of_node,
  3049. "qcom,sec-mi2s-gpios", 0);
  3050. pdata->mi2s_gpio_p[TERT_MI2S] = of_parse_phandle(pdev->dev.of_node,
  3051. "qcom,tert-mi2s-gpios", 0);
  3052. pdata->mi2s_gpio_p[QUAT_MI2S] = of_parse_phandle(pdev->dev.of_node,
  3053. "qcom,quat-mi2s-gpios", 0);
  3054. pdata->mi2s_gpio_p[QUIN_MI2S] = of_parse_phandle(pdev->dev.of_node,
  3055. "qcom,quin-mi2s-gpios", 0);
  3056. /*
  3057. * Parse US-Euro gpio info from DT. Report no error if us-euro
  3058. * entry is not found in DT file as some targets do not support
  3059. * US-Euro detection
  3060. */
  3061. pdata->us_euro_gpio = of_get_named_gpio(pdev->dev.of_node,
  3062. "qcom,us-euro-gpios", 0);
  3063. if (!gpio_is_valid(pdata->us_euro_gpio))
  3064. pdata->us_euro_gpio_p = of_parse_phandle(pdev->dev.of_node,
  3065. "qcom,us-euro-gpios", 0);
  3066. if (!gpio_is_valid(pdata->us_euro_gpio) && (!pdata->us_euro_gpio_p)) {
  3067. dev_dbg(&pdev->dev, "property %s not detected in node %s",
  3068. "qcom,us-euro-gpios", pdev->dev.of_node->full_name);
  3069. } else {
  3070. dev_dbg(&pdev->dev, "%s detected",
  3071. "qcom,us-euro-gpios");
  3072. mbhc_cfg.swap_gnd_mic = msm_swap_gnd_mic;
  3073. }
  3074. if (of_find_property(pdev->dev.of_node, usb_c_dt, NULL))
  3075. mbhc_cfg.swap_gnd_mic = msm_swap_gnd_mic;
  3076. ret = msm_prepare_us_euro(card);
  3077. if (ret)
  3078. dev_dbg(&pdev->dev, "msm_prepare_us_euro failed (%d)\n",
  3079. ret);
  3080. i2s_auxpcm_init(pdev);
  3081. ret = snd_soc_of_parse_audio_routing(card, "qcom,audio-routing");
  3082. if (ret)
  3083. goto err;
  3084. ret = msm_populate_dai_link_component_of_node(pdata, card);
  3085. if (ret) {
  3086. ret = -EPROBE_DEFER;
  3087. goto err;
  3088. }
  3089. if (!of_property_read_bool(pdev->dev.of_node, "qcom,wsa-disable")) {
  3090. ret = msm_init_wsa_dev(pdev, card);
  3091. if (ret)
  3092. goto err;
  3093. }
  3094. ret = devm_snd_soc_register_card(&pdev->dev, card);
  3095. if (ret == -EPROBE_DEFER) {
  3096. if (codec_reg_done) {
  3097. /*
  3098. * return failure as EINVAL since other codec
  3099. * registered sound card successfully.
  3100. * This avoids any further probe calls.
  3101. */
  3102. ret = -EINVAL;
  3103. }
  3104. goto err;
  3105. } else if (ret) {
  3106. dev_err(&pdev->dev, "snd_soc_register_card failed (%d)\n",
  3107. ret);
  3108. goto err;
  3109. }
  3110. if (pdata->snd_card_val != INT_SND_CARD)
  3111. msm_ext_register_audio_notifier(pdev);
  3112. return 0;
  3113. err:
  3114. if (pdata->us_euro_gpio > 0) {
  3115. dev_dbg(&pdev->dev, "%s free us_euro gpio %d\n",
  3116. __func__, pdata->us_euro_gpio);
  3117. pdata->us_euro_gpio = 0;
  3118. }
  3119. if (pdata->hph_en1_gpio > 0) {
  3120. dev_dbg(&pdev->dev, "%s free hph_en1_gpio %d\n",
  3121. __func__, pdata->hph_en1_gpio);
  3122. gpio_free(pdata->hph_en1_gpio);
  3123. pdata->hph_en1_gpio = 0;
  3124. }
  3125. if (pdata->hph_en0_gpio > 0) {
  3126. dev_dbg(&pdev->dev, "%s free hph_en0_gpio %d\n",
  3127. __func__, pdata->hph_en0_gpio);
  3128. gpio_free(pdata->hph_en0_gpio);
  3129. pdata->hph_en0_gpio = 0;
  3130. }
  3131. devm_kfree(&pdev->dev, pdata);
  3132. return ret;
  3133. }
  3134. static int msm_asoc_machine_remove(struct platform_device *pdev)
  3135. {
  3136. struct snd_soc_card *card = platform_get_drvdata(pdev);
  3137. struct msm_asoc_mach_data *pdata = snd_soc_card_get_drvdata(card);
  3138. if (pdata->snd_card_val == INT_SND_CARD)
  3139. mutex_destroy(&pdata->cdc_int_mclk0_mutex);
  3140. if (gpio_is_valid(pdata->us_euro_gpio)) {
  3141. gpio_free(pdata->us_euro_gpio);
  3142. pdata->us_euro_gpio = 0;
  3143. }
  3144. if (gpio_is_valid(pdata->hph_en1_gpio)) {
  3145. gpio_free(pdata->hph_en1_gpio);
  3146. pdata->hph_en1_gpio = 0;
  3147. }
  3148. if (gpio_is_valid(pdata->hph_en0_gpio)) {
  3149. gpio_free(pdata->hph_en0_gpio);
  3150. pdata->hph_en0_gpio = 0;
  3151. }
  3152. if (pdata->snd_card_val != INT_SND_CARD)
  3153. audio_notifier_deregister("sdm660");
  3154. snd_soc_unregister_card(card);
  3155. return 0;
  3156. }
  3157. static struct platform_driver sdm660_asoc_machine_driver = {
  3158. .driver = {
  3159. .name = DRV_NAME,
  3160. .owner = THIS_MODULE,
  3161. .pm = &snd_soc_pm_ops,
  3162. .of_match_table = sdm660_asoc_machine_of_match,
  3163. },
  3164. .probe = msm_asoc_machine_probe,
  3165. .remove = msm_asoc_machine_remove,
  3166. };
  3167. module_platform_driver(sdm660_asoc_machine_driver);
  3168. MODULE_DESCRIPTION("ALSA SoC msm");
  3169. MODULE_LICENSE("GPL v2");
  3170. MODULE_ALIAS("platform:" DRV_NAME);
  3171. MODULE_DEVICE_TABLE(of, sdm660_asoc_machine_of_match);