msm_vidc_debug.h 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright (c) 2020-2021,, The Linux Foundation. All rights reserved.
  4. */
  5. #ifndef __MSM_VIDC_DEBUG__
  6. #define __MSM_VIDC_DEBUG__
  7. #include <linux/errno.h>
  8. #include <linux/debugfs.h>
  9. #include <linux/delay.h>
  10. #include <linux/types.h>
  11. #include <linux/module.h>
  12. #include <linux/moduleparam.h>
  13. #ifndef VIDC_DBG_LABEL
  14. #define VIDC_DBG_LABEL "msm_vidc"
  15. #endif
  16. /* Allow only 6 prints/sec */
  17. #define VIDC_DBG_SESSION_RATELIMIT_INTERVAL (1 * HZ)
  18. #define VIDC_DBG_SESSION_RATELIMIT_BURST 6
  19. #define VIDC_DBG_TAG_INST VIDC_DBG_LABEL ": %4s: %s: "
  20. #define VIDC_DBG_TAG_CORE VIDC_DBG_LABEL ": %4s: %08x: %s: "
  21. #define FW_DBG_TAG VIDC_DBG_LABEL ": %6s: "
  22. #define DEFAULT_SID ((u32)-1)
  23. #ifndef MSM_VIDC_EMPTY_BRACE
  24. #define MSM_VIDC_EMPTY_BRACE {},
  25. #endif
  26. extern unsigned int msm_vidc_debug;
  27. extern bool msm_vidc_lossless_encode;
  28. extern bool msm_vidc_syscache_disable;
  29. extern int msm_vidc_clock_voting;
  30. extern int msm_vidc_ddr_bw;
  31. extern int msm_vidc_llc_bw;
  32. extern bool msm_vidc_fw_dump;
  33. extern unsigned int msm_vidc_enable_bugon;
  34. /* To enable messages OR these values and
  35. * echo the result to debugfs file.
  36. *
  37. * To enable all messages set msm_vidc_debug = 0x101F
  38. */
  39. enum vidc_msg_prio {
  40. VIDC_ERR = 0x00000001,
  41. VIDC_HIGH = 0x00000002,
  42. VIDC_LOW = 0x00000004,
  43. VIDC_PERF = 0x00000008,
  44. VIDC_PKT = 0x00000010,
  45. VIDC_BUS = 0x00000020,
  46. VIDC_ENCODER = 0x00000100,
  47. VIDC_DECODER = 0x00000200,
  48. VIDC_PRINTK = 0x00001000,
  49. VIDC_FTRACE = 0x00002000,
  50. FW_LOW = 0x00010000,
  51. FW_MED = 0x00020000,
  52. FW_HIGH = 0x00040000,
  53. FW_ERROR = 0x00080000,
  54. FW_FATAL = 0x00100000,
  55. FW_PERF = 0x00200000,
  56. FW_PRINTK = 0x10000000,
  57. FW_FTRACE = 0x20000000,
  58. };
  59. #define FW_LOGSHIFT 16
  60. #define FW_LOGMASK 0x0FFF0000
  61. #define dprintk_inst(__level, __level_str, inst, __fmt, ...) \
  62. do { \
  63. if (inst && (msm_vidc_debug & (__level))) { \
  64. pr_info(VIDC_DBG_TAG_INST __fmt, \
  65. __level_str, \
  66. inst->debug_str, \
  67. ##__VA_ARGS__); \
  68. } \
  69. } while (0)
  70. #define i_vpr_e(inst, __fmt, ...) dprintk_inst(VIDC_ERR, "err ", inst, __fmt, ##__VA_ARGS__)
  71. #define i_vpr_i(inst, __fmt, ...) dprintk_inst(VIDC_HIGH, "high", inst, __fmt, ##__VA_ARGS__)
  72. #define i_vpr_h(inst, __fmt, ...) dprintk_inst(VIDC_HIGH, "high", inst, __fmt, ##__VA_ARGS__)
  73. #define i_vpr_l(inst, __fmt, ...) dprintk_inst(VIDC_LOW, "low ", inst, __fmt, ##__VA_ARGS__)
  74. #define i_vpr_p(inst, __fmt, ...) dprintk_inst(VIDC_PERF, "perf", inst, __fmt, ##__VA_ARGS__)
  75. #define i_vpr_t(inst, __fmt, ...) dprintk_inst(VIDC_PKT, "pkt ", inst, __fmt, ##__VA_ARGS__)
  76. #define i_vpr_b(inst, __fmt, ...) dprintk_inst(VIDC_BUS, "bus ", inst, __fmt, ##__VA_ARGS__)
  77. #define i_vpr_hp(inst, __fmt, ...) \
  78. dprintk_inst(VIDC_HIGH | VIDC_PERF, "high", inst, __fmt, ##__VA_ARGS__)
  79. #define dprintk_core(__level, __level_str, __fmt, ...) \
  80. do { \
  81. if (msm_vidc_debug & (__level)) { \
  82. pr_info(VIDC_DBG_TAG_CORE __fmt, \
  83. __level_str, \
  84. DEFAULT_SID, \
  85. "codec", \
  86. ##__VA_ARGS__); \
  87. } \
  88. } while (0)
  89. #define d_vpr_e(__fmt, ...) dprintk_core(VIDC_ERR, "err ", __fmt, ##__VA_ARGS__)
  90. #define d_vpr_h(__fmt, ...) dprintk_core(VIDC_HIGH, "high", __fmt, ##__VA_ARGS__)
  91. #define d_vpr_l(__fmt, ...) dprintk_core(VIDC_LOW, "low ", __fmt, ##__VA_ARGS__)
  92. #define d_vpr_p(__fmt, ...) dprintk_core(VIDC_PERF, "perf", __fmt, ##__VA_ARGS__)
  93. #define d_vpr_t(__fmt, ...) dprintk_core(VIDC_PKT, "pkt ", __fmt, ##__VA_ARGS__)
  94. #define d_vpr_b(__fmt, ...) dprintk_core(VIDC_BUS, "bus ", __fmt, ##__VA_ARGS__)
  95. #define dprintk_ratelimit(__level, __level_str, __fmt, ...) \
  96. do { \
  97. if (msm_vidc_check_ratelimit()) { \
  98. dprintk_core(__level, __level_str, __fmt, ##__VA_ARGS__); \
  99. } \
  100. } while (0)
  101. #define dprintk_firmware(__level, __fmt, ...) \
  102. do { \
  103. if (__level & FW_PRINTK) { \
  104. pr_info(FW_DBG_TAG __fmt, \
  105. "fw", \
  106. ##__VA_ARGS__); \
  107. } \
  108. } while (0)
  109. #define MSM_VIDC_FATAL(value) \
  110. do { \
  111. if (value) { \
  112. d_vpr_e("bug on\n"); \
  113. BUG_ON(value); \
  114. } \
  115. } while (0)
  116. enum msm_vidc_debugfs_event {
  117. MSM_VIDC_DEBUGFS_EVENT_ETB,
  118. MSM_VIDC_DEBUGFS_EVENT_EBD,
  119. MSM_VIDC_DEBUGFS_EVENT_FTB,
  120. MSM_VIDC_DEBUGFS_EVENT_FBD,
  121. };
  122. enum msm_vidc_bug_on_error {
  123. MSM_VIDC_BUG_ON_FATAL = BIT(0),
  124. MSM_VIDC_BUG_ON_NOC = BIT(1),
  125. MSM_VIDC_BUG_ON_WD_TIMEOUT = BIT(2),
  126. };
  127. struct dentry *msm_vidc_debugfs_init_drv(void);
  128. struct dentry *msm_vidc_debugfs_init_core(void *core);
  129. struct dentry *msm_vidc_debugfs_init_inst(void *inst,
  130. struct dentry *parent);
  131. void msm_vidc_debugfs_deinit_inst(void *inst);
  132. void msm_vidc_debugfs_update(void *inst,
  133. enum msm_vidc_debugfs_event e);
  134. int msm_vidc_check_ratelimit(void);
  135. void msm_vidc_show_stats(void *inst);
  136. #endif