dp_rx_mon_dest.c 44 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633
  1. /*
  2. * Copyright (c) 2017-2020 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "hal_hw_headers.h"
  19. #include "dp_types.h"
  20. #include "dp_rx.h"
  21. #include "dp_peer.h"
  22. #include "hal_rx.h"
  23. #include "hal_api.h"
  24. #include "qdf_trace.h"
  25. #include "qdf_nbuf.h"
  26. #include "hal_api_mon.h"
  27. #include "dp_rx_mon.h"
  28. #include "wlan_cfg.h"
  29. #include "dp_internal.h"
  30. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  31. #include "dp_rx_mon_feature.h"
  32. static inline void
  33. dp_handle_tx_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  34. qdf_nbuf_t mon_mpdu)
  35. {
  36. struct hal_rx_ppdu_info *ppdu_info = &pdev->ppdu_info;
  37. if (pdev->tx_capture_enabled != CDP_TX_ENH_CAPTURE_DISABLED &&
  38. ppdu_info->sw_frame_group_id == HAL_MPDU_SW_FRAME_GROUP_CTRL_NDPA)
  39. dp_handle_tx_capture_from_dest(soc, pdev, mon_mpdu);
  40. }
  41. #else
  42. static inline void
  43. dp_handle_tx_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  44. qdf_nbuf_t mon_mpdu)
  45. {
  46. }
  47. #endif
  48. /* The maxinum buffer length allocated for radio tap */
  49. #define MAX_MONITOR_HEADER (512)
  50. /*
  51. * PPDU id is from 0 to 64k-1. PPDU id read from status ring and PPDU id
  52. * read from destination ring shall track each other. If the distance of
  53. * two ppdu id is less than 20000. It is assume no wrap around. Otherwise,
  54. * It is assume wrap around.
  55. */
  56. #define NOT_PPDU_ID_WRAP_AROUND 20000
  57. /*
  58. * The destination ring processing is stuck if the destrination is not
  59. * moving while status ring moves 16 ppdu. the destination ring processing
  60. * skips this destination ring ppdu as walkaround
  61. */
  62. #define MON_DEST_RING_STUCK_MAX_CNT 16
  63. /**
  64. * dp_rx_mon_link_desc_return() - Return a MPDU link descriptor to HW
  65. * (WBM), following error handling
  66. *
  67. * @dp_pdev: core txrx pdev context
  68. * @buf_addr_info: void pointer to monitor link descriptor buf addr info
  69. * Return: QDF_STATUS
  70. */
  71. QDF_STATUS
  72. dp_rx_mon_link_desc_return(struct dp_pdev *dp_pdev,
  73. hal_buff_addrinfo_t buf_addr_info, int mac_id)
  74. {
  75. struct dp_srng *dp_srng;
  76. hal_ring_handle_t hal_ring_hdl;
  77. hal_soc_handle_t hal_soc;
  78. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  79. void *src_srng_desc;
  80. hal_soc = dp_pdev->soc->hal_soc;
  81. dp_srng = &dp_pdev->soc->rxdma_mon_desc_ring[mac_id];
  82. hal_ring_hdl = dp_srng->hal_srng;
  83. qdf_assert(hal_ring_hdl);
  84. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring_hdl))) {
  85. /* TODO */
  86. /*
  87. * Need API to convert from hal_ring pointer to
  88. * Ring Type / Ring Id combo
  89. */
  90. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  91. "%s %d : \
  92. HAL RING Access For WBM Release SRNG Failed -- %pK",
  93. __func__, __LINE__, hal_ring_hdl);
  94. goto done;
  95. }
  96. src_srng_desc = hal_srng_src_get_next(hal_soc, hal_ring_hdl);
  97. if (qdf_likely(src_srng_desc)) {
  98. /* Return link descriptor through WBM ring (SW2WBM)*/
  99. hal_rx_mon_msdu_link_desc_set(hal_soc,
  100. src_srng_desc, buf_addr_info);
  101. status = QDF_STATUS_SUCCESS;
  102. } else {
  103. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  104. "%s %d -- Monitor Link Desc WBM Release Ring Full",
  105. __func__, __LINE__);
  106. }
  107. done:
  108. hal_srng_access_end(hal_soc, hal_ring_hdl);
  109. return status;
  110. }
  111. /**
  112. * dp_rx_mon_mpdu_pop() - Return a MPDU link descriptor to HW
  113. * (WBM), following error handling
  114. *
  115. * @soc: core DP main context
  116. * @mac_id: mac id which is one of 3 mac_ids
  117. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  118. * @head_msdu: head of msdu to be popped
  119. * @tail_msdu: tail of msdu to be popped
  120. * @npackets: number of packet to be popped
  121. * @ppdu_id: ppdu id of processing ppdu
  122. * @head: head of descs list to be freed
  123. * @tail: tail of decs list to be freed
  124. *
  125. * Return: number of msdu in MPDU to be popped
  126. */
  127. static inline uint32_t
  128. dp_rx_mon_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  129. hal_rxdma_desc_t rxdma_dst_ring_desc, qdf_nbuf_t *head_msdu,
  130. qdf_nbuf_t *tail_msdu, uint32_t *npackets, uint32_t *ppdu_id,
  131. union dp_rx_desc_list_elem_t **head,
  132. union dp_rx_desc_list_elem_t **tail)
  133. {
  134. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  135. void *rx_desc_tlv;
  136. void *rx_msdu_link_desc;
  137. qdf_nbuf_t msdu;
  138. qdf_nbuf_t last;
  139. struct hal_rx_msdu_list msdu_list;
  140. uint16_t num_msdus;
  141. uint32_t rx_buf_size, rx_pkt_offset;
  142. struct hal_buf_info buf_info;
  143. uint32_t rx_bufs_used = 0;
  144. uint32_t msdu_ppdu_id, msdu_cnt;
  145. uint8_t *data;
  146. uint32_t i;
  147. uint32_t total_frag_len = 0, frag_len = 0;
  148. bool is_frag, is_first_msdu;
  149. bool drop_mpdu = false;
  150. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  151. uint64_t nbuf_paddr = 0;
  152. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  153. msdu = 0;
  154. last = NULL;
  155. hal_rx_reo_ent_buf_paddr_get(rxdma_dst_ring_desc, &buf_info, &msdu_cnt);
  156. if ((hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc) ==
  157. HAL_RX_WBM_RXDMA_PSH_RSN_ERROR)) {
  158. uint8_t rxdma_err =
  159. hal_rx_reo_ent_rxdma_error_code_get(
  160. rxdma_dst_ring_desc);
  161. if (qdf_unlikely((rxdma_err == HAL_RXDMA_ERR_FLUSH_REQUEST) ||
  162. (rxdma_err == HAL_RXDMA_ERR_MPDU_LENGTH) ||
  163. (rxdma_err == HAL_RXDMA_ERR_OVERFLOW))) {
  164. drop_mpdu = true;
  165. dp_pdev->rx_mon_stats.dest_mpdu_drop++;
  166. }
  167. }
  168. is_frag = false;
  169. is_first_msdu = true;
  170. do {
  171. /* WAR for duplicate link descriptors received from HW */
  172. if (qdf_unlikely(dp_pdev->mon_last_linkdesc_paddr ==
  173. buf_info.paddr)) {
  174. dp_pdev->rx_mon_stats.dup_mon_linkdesc_cnt++;
  175. return rx_bufs_used;
  176. }
  177. rx_msdu_link_desc =
  178. dp_rx_cookie_2_mon_link_desc(dp_pdev,
  179. buf_info, mac_id);
  180. qdf_assert(rx_msdu_link_desc);
  181. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  182. &msdu_list, &num_msdus);
  183. for (i = 0; i < num_msdus; i++) {
  184. uint32_t l2_hdr_offset;
  185. struct dp_rx_desc *rx_desc = NULL;
  186. rx_desc = dp_rx_get_mon_desc(soc,
  187. msdu_list.sw_cookie[i]);
  188. qdf_assert_always(rx_desc);
  189. msdu = rx_desc->nbuf;
  190. if (msdu)
  191. nbuf_paddr = qdf_nbuf_get_frag_paddr(msdu, 0);
  192. /* WAR for duplicate buffers received from HW */
  193. if (qdf_unlikely(dp_pdev->mon_last_buf_cookie ==
  194. msdu_list.sw_cookie[i] ||
  195. !msdu ||
  196. msdu_list.paddr[i] != nbuf_paddr ||
  197. !rx_desc->in_use)) {
  198. /* Skip duplicate buffer and drop subsequent
  199. * buffers in this MPDU
  200. */
  201. drop_mpdu = true;
  202. dp_pdev->rx_mon_stats.dup_mon_buf_cnt++;
  203. dp_pdev->mon_last_linkdesc_paddr =
  204. buf_info.paddr;
  205. continue;
  206. }
  207. if (rx_desc->unmapped == 0) {
  208. qdf_nbuf_unmap_single(soc->osdev, msdu,
  209. QDF_DMA_FROM_DEVICE);
  210. rx_desc->unmapped = 1;
  211. }
  212. if (drop_mpdu) {
  213. dp_pdev->mon_last_linkdesc_paddr =
  214. buf_info.paddr;
  215. qdf_nbuf_free(msdu);
  216. msdu = NULL;
  217. goto next_msdu;
  218. }
  219. data = qdf_nbuf_data(msdu);
  220. rx_desc_tlv = HAL_RX_MON_DEST_GET_DESC(data);
  221. QDF_TRACE(QDF_MODULE_ID_DP,
  222. QDF_TRACE_LEVEL_DEBUG,
  223. "[%s] i=%d, ppdu_id=%x, num_msdus = %u",
  224. __func__, i, *ppdu_id, num_msdus);
  225. if (is_first_msdu) {
  226. if (!hal_rx_mpdu_start_tlv_tag_valid(
  227. soc->hal_soc,
  228. rx_desc_tlv)) {
  229. drop_mpdu = true;
  230. qdf_nbuf_free(msdu);
  231. msdu = NULL;
  232. dp_pdev->mon_last_linkdesc_paddr =
  233. buf_info.paddr;
  234. goto next_msdu;
  235. }
  236. msdu_ppdu_id = hal_rx_hw_desc_get_ppduid_get(
  237. soc->hal_soc,
  238. rx_desc_tlv,
  239. rxdma_dst_ring_desc);
  240. is_first_msdu = false;
  241. QDF_TRACE(QDF_MODULE_ID_DP,
  242. QDF_TRACE_LEVEL_DEBUG,
  243. "[%s] msdu_ppdu_id=%x",
  244. __func__, msdu_ppdu_id);
  245. if (*ppdu_id > msdu_ppdu_id)
  246. QDF_TRACE(QDF_MODULE_ID_DP,
  247. QDF_TRACE_LEVEL_DEBUG,
  248. "[%s][%d] ppdu_id=%d "
  249. "msdu_ppdu_id=%d",
  250. __func__, __LINE__, *ppdu_id,
  251. msdu_ppdu_id);
  252. if ((*ppdu_id < msdu_ppdu_id) && (
  253. (msdu_ppdu_id - *ppdu_id) <
  254. NOT_PPDU_ID_WRAP_AROUND)) {
  255. *ppdu_id = msdu_ppdu_id;
  256. return rx_bufs_used;
  257. } else if ((*ppdu_id > msdu_ppdu_id) && (
  258. (*ppdu_id - msdu_ppdu_id) >
  259. NOT_PPDU_ID_WRAP_AROUND)) {
  260. *ppdu_id = msdu_ppdu_id;
  261. return rx_bufs_used;
  262. }
  263. dp_pdev->mon_last_linkdesc_paddr =
  264. buf_info.paddr;
  265. }
  266. if (hal_rx_desc_is_first_msdu(soc->hal_soc,
  267. rx_desc_tlv))
  268. hal_rx_mon_hw_desc_get_mpdu_status(soc->hal_soc,
  269. rx_desc_tlv,
  270. &(dp_pdev->ppdu_info.rx_status));
  271. if (msdu_list.msdu_info[i].msdu_flags &
  272. HAL_MSDU_F_MSDU_CONTINUATION) {
  273. if (!is_frag) {
  274. total_frag_len =
  275. msdu_list.msdu_info[i].msdu_len;
  276. is_frag = true;
  277. }
  278. dp_mon_adjust_frag_len(
  279. &total_frag_len, &frag_len);
  280. } else {
  281. if (is_frag) {
  282. dp_mon_adjust_frag_len(
  283. &total_frag_len, &frag_len);
  284. } else {
  285. frag_len =
  286. msdu_list.msdu_info[i].msdu_len;
  287. }
  288. is_frag = false;
  289. msdu_cnt--;
  290. }
  291. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  292. "%s total_len %u frag_len %u flags %u",
  293. __func__, total_frag_len, frag_len,
  294. msdu_list.msdu_info[i].msdu_flags);
  295. rx_pkt_offset = SIZE_OF_MONITOR_TLV;
  296. /*
  297. * HW structures call this L3 header padding
  298. * -- even though this is actually the offset
  299. * from the buffer beginning where the L2
  300. * header begins.
  301. */
  302. l2_hdr_offset =
  303. hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, data);
  304. rx_buf_size = rx_pkt_offset + l2_hdr_offset
  305. + frag_len;
  306. qdf_nbuf_set_pktlen(msdu, rx_buf_size);
  307. #if 0
  308. /* Disble it.see packet on msdu done set to 0 */
  309. /*
  310. * Check if DMA completed -- msdu_done is the
  311. * last bit to be written
  312. */
  313. if (!hal_rx_attn_msdu_done_get(rx_desc_tlv)) {
  314. QDF_TRACE(QDF_MODULE_ID_DP,
  315. QDF_TRACE_LEVEL_ERROR,
  316. "%s:%d: Pkt Desc",
  317. __func__, __LINE__);
  318. QDF_TRACE_HEX_DUMP(QDF_MODULE_ID_DP,
  319. QDF_TRACE_LEVEL_ERROR,
  320. rx_desc_tlv, 128);
  321. qdf_assert_always(0);
  322. }
  323. #endif
  324. QDF_TRACE(QDF_MODULE_ID_DP,
  325. QDF_TRACE_LEVEL_DEBUG,
  326. "%s: rx_pkt_offset=%d, l2_hdr_offset=%d, msdu_len=%d, addr=%pK skb->len %u",
  327. __func__, rx_pkt_offset, l2_hdr_offset,
  328. msdu_list.msdu_info[i].msdu_len,
  329. qdf_nbuf_data(msdu),
  330. (uint32_t)qdf_nbuf_len(msdu));
  331. if (head_msdu && !*head_msdu) {
  332. *head_msdu = msdu;
  333. } else {
  334. if (last)
  335. qdf_nbuf_set_next(last, msdu);
  336. }
  337. last = msdu;
  338. next_msdu:
  339. dp_pdev->mon_last_buf_cookie = msdu_list.sw_cookie[i];
  340. rx_bufs_used++;
  341. dp_rx_add_to_free_desc_list(head,
  342. tail, rx_desc);
  343. }
  344. /*
  345. * Store the current link buffer into to the local
  346. * structure to be used for release purpose.
  347. */
  348. hal_rxdma_buff_addr_info_set(rx_link_buf_info, buf_info.paddr,
  349. buf_info.sw_cookie, buf_info.rbm);
  350. hal_rx_mon_next_link_desc_get(rx_msdu_link_desc, &buf_info);
  351. if (dp_rx_monitor_link_desc_return(dp_pdev,
  352. (hal_buff_addrinfo_t)
  353. rx_link_buf_info,
  354. mac_id,
  355. bm_action)
  356. != QDF_STATUS_SUCCESS)
  357. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  358. "dp_rx_monitor_link_desc_return failed");
  359. } while (buf_info.paddr && msdu_cnt);
  360. if (last)
  361. qdf_nbuf_set_next(last, NULL);
  362. *tail_msdu = msdu;
  363. return rx_bufs_used;
  364. }
  365. static inline
  366. void dp_rx_msdus_set_payload(struct dp_soc *soc, qdf_nbuf_t msdu)
  367. {
  368. uint8_t *data;
  369. uint32_t rx_pkt_offset, l2_hdr_offset;
  370. data = qdf_nbuf_data(msdu);
  371. rx_pkt_offset = SIZE_OF_MONITOR_TLV;
  372. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, data);
  373. qdf_nbuf_pull_head(msdu, rx_pkt_offset + l2_hdr_offset);
  374. }
  375. static inline
  376. qdf_nbuf_t dp_rx_mon_restitch_mpdu_from_msdus(struct dp_soc *soc,
  377. uint32_t mac_id, qdf_nbuf_t head_msdu, qdf_nbuf_t last_msdu,
  378. struct cdp_mon_status *rx_status)
  379. {
  380. qdf_nbuf_t msdu, mpdu_buf, prev_buf, msdu_orig, head_frag_list;
  381. uint32_t decap_format, wifi_hdr_len, sec_hdr_len, msdu_llc_len,
  382. mpdu_buf_len, decap_hdr_pull_bytes, frag_list_sum_len, dir,
  383. is_amsdu, is_first_frag, amsdu_pad;
  384. void *rx_desc;
  385. char *hdr_desc;
  386. unsigned char *dest;
  387. struct ieee80211_frame *wh;
  388. struct ieee80211_qoscntl *qos;
  389. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  390. head_frag_list = NULL;
  391. mpdu_buf = NULL;
  392. /* The nbuf has been pulled just beyond the status and points to the
  393. * payload
  394. */
  395. if (!head_msdu)
  396. goto mpdu_stitch_fail;
  397. msdu_orig = head_msdu;
  398. rx_desc = qdf_nbuf_data(msdu_orig);
  399. if (HAL_RX_DESC_GET_MPDU_LENGTH_ERR(rx_desc)) {
  400. /* It looks like there is some issue on MPDU len err */
  401. /* Need further investigate if drop the packet */
  402. DP_STATS_INC(dp_pdev, dropped.mon_rx_drop, 1);
  403. return NULL;
  404. }
  405. rx_desc = qdf_nbuf_data(last_msdu);
  406. rx_status->cdp_rs_fcs_err = HAL_RX_DESC_GET_MPDU_FCS_ERR(rx_desc);
  407. dp_pdev->ppdu_info.rx_status.rs_fcs_err =
  408. HAL_RX_DESC_GET_MPDU_FCS_ERR(rx_desc);
  409. /* Fill out the rx_status from the PPDU start and end fields */
  410. /* HAL_RX_GET_PPDU_STATUS(soc, mac_id, rx_status); */
  411. rx_desc = qdf_nbuf_data(head_msdu);
  412. decap_format = HAL_RX_DESC_GET_DECAP_FORMAT(rx_desc);
  413. /* Easy case - The MSDU status indicates that this is a non-decapped
  414. * packet in RAW mode.
  415. */
  416. if (decap_format == HAL_HW_RX_DECAP_FORMAT_RAW) {
  417. /* Note that this path might suffer from headroom unavailabilty
  418. * - but the RX status is usually enough
  419. */
  420. dp_rx_msdus_set_payload(soc, head_msdu);
  421. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  422. "[%s][%d] decap format raw head %pK head->next %pK last_msdu %pK last_msdu->next %pK",
  423. __func__, __LINE__, head_msdu, head_msdu->next,
  424. last_msdu, last_msdu->next);
  425. mpdu_buf = head_msdu;
  426. prev_buf = mpdu_buf;
  427. frag_list_sum_len = 0;
  428. msdu = qdf_nbuf_next(head_msdu);
  429. is_first_frag = 1;
  430. while (msdu) {
  431. dp_rx_msdus_set_payload(soc, msdu);
  432. if (is_first_frag) {
  433. is_first_frag = 0;
  434. head_frag_list = msdu;
  435. }
  436. frag_list_sum_len += qdf_nbuf_len(msdu);
  437. /* Maintain the linking of the cloned MSDUS */
  438. qdf_nbuf_set_next_ext(prev_buf, msdu);
  439. /* Move to the next */
  440. prev_buf = msdu;
  441. msdu = qdf_nbuf_next(msdu);
  442. }
  443. qdf_nbuf_trim_tail(prev_buf, HAL_RX_FCS_LEN);
  444. /* If there were more fragments to this RAW frame */
  445. if (head_frag_list) {
  446. if (frag_list_sum_len <
  447. sizeof(struct ieee80211_frame_min_one)) {
  448. DP_STATS_INC(dp_pdev, dropped.mon_rx_drop, 1);
  449. return NULL;
  450. }
  451. frag_list_sum_len -= HAL_RX_FCS_LEN;
  452. qdf_nbuf_append_ext_list(mpdu_buf, head_frag_list,
  453. frag_list_sum_len);
  454. qdf_nbuf_set_next(mpdu_buf, NULL);
  455. }
  456. goto mpdu_stitch_done;
  457. }
  458. /* Decap mode:
  459. * Calculate the amount of header in decapped packet to knock off based
  460. * on the decap type and the corresponding number of raw bytes to copy
  461. * status header
  462. */
  463. rx_desc = qdf_nbuf_data(head_msdu);
  464. hdr_desc = HAL_RX_DESC_GET_80211_HDR(rx_desc);
  465. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  466. "[%s][%d] decap format not raw",
  467. __func__, __LINE__);
  468. /* Base size */
  469. wifi_hdr_len = sizeof(struct ieee80211_frame);
  470. wh = (struct ieee80211_frame *)hdr_desc;
  471. dir = wh->i_fc[1] & IEEE80211_FC1_DIR_MASK;
  472. if (dir == IEEE80211_FC1_DIR_DSTODS)
  473. wifi_hdr_len += 6;
  474. is_amsdu = 0;
  475. if (wh->i_fc[0] & QDF_IEEE80211_FC0_SUBTYPE_QOS) {
  476. qos = (struct ieee80211_qoscntl *)
  477. (hdr_desc + wifi_hdr_len);
  478. wifi_hdr_len += 2;
  479. is_amsdu = (qos->i_qos[0] & IEEE80211_QOS_AMSDU);
  480. }
  481. /*Calculate security header length based on 'Protected'
  482. * and 'EXT_IV' flag
  483. * */
  484. if (wh->i_fc[1] & IEEE80211_FC1_WEP) {
  485. char *iv = (char *)wh + wifi_hdr_len;
  486. if (iv[3] & KEY_EXTIV)
  487. sec_hdr_len = 8;
  488. else
  489. sec_hdr_len = 4;
  490. } else {
  491. sec_hdr_len = 0;
  492. }
  493. wifi_hdr_len += sec_hdr_len;
  494. /* MSDU related stuff LLC - AMSDU subframe header etc */
  495. msdu_llc_len = is_amsdu ? (14 + 8) : 8;
  496. mpdu_buf_len = wifi_hdr_len + msdu_llc_len;
  497. /* "Decap" header to remove from MSDU buffer */
  498. decap_hdr_pull_bytes = 14;
  499. /* Allocate a new nbuf for holding the 802.11 header retrieved from the
  500. * status of the now decapped first msdu. Leave enough headroom for
  501. * accomodating any radio-tap /prism like PHY header
  502. */
  503. mpdu_buf = qdf_nbuf_alloc(soc->osdev,
  504. MAX_MONITOR_HEADER + mpdu_buf_len,
  505. MAX_MONITOR_HEADER, 4, FALSE);
  506. if (!mpdu_buf)
  507. goto mpdu_stitch_done;
  508. /* Copy the MPDU related header and enc headers into the first buffer
  509. * - Note that there can be a 2 byte pad between heaader and enc header
  510. */
  511. prev_buf = mpdu_buf;
  512. dest = qdf_nbuf_put_tail(prev_buf, wifi_hdr_len);
  513. if (!dest)
  514. goto mpdu_stitch_fail;
  515. qdf_mem_copy(dest, hdr_desc, wifi_hdr_len);
  516. hdr_desc += wifi_hdr_len;
  517. #if 0
  518. dest = qdf_nbuf_put_tail(prev_buf, sec_hdr_len);
  519. adf_os_mem_copy(dest, hdr_desc, sec_hdr_len);
  520. hdr_desc += sec_hdr_len;
  521. #endif
  522. /* The first LLC len is copied into the MPDU buffer */
  523. frag_list_sum_len = 0;
  524. msdu_orig = head_msdu;
  525. is_first_frag = 1;
  526. amsdu_pad = 0;
  527. while (msdu_orig) {
  528. /* TODO: intra AMSDU padding - do we need it ??? */
  529. msdu = msdu_orig;
  530. if (is_first_frag) {
  531. head_frag_list = msdu;
  532. } else {
  533. /* Reload the hdr ptr only on non-first MSDUs */
  534. rx_desc = qdf_nbuf_data(msdu_orig);
  535. hdr_desc = HAL_RX_DESC_GET_80211_HDR(rx_desc);
  536. }
  537. /* Copy this buffers MSDU related status into the prev buffer */
  538. if (is_first_frag) {
  539. is_first_frag = 0;
  540. }
  541. /* Update protocol and flow tag for MSDU */
  542. dp_rx_mon_update_protocol_flow_tag(soc, dp_pdev,
  543. msdu_orig, rx_desc);
  544. dest = qdf_nbuf_put_tail(prev_buf,
  545. msdu_llc_len + amsdu_pad);
  546. if (!dest)
  547. goto mpdu_stitch_fail;
  548. dest += amsdu_pad;
  549. qdf_mem_copy(dest, hdr_desc, msdu_llc_len);
  550. dp_rx_msdus_set_payload(soc, msdu);
  551. /* Push the MSDU buffer beyond the decap header */
  552. qdf_nbuf_pull_head(msdu, decap_hdr_pull_bytes);
  553. frag_list_sum_len += msdu_llc_len + qdf_nbuf_len(msdu)
  554. + amsdu_pad;
  555. /* Set up intra-AMSDU pad to be added to start of next buffer -
  556. * AMSDU pad is 4 byte pad on AMSDU subframe */
  557. amsdu_pad = (msdu_llc_len + qdf_nbuf_len(msdu)) & 0x3;
  558. amsdu_pad = amsdu_pad ? (4 - amsdu_pad) : 0;
  559. /* TODO FIXME How do we handle MSDUs that have fraglist - Should
  560. * probably iterate all the frags cloning them along the way and
  561. * and also updating the prev_buf pointer
  562. */
  563. /* Move to the next */
  564. prev_buf = msdu;
  565. msdu_orig = qdf_nbuf_next(msdu_orig);
  566. }
  567. #if 0
  568. /* Add in the trailer section - encryption trailer + FCS */
  569. qdf_nbuf_put_tail(prev_buf, HAL_RX_FCS_LEN);
  570. frag_list_sum_len += HAL_RX_FCS_LEN;
  571. #endif
  572. frag_list_sum_len -= msdu_llc_len;
  573. /* TODO: Convert this to suitable adf routines */
  574. qdf_nbuf_append_ext_list(mpdu_buf, head_frag_list,
  575. frag_list_sum_len);
  576. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  577. "%s %d mpdu_buf %pK mpdu_buf->len %u",
  578. __func__, __LINE__,
  579. mpdu_buf, mpdu_buf->len);
  580. mpdu_stitch_done:
  581. /* Check if this buffer contains the PPDU end status for TSF */
  582. /* Need revist this code to see where we can get tsf timestamp */
  583. #if 0
  584. /* PPDU end TLV will be retrieved from monitor status ring */
  585. last_mpdu =
  586. (*(((u_int32_t *)&rx_desc->attention)) &
  587. RX_ATTENTION_0_LAST_MPDU_MASK) >>
  588. RX_ATTENTION_0_LAST_MPDU_LSB;
  589. if (last_mpdu)
  590. rx_status->rs_tstamp.tsf = rx_desc->ppdu_end.tsf_timestamp;
  591. #endif
  592. return mpdu_buf;
  593. mpdu_stitch_fail:
  594. if ((mpdu_buf) && (decap_format != HAL_HW_RX_DECAP_FORMAT_RAW)) {
  595. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  596. "%s mpdu_stitch_fail mpdu_buf %pK",
  597. __func__, mpdu_buf);
  598. /* Free the head buffer */
  599. qdf_nbuf_free(mpdu_buf);
  600. }
  601. return NULL;
  602. }
  603. /**
  604. * dp_send_mgmt_packet_to_stack(): send indicataion to upper layers
  605. *
  606. * @soc: soc handle
  607. * @nbuf: Mgmt packet
  608. * @pdev: pdev handle
  609. *
  610. * Return: QDF_STATUS_SUCCESS on success
  611. * QDF_STATUS_E_INVAL in error
  612. */
  613. #ifdef FEATURE_PERPKT_INFO
  614. static inline QDF_STATUS dp_send_mgmt_packet_to_stack(struct dp_soc *soc,
  615. qdf_nbuf_t nbuf,
  616. struct dp_pdev *pdev)
  617. {
  618. uint32_t *nbuf_data;
  619. struct ieee80211_frame *wh;
  620. if (!nbuf)
  621. return QDF_STATUS_E_INVAL;
  622. /*check if this is not a mgmt packet*/
  623. wh = (struct ieee80211_frame *)qdf_nbuf_data(nbuf);
  624. if (((wh->i_fc[0] & IEEE80211_FC0_TYPE_MASK) !=
  625. IEEE80211_FC0_TYPE_MGT) &&
  626. ((wh->i_fc[0] & IEEE80211_FC0_TYPE_MASK) !=
  627. IEEE80211_FC0_TYPE_CTL)) {
  628. qdf_nbuf_free(nbuf);
  629. return QDF_STATUS_E_INVAL;
  630. }
  631. nbuf_data = (uint32_t *)qdf_nbuf_push_head(nbuf, 4);
  632. if (!nbuf_data) {
  633. QDF_TRACE(QDF_MODULE_ID_DP,
  634. QDF_TRACE_LEVEL_ERROR,
  635. FL("No headroom"));
  636. qdf_nbuf_free(nbuf);
  637. return QDF_STATUS_E_INVAL;
  638. }
  639. *nbuf_data = pdev->ppdu_info.com_info.ppdu_id;
  640. dp_wdi_event_handler(WDI_EVENT_RX_MGMT_CTRL, soc, nbuf,
  641. HTT_INVALID_PEER,
  642. WDI_NO_VAL, pdev->pdev_id);
  643. return QDF_STATUS_SUCCESS;
  644. }
  645. #else
  646. static inline QDF_STATUS dp_send_mgmt_packet_to_stack(struct dp_soc *soc,
  647. qdf_nbuf_t nbuf,
  648. struct dp_pdev *pdev)
  649. {
  650. return QDF_STATUS_SUCCESS;
  651. }
  652. #endif
  653. /**
  654. * dp_rx_extract_radiotap_info(): Extract and populate information in
  655. * struct mon_rx_status type
  656. * @rx_status: Receive status
  657. * @mon_rx_status: Monitor mode status
  658. *
  659. * Returns: None
  660. */
  661. static inline
  662. void dp_rx_extract_radiotap_info(struct cdp_mon_status *rx_status,
  663. struct mon_rx_status *rx_mon_status)
  664. {
  665. rx_mon_status->tsft = rx_status->cdp_rs_tstamp.cdp_tsf;
  666. rx_mon_status->chan_freq = rx_status->rs_freq;
  667. rx_mon_status->chan_num = rx_status->rs_channel;
  668. rx_mon_status->chan_flags = rx_status->rs_flags;
  669. rx_mon_status->rate = rx_status->rs_datarate;
  670. /* TODO: rx_mon_status->ant_signal_db */
  671. /* TODO: rx_mon_status->nr_ant */
  672. rx_mon_status->mcs = rx_status->cdf_rs_rate_mcs;
  673. rx_mon_status->is_stbc = rx_status->cdp_rs_stbc;
  674. rx_mon_status->sgi = rx_status->cdp_rs_sgi;
  675. /* TODO: rx_mon_status->ldpc */
  676. /* TODO: rx_mon_status->beamformed */
  677. /* TODO: rx_mon_status->vht_flags */
  678. /* TODO: rx_mon_status->vht_flag_values1 */
  679. }
  680. /*
  681. * dp_rx_mon_deliver(): function to deliver packets to stack
  682. * @soc: DP soc
  683. * @mac_id: MAC ID
  684. * @head_msdu: head of msdu list
  685. * @tail_msdu: tail of msdu list
  686. *
  687. * Return: status: 0 - Success, non-zero: Failure
  688. */
  689. QDF_STATUS dp_rx_mon_deliver(struct dp_soc *soc, uint32_t mac_id,
  690. qdf_nbuf_t head_msdu, qdf_nbuf_t tail_msdu)
  691. {
  692. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  693. struct cdp_mon_status *rs = &pdev->rx_mon_recv_status;
  694. qdf_nbuf_t mon_skb, skb_next;
  695. qdf_nbuf_t mon_mpdu = NULL;
  696. if (!pdev->monitor_vdev && !pdev->mcopy_mode)
  697. goto mon_deliver_fail;
  698. /* restitch mon MPDU for delivery via monitor interface */
  699. mon_mpdu = dp_rx_mon_restitch_mpdu_from_msdus(soc, mac_id, head_msdu,
  700. tail_msdu, rs);
  701. /* monitor vap cannot be present when mcopy is enabled
  702. * hence same skb can be consumed
  703. */
  704. if (pdev->mcopy_mode)
  705. return dp_send_mgmt_packet_to_stack(soc, mon_mpdu, pdev);
  706. if (mon_mpdu && pdev->monitor_vdev && pdev->monitor_vdev->osif_vdev &&
  707. pdev->monitor_vdev->osif_rx_mon) {
  708. pdev->ppdu_info.rx_status.ppdu_id =
  709. pdev->ppdu_info.com_info.ppdu_id;
  710. pdev->ppdu_info.rx_status.device_id = soc->device_id;
  711. pdev->ppdu_info.rx_status.chan_noise_floor =
  712. pdev->chan_noise_floor;
  713. dp_handle_tx_capture(soc, pdev, mon_mpdu);
  714. if (!qdf_nbuf_update_radiotap(&pdev->ppdu_info.rx_status,
  715. mon_mpdu,
  716. qdf_nbuf_headroom(mon_mpdu))) {
  717. DP_STATS_INC(pdev, dropped.mon_radiotap_update_err, 1);
  718. goto mon_deliver_fail;
  719. }
  720. pdev->monitor_vdev->osif_rx_mon(pdev->monitor_vdev->osif_vdev,
  721. mon_mpdu,
  722. &pdev->ppdu_info.rx_status);
  723. } else {
  724. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  725. "[%s][%d] mon_mpdu=%pK monitor_vdev %pK osif_vdev %pK"
  726. , __func__, __LINE__, mon_mpdu, pdev->monitor_vdev,
  727. (pdev->monitor_vdev ? pdev->monitor_vdev->osif_vdev
  728. : NULL));
  729. goto mon_deliver_fail;
  730. }
  731. return QDF_STATUS_SUCCESS;
  732. mon_deliver_fail:
  733. mon_skb = head_msdu;
  734. while (mon_skb) {
  735. skb_next = qdf_nbuf_next(mon_skb);
  736. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  737. "[%s][%d] mon_skb=%pK len %u", __func__,
  738. __LINE__, mon_skb, mon_skb->len);
  739. qdf_nbuf_free(mon_skb);
  740. mon_skb = skb_next;
  741. }
  742. return QDF_STATUS_E_INVAL;
  743. }
  744. /**
  745. * dp_rx_mon_deliver_non_std()
  746. * @soc: core txrx main contex
  747. * @mac_id: MAC ID
  748. *
  749. * This function delivers the radio tap and dummy MSDU
  750. * into user layer application for preamble only PPDU.
  751. *
  752. * Return: QDF_STATUS
  753. */
  754. QDF_STATUS dp_rx_mon_deliver_non_std(struct dp_soc *soc,
  755. uint32_t mac_id)
  756. {
  757. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  758. ol_txrx_rx_mon_fp osif_rx_mon;
  759. qdf_nbuf_t dummy_msdu;
  760. /* Sanity checking */
  761. if ((!pdev->monitor_vdev) || (!pdev->monitor_vdev->osif_rx_mon))
  762. goto mon_deliver_non_std_fail;
  763. /* Generate a dummy skb_buff */
  764. osif_rx_mon = pdev->monitor_vdev->osif_rx_mon;
  765. dummy_msdu = qdf_nbuf_alloc(soc->osdev, MAX_MONITOR_HEADER,
  766. MAX_MONITOR_HEADER, 4, FALSE);
  767. if (!dummy_msdu)
  768. goto allocate_dummy_msdu_fail;
  769. qdf_nbuf_set_pktlen(dummy_msdu, 0);
  770. qdf_nbuf_set_next(dummy_msdu, NULL);
  771. pdev->ppdu_info.rx_status.ppdu_id =
  772. pdev->ppdu_info.com_info.ppdu_id;
  773. /* Apply the radio header to this dummy skb */
  774. if (!qdf_nbuf_update_radiotap(&pdev->ppdu_info.rx_status, dummy_msdu,
  775. qdf_nbuf_headroom(dummy_msdu))) {
  776. DP_STATS_INC(pdev, dropped.mon_radiotap_update_err, 1);
  777. qdf_nbuf_free(dummy_msdu);
  778. goto mon_deliver_non_std_fail;
  779. }
  780. /* deliver to the user layer application */
  781. osif_rx_mon(pdev->monitor_vdev->osif_vdev,
  782. dummy_msdu, NULL);
  783. /* Clear rx_status*/
  784. qdf_mem_zero(&pdev->ppdu_info.rx_status,
  785. sizeof(pdev->ppdu_info.rx_status));
  786. pdev->mon_ppdu_status = DP_PPDU_STATUS_START;
  787. return QDF_STATUS_SUCCESS;
  788. allocate_dummy_msdu_fail:
  789. QDF_TRACE_DEBUG_RL(QDF_MODULE_ID_DP, "[%s][%d] mon_skb=%pK ",
  790. __func__, __LINE__, dummy_msdu);
  791. mon_deliver_non_std_fail:
  792. return QDF_STATUS_E_INVAL;
  793. }
  794. /**
  795. * dp_rx_mon_dest_process() - Brain of the Rx processing functionality
  796. * Called from the bottom half (tasklet/NET_RX_SOFTIRQ)
  797. * @soc: core txrx main contex
  798. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  799. * @quota: No. of units (packets) that can be serviced in one shot.
  800. *
  801. * This function implements the core of Rx functionality. This is
  802. * expected to handle only non-error frames.
  803. *
  804. * Return: none
  805. */
  806. void dp_rx_mon_dest_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota)
  807. {
  808. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  809. uint8_t pdev_id;
  810. hal_rxdma_desc_t rxdma_dst_ring_desc;
  811. hal_soc_handle_t hal_soc;
  812. void *mon_dst_srng;
  813. union dp_rx_desc_list_elem_t *head = NULL;
  814. union dp_rx_desc_list_elem_t *tail = NULL;
  815. uint32_t ppdu_id;
  816. uint32_t rx_bufs_used;
  817. uint32_t mpdu_rx_bufs_used;
  818. int mac_for_pdev = mac_id;
  819. struct cdp_pdev_mon_stats *rx_mon_stats;
  820. mon_dst_srng = dp_rxdma_get_mon_dst_ring(pdev, mac_for_pdev);
  821. if (!mon_dst_srng || !hal_srng_initialized(mon_dst_srng)) {
  822. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  823. "%s %d : HAL Monitor Destination Ring Init Failed -- %pK",
  824. __func__, __LINE__, mon_dst_srng);
  825. return;
  826. }
  827. hal_soc = soc->hal_soc;
  828. qdf_assert((hal_soc && pdev));
  829. qdf_spin_lock_bh(&pdev->mon_lock);
  830. if (qdf_unlikely(hal_srng_access_start(hal_soc, mon_dst_srng))) {
  831. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  832. "%s %d : HAL Monitor Destination Ring access Failed -- %pK",
  833. __func__, __LINE__, mon_dst_srng);
  834. return;
  835. }
  836. pdev_id = pdev->pdev_id;
  837. ppdu_id = pdev->ppdu_info.com_info.ppdu_id;
  838. rx_bufs_used = 0;
  839. rx_mon_stats = &pdev->rx_mon_stats;
  840. while (qdf_likely(rxdma_dst_ring_desc =
  841. hal_srng_dst_peek(hal_soc, mon_dst_srng))) {
  842. qdf_nbuf_t head_msdu, tail_msdu;
  843. uint32_t npackets;
  844. head_msdu = (qdf_nbuf_t) NULL;
  845. tail_msdu = (qdf_nbuf_t) NULL;
  846. mpdu_rx_bufs_used =
  847. dp_rx_mon_mpdu_pop(soc, mac_id,
  848. rxdma_dst_ring_desc,
  849. &head_msdu, &tail_msdu,
  850. &npackets, &ppdu_id,
  851. &head, &tail);
  852. rx_bufs_used += mpdu_rx_bufs_used;
  853. if (mpdu_rx_bufs_used)
  854. pdev->mon_dest_ring_stuck_cnt = 0;
  855. else
  856. pdev->mon_dest_ring_stuck_cnt++;
  857. if (pdev->mon_dest_ring_stuck_cnt >
  858. MON_DEST_RING_STUCK_MAX_CNT) {
  859. dp_info("destination ring stuck");
  860. dp_info("ppdu_id status=%d dest=%d",
  861. pdev->ppdu_info.com_info.ppdu_id, ppdu_id);
  862. rx_mon_stats->mon_rx_dest_stuck++;
  863. pdev->ppdu_info.com_info.ppdu_id = ppdu_id;
  864. continue;
  865. }
  866. if (ppdu_id != pdev->ppdu_info.com_info.ppdu_id) {
  867. rx_mon_stats->stat_ring_ppdu_id_hist[
  868. rx_mon_stats->ppdu_id_hist_idx] =
  869. pdev->ppdu_info.com_info.ppdu_id;
  870. rx_mon_stats->dest_ring_ppdu_id_hist[
  871. rx_mon_stats->ppdu_id_hist_idx] = ppdu_id;
  872. rx_mon_stats->ppdu_id_hist_idx =
  873. (rx_mon_stats->ppdu_id_hist_idx + 1) &
  874. (MAX_PPDU_ID_HIST - 1);
  875. pdev->mon_ppdu_status = DP_PPDU_STATUS_START;
  876. qdf_mem_zero(&(pdev->ppdu_info.rx_status),
  877. sizeof(pdev->ppdu_info.rx_status));
  878. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  879. "%s %d ppdu_id %x != ppdu_info.com_info .ppdu_id %x",
  880. __func__, __LINE__,
  881. ppdu_id, pdev->ppdu_info.com_info.ppdu_id);
  882. break;
  883. }
  884. if (qdf_likely((head_msdu) && (tail_msdu))) {
  885. rx_mon_stats->dest_mpdu_done++;
  886. dp_rx_mon_deliver(soc, mac_id, head_msdu, tail_msdu);
  887. }
  888. rxdma_dst_ring_desc = hal_srng_dst_get_next(hal_soc,
  889. mon_dst_srng);
  890. }
  891. hal_srng_access_end(hal_soc, mon_dst_srng);
  892. qdf_spin_unlock_bh(&pdev->mon_lock);
  893. if (rx_bufs_used) {
  894. rx_mon_stats->dest_ppdu_done++;
  895. dp_rx_buffers_replenish(soc, mac_id,
  896. dp_rxdma_get_mon_buf_ring(pdev,
  897. mac_for_pdev),
  898. dp_rx_get_mon_desc_pool(soc, mac_id,
  899. pdev_id),
  900. rx_bufs_used, &head, &tail);
  901. }
  902. }
  903. #ifndef DISABLE_MON_CONFIG
  904. #if !defined(QCA_WIFI_QCA6390) && !defined(QCA_WIFI_QCA6490) && \
  905. !defined(QCA_WIFI_QCA6750)
  906. /**
  907. * dp_rx_pdev_mon_buf_attach() - Allocate the monitor descriptor pool
  908. *
  909. * @pdev: physical device handle
  910. * @mac_id: mac id
  911. *
  912. * Return: QDF_STATUS
  913. */
  914. #define MON_BUF_MIN_ALLOC_ENTRIES 128
  915. static QDF_STATUS
  916. dp_rx_pdev_mon_buf_attach(struct dp_pdev *pdev, int mac_id) {
  917. uint8_t pdev_id = pdev->pdev_id;
  918. struct dp_soc *soc = pdev->soc;
  919. struct dp_srng *mon_buf_ring;
  920. uint32_t num_entries;
  921. struct rx_desc_pool *rx_desc_pool;
  922. QDF_STATUS status = QDF_STATUS_SUCCESS;
  923. uint32_t rx_desc_pool_size, replenish_size;
  924. mon_buf_ring = &soc->rxdma_mon_buf_ring[mac_id];
  925. num_entries = mon_buf_ring->num_entries;
  926. rx_desc_pool = &soc->rx_desc_mon[mac_id];
  927. dp_debug("Mon RX Desc Pool[%d] entries=%u",
  928. pdev_id, num_entries);
  929. rx_desc_pool_size = wlan_cfg_get_dp_soc_rx_sw_desc_weight(soc->wlan_cfg_ctx) * num_entries;
  930. status = dp_rx_desc_pool_alloc(soc, mac_id, rx_desc_pool_size,
  931. rx_desc_pool);
  932. if (!QDF_IS_STATUS_SUCCESS(status))
  933. return status;
  934. rx_desc_pool->owner = HAL_RX_BUF_RBM_SW3_BM;
  935. rx_desc_pool->buf_size = RX_MONITOR_BUFFER_SIZE;
  936. rx_desc_pool->buf_alignment = RX_MONITOR_BUFFER_ALIGNMENT;
  937. replenish_size = ((num_entries - 1) < MON_BUF_MIN_ALLOC_ENTRIES) ?
  938. (num_entries - 1) : MON_BUF_MIN_ALLOC_ENTRIES;
  939. status = dp_pdev_rx_buffers_attach(soc, mac_id, mon_buf_ring,
  940. rx_desc_pool, replenish_size);
  941. return status;
  942. }
  943. static QDF_STATUS
  944. dp_rx_pdev_mon_buf_detach(struct dp_pdev *pdev, int mac_id)
  945. {
  946. struct dp_soc *soc = pdev->soc;
  947. struct rx_desc_pool *rx_desc_pool;
  948. rx_desc_pool = &soc->rx_desc_mon[mac_id];
  949. if (rx_desc_pool->pool_size != 0) {
  950. if (!dp_is_soc_reinit(soc))
  951. dp_rx_desc_nbuf_and_pool_free(soc, mac_id,
  952. rx_desc_pool);
  953. else
  954. dp_rx_desc_nbuf_free(soc, rx_desc_pool);
  955. }
  956. return QDF_STATUS_SUCCESS;
  957. }
  958. /**
  959. * dp_mon_link_desc_pool_setup(): Allocate and setup link descriptor pool
  960. * that will be used by HW for various link
  961. * and queue descriptorsand managed by WBM
  962. *
  963. * @soc: soc handle
  964. * @mac_id: mac id
  965. *
  966. * Return: QDF_STATUS
  967. */
  968. static
  969. QDF_STATUS dp_mon_link_desc_pool_setup(struct dp_soc *soc, uint32_t mac_id)
  970. {
  971. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  972. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  973. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  974. uint32_t total_link_descs, total_mem_size;
  975. uint32_t num_link_desc_banks;
  976. uint32_t last_bank_size = 0;
  977. uint32_t entry_size, num_entries;
  978. void *mon_desc_srng;
  979. uint32_t num_replenish_buf;
  980. struct dp_srng *dp_srng;
  981. int i;
  982. qdf_dma_addr_t *baseaddr = NULL;
  983. dp_srng = &soc->rxdma_mon_desc_ring[mac_id];
  984. num_entries = dp_srng->alloc_size/hal_srng_get_entrysize(
  985. soc->hal_soc, RXDMA_MONITOR_DESC);
  986. /* Round up to power of 2 */
  987. total_link_descs = 1;
  988. while (total_link_descs < num_entries)
  989. total_link_descs <<= 1;
  990. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  991. "%s: total_link_descs: %u, link_desc_size: %d",
  992. __func__, total_link_descs, link_desc_size);
  993. total_mem_size = total_link_descs * link_desc_size;
  994. total_mem_size += link_desc_align;
  995. if (total_mem_size <= max_alloc_size) {
  996. num_link_desc_banks = 0;
  997. last_bank_size = total_mem_size;
  998. } else {
  999. num_link_desc_banks = (total_mem_size) /
  1000. (max_alloc_size - link_desc_align);
  1001. last_bank_size = total_mem_size %
  1002. (max_alloc_size - link_desc_align);
  1003. }
  1004. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  1005. "%s: total_mem_size: %d, num_link_desc_banks: %u",
  1006. __func__, total_mem_size, num_link_desc_banks);
  1007. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  1008. "%s: max_alloc_size: %d last_bank_size: %d",
  1009. __func__, max_alloc_size, last_bank_size);
  1010. for (i = 0; i < num_link_desc_banks; i++) {
  1011. baseaddr = &soc->mon_link_desc_banks[mac_id][i].
  1012. base_paddr_unaligned;
  1013. if (!dp_is_soc_reinit(soc)) {
  1014. soc->mon_link_desc_banks[mac_id][i].
  1015. base_vaddr_unaligned =
  1016. qdf_mem_alloc_consistent(soc->osdev,
  1017. soc->osdev->dev,
  1018. max_alloc_size,
  1019. baseaddr);
  1020. if (!soc->mon_link_desc_banks[mac_id][i].
  1021. base_vaddr_unaligned) {
  1022. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1023. QDF_TRACE_LEVEL_ERROR,
  1024. "%s: Link desc mem alloc failed",
  1025. __func__);
  1026. goto fail;
  1027. }
  1028. }
  1029. soc->mon_link_desc_banks[mac_id][i].size = max_alloc_size;
  1030. soc->mon_link_desc_banks[mac_id][i].base_vaddr =
  1031. (void *)((unsigned long)
  1032. (soc->mon_link_desc_banks[mac_id][i].
  1033. base_vaddr_unaligned) +
  1034. ((unsigned long)
  1035. (soc->mon_link_desc_banks[mac_id][i].
  1036. base_vaddr_unaligned) %
  1037. link_desc_align));
  1038. soc->mon_link_desc_banks[mac_id][i].base_paddr =
  1039. (unsigned long)
  1040. (soc->mon_link_desc_banks[mac_id][i].
  1041. base_paddr_unaligned) +
  1042. ((unsigned long)
  1043. (soc->mon_link_desc_banks[mac_id][i].base_vaddr) -
  1044. (unsigned long)
  1045. (soc->mon_link_desc_banks[mac_id][i].
  1046. base_vaddr_unaligned));
  1047. }
  1048. if (last_bank_size) {
  1049. /* Allocate last bank in case total memory required is not exact
  1050. * multiple of max_alloc_size
  1051. */
  1052. baseaddr = &soc->mon_link_desc_banks[mac_id][i].
  1053. base_paddr_unaligned;
  1054. if (!dp_is_soc_reinit(soc)) {
  1055. soc->mon_link_desc_banks[mac_id][i].
  1056. base_vaddr_unaligned =
  1057. qdf_mem_alloc_consistent(soc->osdev,
  1058. soc->osdev->dev,
  1059. last_bank_size,
  1060. baseaddr);
  1061. if (!soc->mon_link_desc_banks[mac_id][i].
  1062. base_vaddr_unaligned) {
  1063. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1064. QDF_TRACE_LEVEL_ERROR,
  1065. "%s: alloc fail:mon link desc pool",
  1066. __func__);
  1067. goto fail;
  1068. }
  1069. }
  1070. soc->mon_link_desc_banks[mac_id][i].size =
  1071. last_bank_size;
  1072. soc->mon_link_desc_banks[mac_id][i].base_vaddr =
  1073. (void *)((unsigned long)
  1074. (soc->mon_link_desc_banks[mac_id][i].
  1075. base_vaddr_unaligned) +
  1076. ((unsigned long)
  1077. (soc->mon_link_desc_banks[mac_id][i].
  1078. base_vaddr_unaligned) %
  1079. link_desc_align));
  1080. soc->mon_link_desc_banks[mac_id][i].base_paddr =
  1081. (unsigned long)
  1082. (soc->mon_link_desc_banks[mac_id][i].
  1083. base_paddr_unaligned) +
  1084. ((unsigned long)
  1085. (soc->mon_link_desc_banks[mac_id][i].base_vaddr) -
  1086. (unsigned long)
  1087. (soc->mon_link_desc_banks[mac_id][i].
  1088. base_vaddr_unaligned));
  1089. }
  1090. /* Allocate and setup link descriptor idle list for HW internal use */
  1091. entry_size = hal_srng_get_entrysize(soc->hal_soc, RXDMA_MONITOR_DESC);
  1092. total_mem_size = entry_size * total_link_descs;
  1093. mon_desc_srng = soc->rxdma_mon_desc_ring[mac_id].hal_srng;
  1094. num_replenish_buf = 0;
  1095. if (total_mem_size <= max_alloc_size) {
  1096. void *desc;
  1097. for (i = 0;
  1098. i < MAX_MON_LINK_DESC_BANKS &&
  1099. soc->mon_link_desc_banks[mac_id][i].base_paddr;
  1100. i++) {
  1101. uint32_t num_entries =
  1102. (soc->mon_link_desc_banks[mac_id][i].size -
  1103. (unsigned long)
  1104. (soc->mon_link_desc_banks[mac_id][i].base_vaddr) -
  1105. (unsigned long)
  1106. (soc->mon_link_desc_banks[mac_id][i].
  1107. base_vaddr_unaligned)) / link_desc_size;
  1108. unsigned long paddr =
  1109. (unsigned long)
  1110. (soc->mon_link_desc_banks[mac_id][i].base_paddr);
  1111. unsigned long vaddr =
  1112. (unsigned long)
  1113. (soc->mon_link_desc_banks[mac_id][i].base_vaddr);
  1114. hal_srng_access_start_unlocked(soc->hal_soc,
  1115. mon_desc_srng);
  1116. while (num_entries && (desc =
  1117. hal_srng_src_get_next(soc->hal_soc,
  1118. mon_desc_srng))) {
  1119. hal_set_link_desc_addr(desc, i, paddr);
  1120. num_entries--;
  1121. num_replenish_buf++;
  1122. paddr += link_desc_size;
  1123. vaddr += link_desc_size;
  1124. }
  1125. hal_srng_access_end_unlocked(soc->hal_soc,
  1126. mon_desc_srng);
  1127. }
  1128. } else {
  1129. qdf_assert(0);
  1130. }
  1131. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  1132. "%s: successfully replenished %d buffer",
  1133. __func__, num_replenish_buf);
  1134. return QDF_STATUS_SUCCESS;
  1135. fail:
  1136. for (i = 0; i < MAX_MON_LINK_DESC_BANKS; i++) {
  1137. if (soc->mon_link_desc_banks[mac_id][i].
  1138. base_vaddr_unaligned) {
  1139. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1140. soc->mon_link_desc_banks[mac_id][i].
  1141. size,
  1142. soc->mon_link_desc_banks[mac_id][i].
  1143. base_vaddr_unaligned,
  1144. soc->mon_link_desc_banks[mac_id][i].
  1145. base_paddr_unaligned, 0);
  1146. soc->mon_link_desc_banks[mac_id][i].
  1147. base_vaddr_unaligned = NULL;
  1148. }
  1149. }
  1150. return QDF_STATUS_E_FAILURE;
  1151. }
  1152. /*
  1153. * Free link descriptor pool that was setup HW
  1154. */
  1155. static
  1156. void dp_mon_link_desc_pool_cleanup(struct dp_soc *soc, uint32_t mac_id)
  1157. {
  1158. int i;
  1159. for (i = 0; i < MAX_MON_LINK_DESC_BANKS; i++) {
  1160. if (soc->mon_link_desc_banks[mac_id][i].
  1161. base_vaddr_unaligned) {
  1162. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1163. soc->mon_link_desc_banks[mac_id][i].
  1164. size,
  1165. soc->mon_link_desc_banks[mac_id][i].
  1166. base_vaddr_unaligned,
  1167. soc->mon_link_desc_banks[mac_id][i].
  1168. base_paddr_unaligned, 0);
  1169. soc->mon_link_desc_banks[mac_id][i].
  1170. base_vaddr_unaligned = NULL;
  1171. }
  1172. }
  1173. }
  1174. /**
  1175. * dp_mon_buf_delayed_replenish() - Helper routine to replenish monitor dest buf
  1176. * @pdev: DP pdev object
  1177. *
  1178. * Return: None
  1179. */
  1180. void dp_mon_buf_delayed_replenish(struct dp_pdev *pdev)
  1181. {
  1182. struct dp_soc *soc;
  1183. uint32_t mac_for_pdev;
  1184. union dp_rx_desc_list_elem_t *tail = NULL;
  1185. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1186. uint32_t num_entries;
  1187. uint32_t id;
  1188. soc = pdev->soc;
  1189. num_entries = wlan_cfg_get_dma_mon_buf_ring_size(pdev->wlan_cfg_ctx);
  1190. for (id = 0; id < NUM_RXDMA_RINGS_PER_PDEV; id++) {
  1191. /*
  1192. * Get mac_for_pdev appropriately for both MCL & WIN,
  1193. * since MCL have multiple mon buf rings and WIN just
  1194. * has one mon buffer ring mapped per pdev, below API
  1195. * helps identify accurate buffer_ring for both cases
  1196. *
  1197. */
  1198. mac_for_pdev =
  1199. dp_get_lmac_id_for_pdev_id(soc, id, pdev->pdev_id);
  1200. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1201. dp_rxdma_get_mon_buf_ring(pdev,
  1202. mac_for_pdev),
  1203. dp_rx_get_mon_desc_pool(soc,
  1204. mac_for_pdev,
  1205. pdev->pdev_id),
  1206. num_entries, &desc_list, &tail);
  1207. }
  1208. }
  1209. #else
  1210. static
  1211. QDF_STATUS dp_mon_link_desc_pool_setup(struct dp_soc *soc, uint32_t mac_id)
  1212. {
  1213. return QDF_STATUS_SUCCESS;
  1214. }
  1215. static QDF_STATUS
  1216. dp_rx_pdev_mon_buf_attach(struct dp_pdev *pdev, int mac_id)
  1217. {
  1218. return QDF_STATUS_SUCCESS;
  1219. }
  1220. static
  1221. void dp_mon_link_desc_pool_cleanup(struct dp_soc *soc, uint32_t mac_id)
  1222. {
  1223. }
  1224. static QDF_STATUS
  1225. dp_rx_pdev_mon_buf_detach(struct dp_pdev *pdev, int mac_id)
  1226. {
  1227. return QDF_STATUS_SUCCESS;
  1228. }
  1229. void dp_mon_buf_delayed_replenish(struct dp_pdev *pdev)
  1230. {}
  1231. #endif
  1232. /**
  1233. * dp_rx_pdev_mon_cmn_detach() - detach dp rx for monitor mode
  1234. * @pdev: core txrx pdev context
  1235. * @mac_id: mac_id for which deinit is to be done
  1236. *
  1237. * This function will free DP Rx resources for
  1238. * monitor mode
  1239. *
  1240. * Return: QDF_STATUS_SUCCESS: success
  1241. * QDF_STATUS_E_RESOURCES: Error return
  1242. */
  1243. static QDF_STATUS
  1244. dp_rx_pdev_mon_cmn_detach(struct dp_pdev *pdev, int mac_id) {
  1245. struct dp_soc *soc = pdev->soc;
  1246. uint8_t pdev_id = pdev->pdev_id;
  1247. int mac_for_pdev = dp_get_lmac_id_for_pdev_id(soc, mac_id, pdev_id);
  1248. dp_mon_link_desc_pool_cleanup(soc, mac_for_pdev);
  1249. dp_rx_pdev_mon_status_detach(pdev, mac_for_pdev);
  1250. dp_rx_pdev_mon_buf_detach(pdev, mac_for_pdev);
  1251. return QDF_STATUS_SUCCESS;
  1252. }
  1253. /**
  1254. * dp_rx_pdev_mon_cmn_attach() - attach DP RX for monitor mode
  1255. * @pdev: core txrx pdev context
  1256. * @mac_id: mac_id for which init is to be done
  1257. *
  1258. * This function Will allocate dp rx resource and
  1259. * initialize resources for monitor mode.
  1260. *
  1261. * Return: QDF_STATUS_SUCCESS: success
  1262. * QDF_STATUS_E_RESOURCES: Error return
  1263. */
  1264. static QDF_STATUS
  1265. dp_rx_pdev_mon_cmn_attach(struct dp_pdev *pdev, int mac_id) {
  1266. struct dp_soc *soc = pdev->soc;
  1267. uint8_t pdev_id = pdev->pdev_id;
  1268. int mac_for_pdev = dp_get_lmac_id_for_pdev_id(soc, mac_id, pdev_id);
  1269. QDF_STATUS status;
  1270. status = dp_rx_pdev_mon_buf_attach(pdev, mac_for_pdev);
  1271. if (!QDF_IS_STATUS_SUCCESS(status)) {
  1272. dp_err("%s: dp_rx_pdev_mon_buf_attach() failed\n", __func__);
  1273. goto fail;
  1274. }
  1275. status = dp_rx_pdev_mon_status_attach(pdev, mac_for_pdev);
  1276. if (!QDF_IS_STATUS_SUCCESS(status)) {
  1277. dp_err("%s: dp_rx_pdev_mon_status_attach() failed", __func__);
  1278. goto mon_buf_detach;
  1279. }
  1280. status = dp_mon_link_desc_pool_setup(soc, mac_for_pdev);
  1281. if (!QDF_IS_STATUS_SUCCESS(status)) {
  1282. dp_err("%s: dp_mon_link_desc_pool_setup() failed", __func__);
  1283. goto mon_status_detach;
  1284. }
  1285. return status;
  1286. mon_status_detach:
  1287. dp_rx_pdev_mon_status_detach(pdev, mac_for_pdev);
  1288. mon_buf_detach:
  1289. dp_rx_pdev_mon_buf_detach(pdev, mac_for_pdev);
  1290. fail:
  1291. return status;
  1292. }
  1293. /**
  1294. * dp_rx_pdev_mon_attach() - attach DP RX for monitor mode
  1295. * @pdev: core txrx pdev context
  1296. *
  1297. * This function will attach a DP RX for monitor mode instance into
  1298. * the main device (SOC) context. Will allocate dp rx resource and
  1299. * initialize resources.
  1300. *
  1301. * Return: QDF_STATUS_SUCCESS: success
  1302. * QDF_STATUS_E_RESOURCES: Error return
  1303. */
  1304. QDF_STATUS
  1305. dp_rx_pdev_mon_attach(struct dp_pdev *pdev) {
  1306. QDF_STATUS status;
  1307. uint8_t pdev_id = pdev->pdev_id;
  1308. int mac_id;
  1309. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  1310. "%s: pdev attach id=%d", __func__, pdev_id);
  1311. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1312. status = dp_rx_pdev_mon_cmn_attach(pdev, mac_id);
  1313. if (!QDF_IS_STATUS_SUCCESS(status)) {
  1314. QDF_TRACE(QDF_MODULE_ID_DP,
  1315. QDF_TRACE_LEVEL_ERROR,
  1316. "%s: dp_rx_pdev_mon_cmn_attach(%d) failed\n",
  1317. __func__, mac_id);
  1318. goto fail;
  1319. }
  1320. }
  1321. pdev->mon_last_linkdesc_paddr = 0;
  1322. pdev->mon_last_buf_cookie = DP_RX_DESC_COOKIE_MAX + 1;
  1323. qdf_spinlock_create(&pdev->mon_lock);
  1324. return QDF_STATUS_SUCCESS;
  1325. fail:
  1326. for (mac_id = mac_id - 1; mac_id >= 0; mac_id--)
  1327. dp_rx_pdev_mon_cmn_detach(pdev, mac_id);
  1328. return status;
  1329. }
  1330. QDF_STATUS
  1331. dp_mon_link_free(struct dp_pdev *pdev) {
  1332. uint8_t pdev_id = pdev->pdev_id;
  1333. struct dp_soc *soc = pdev->soc;
  1334. int mac_id;
  1335. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1336. int mac_for_pdev = dp_get_lmac_id_for_pdev_id(soc,
  1337. mac_id, pdev_id);
  1338. dp_mon_link_desc_pool_cleanup(soc, mac_for_pdev);
  1339. }
  1340. return QDF_STATUS_SUCCESS;
  1341. }
  1342. /**
  1343. * dp_rx_pdev_mon_detach() - detach dp rx for monitor mode
  1344. * @pdev: core txrx pdev context
  1345. *
  1346. * This function will detach DP RX for monitor mode from
  1347. * main device context. will free DP Rx resources for
  1348. * monitor mode
  1349. *
  1350. * Return: QDF_STATUS_SUCCESS: success
  1351. * QDF_STATUS_E_RESOURCES: Error return
  1352. */
  1353. QDF_STATUS
  1354. dp_rx_pdev_mon_detach(struct dp_pdev *pdev) {
  1355. uint8_t pdev_id = pdev->pdev_id;
  1356. int mac_id;
  1357. qdf_spinlock_destroy(&pdev->mon_lock);
  1358. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1359. int mac_for_pdev = dp_get_lmac_id_for_pdev_id(pdev->soc,
  1360. mac_id, pdev_id);
  1361. dp_rx_pdev_mon_status_detach(pdev, mac_for_pdev);
  1362. dp_rx_pdev_mon_buf_detach(pdev, mac_for_pdev);
  1363. }
  1364. return QDF_STATUS_SUCCESS;
  1365. }
  1366. #else
  1367. QDF_STATUS
  1368. dp_rx_pdev_mon_attach(struct dp_pdev *pdev) {
  1369. return QDF_STATUS_SUCCESS;
  1370. }
  1371. QDF_STATUS
  1372. dp_rx_pdev_mon_detach(struct dp_pdev *pdev) {
  1373. return QDF_STATUS_SUCCESS;
  1374. }
  1375. QDF_STATUS
  1376. dp_mon_link_free(struct dp_pdev *pdev) {
  1377. return QDF_STATUS_SUCCESS;
  1378. }
  1379. void dp_mon_buf_delayed_replenish(struct dp_pdev *pdev)
  1380. {}
  1381. #endif /* DISABLE_MON_CONFIG */