dp_rx_err.c 84 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "hal_hw_headers.h"
  20. #include "dp_types.h"
  21. #include "dp_rx.h"
  22. #include "dp_tx.h"
  23. #include "dp_peer.h"
  24. #include "dp_internal.h"
  25. #include "hal_api.h"
  26. #include "qdf_trace.h"
  27. #include "qdf_nbuf.h"
  28. #include "dp_rx_defrag.h"
  29. #include "dp_ipa.h"
  30. #ifdef WIFI_MONITOR_SUPPORT
  31. #include "dp_htt.h"
  32. #include <dp_mon.h>
  33. #endif
  34. #ifdef FEATURE_WDS
  35. #include "dp_txrx_wds.h"
  36. #endif
  37. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  38. #include "qdf_net_types.h"
  39. #include "dp_rx_buffer_pool.h"
  40. #define dp_rx_err_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX_ERROR, params)
  41. #define dp_rx_err_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX_ERROR, params)
  42. #define dp_rx_err_info(params...) \
  43. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  44. #define dp_rx_err_info_rl(params...) \
  45. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  46. #define dp_rx_err_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX_ERROR, params)
  47. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  48. /* Max regular Rx packet routing error */
  49. #define DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD 20
  50. #define DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT 10
  51. #define DP_RX_ERR_ROUTE_TIMEOUT_US (5 * 1000 * 1000) /* micro seconds */
  52. #ifdef FEATURE_MEC
  53. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  54. struct dp_txrx_peer *txrx_peer,
  55. uint8_t *rx_tlv_hdr,
  56. qdf_nbuf_t nbuf)
  57. {
  58. struct dp_vdev *vdev = txrx_peer->vdev;
  59. struct dp_pdev *pdev = vdev->pdev;
  60. struct dp_mec_entry *mecentry = NULL;
  61. struct dp_ast_entry *ase = NULL;
  62. uint16_t sa_idx = 0;
  63. uint8_t *data;
  64. /*
  65. * Multicast Echo Check is required only if vdev is STA and
  66. * received pkt is a multicast/broadcast pkt. otherwise
  67. * skip the MEC check.
  68. */
  69. if (vdev->opmode != wlan_op_mode_sta)
  70. return false;
  71. if (!hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  72. return false;
  73. data = qdf_nbuf_data(nbuf);
  74. /*
  75. * if the received pkts src mac addr matches with vdev
  76. * mac address then drop the pkt as it is looped back
  77. */
  78. if (!(qdf_mem_cmp(&data[QDF_MAC_ADDR_SIZE],
  79. vdev->mac_addr.raw,
  80. QDF_MAC_ADDR_SIZE)))
  81. return true;
  82. /*
  83. * In case of qwrap isolation mode, donot drop loopback packets.
  84. * In isolation mode, all packets from the wired stations need to go
  85. * to rootap and loop back to reach the wireless stations and
  86. * vice-versa.
  87. */
  88. if (qdf_unlikely(vdev->isolation_vdev))
  89. return false;
  90. /*
  91. * if the received pkts src mac addr matches with the
  92. * wired PCs MAC addr which is behind the STA or with
  93. * wireless STAs MAC addr which are behind the Repeater,
  94. * then drop the pkt as it is looped back
  95. */
  96. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  97. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  98. if ((sa_idx < 0) ||
  99. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  100. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  101. "invalid sa_idx: %d", sa_idx);
  102. qdf_assert_always(0);
  103. }
  104. qdf_spin_lock_bh(&soc->ast_lock);
  105. ase = soc->ast_table[sa_idx];
  106. /*
  107. * this check was not needed since MEC is not dependent on AST,
  108. * but if we dont have this check SON has some issues in
  109. * dual backhaul scenario. in APS SON mode, client connected
  110. * to RE 2G and sends multicast packets. the RE sends it to CAP
  111. * over 5G backhaul. the CAP loopback it on 2G to RE.
  112. * On receiving in 2G STA vap, we assume that client has roamed
  113. * and kickout the client.
  114. */
  115. if (ase && (ase->peer_id != txrx_peer->peer_id)) {
  116. qdf_spin_unlock_bh(&soc->ast_lock);
  117. goto drop;
  118. }
  119. qdf_spin_unlock_bh(&soc->ast_lock);
  120. }
  121. qdf_spin_lock_bh(&soc->mec_lock);
  122. mecentry = dp_peer_mec_hash_find_by_pdevid(soc, pdev->pdev_id,
  123. &data[QDF_MAC_ADDR_SIZE]);
  124. if (!mecentry) {
  125. qdf_spin_unlock_bh(&soc->mec_lock);
  126. return false;
  127. }
  128. qdf_spin_unlock_bh(&soc->mec_lock);
  129. drop:
  130. dp_rx_err_info("%pK: received pkt with same src mac " QDF_MAC_ADDR_FMT,
  131. soc, QDF_MAC_ADDR_REF(&data[QDF_MAC_ADDR_SIZE]));
  132. return true;
  133. }
  134. #endif
  135. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  136. void dp_rx_link_desc_refill_duplicate_check(
  137. struct dp_soc *soc,
  138. struct hal_buf_info *buf_info,
  139. hal_buff_addrinfo_t ring_buf_info)
  140. {
  141. struct hal_buf_info current_link_desc_buf_info = { 0 };
  142. /* do duplicate link desc address check */
  143. hal_rx_buffer_addr_info_get_paddr(ring_buf_info,
  144. &current_link_desc_buf_info);
  145. /*
  146. * TODO - Check if the hal soc api call can be removed
  147. * since the cookie is just used for print.
  148. * buffer_addr_info is the first element of ring_desc
  149. */
  150. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  151. (uint32_t *)ring_buf_info,
  152. &current_link_desc_buf_info);
  153. if (qdf_unlikely(current_link_desc_buf_info.paddr ==
  154. buf_info->paddr)) {
  155. dp_info_rl("duplicate link desc addr: %llu, cookie: 0x%x",
  156. current_link_desc_buf_info.paddr,
  157. current_link_desc_buf_info.sw_cookie);
  158. DP_STATS_INC(soc, rx.err.dup_refill_link_desc, 1);
  159. }
  160. *buf_info = current_link_desc_buf_info;
  161. }
  162. QDF_STATUS
  163. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  164. hal_buff_addrinfo_t link_desc_addr,
  165. uint8_t bm_action)
  166. {
  167. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  168. hal_ring_handle_t wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  169. hal_soc_handle_t hal_soc = soc->hal_soc;
  170. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  171. void *src_srng_desc;
  172. if (!wbm_rel_srng) {
  173. dp_rx_err_err("%pK: WBM RELEASE RING not initialized", soc);
  174. return status;
  175. }
  176. /* do duplicate link desc address check */
  177. dp_rx_link_desc_refill_duplicate_check(
  178. soc,
  179. &soc->last_op_info.wbm_rel_link_desc,
  180. link_desc_addr);
  181. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  182. /* TODO */
  183. /*
  184. * Need API to convert from hal_ring pointer to
  185. * Ring Type / Ring Id combo
  186. */
  187. dp_rx_err_err("%pK: HAL RING Access For WBM Release SRNG Failed - %pK",
  188. soc, wbm_rel_srng);
  189. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  190. goto done;
  191. }
  192. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  193. if (qdf_likely(src_srng_desc)) {
  194. /* Return link descriptor through WBM ring (SW2WBM)*/
  195. hal_rx_msdu_link_desc_set(hal_soc,
  196. src_srng_desc, link_desc_addr, bm_action);
  197. status = QDF_STATUS_SUCCESS;
  198. } else {
  199. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  200. DP_STATS_INC(soc, rx.err.hal_ring_access_full_fail, 1);
  201. dp_info_rl("WBM Release Ring (Id %d) Full(Fail CNT %u)",
  202. srng->ring_id,
  203. soc->stats.rx.err.hal_ring_access_full_fail);
  204. dp_info_rl("HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  205. *srng->u.src_ring.hp_addr,
  206. srng->u.src_ring.reap_hp,
  207. *srng->u.src_ring.tp_addr,
  208. srng->u.src_ring.cached_tp);
  209. QDF_BUG(0);
  210. }
  211. done:
  212. hal_srng_access_end(hal_soc, wbm_rel_srng);
  213. return status;
  214. }
  215. qdf_export_symbol(dp_rx_link_desc_return_by_addr);
  216. QDF_STATUS
  217. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  218. uint8_t bm_action)
  219. {
  220. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  221. return dp_rx_link_desc_return_by_addr(soc, buf_addr_info, bm_action);
  222. }
  223. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  224. /**
  225. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  226. *
  227. * @soc: core txrx main context
  228. * @ring_desc: opaque pointer to the REO error ring descriptor
  229. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  230. * @mac_id: mac ID
  231. * @quota: No. of units (packets) that can be serviced in one shot.
  232. *
  233. * This function is used to drop all MSDU in an MPDU
  234. *
  235. * Return: uint32_t: No. of elements processed
  236. */
  237. static uint32_t
  238. dp_rx_msdus_drop(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  239. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  240. uint8_t *mac_id,
  241. uint32_t quota)
  242. {
  243. uint32_t rx_bufs_used = 0;
  244. void *link_desc_va;
  245. struct hal_buf_info buf_info;
  246. struct dp_pdev *pdev;
  247. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  248. int i;
  249. uint8_t *rx_tlv_hdr;
  250. uint32_t tid;
  251. struct rx_desc_pool *rx_desc_pool;
  252. struct dp_rx_desc *rx_desc;
  253. /* First field in REO Dst ring Desc is buffer_addr_info */
  254. void *buf_addr_info = ring_desc;
  255. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  256. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  257. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &buf_info);
  258. /* buffer_addr_info is the first element of ring_desc */
  259. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  260. (uint32_t *)ring_desc,
  261. &buf_info);
  262. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  263. if (!link_desc_va) {
  264. dp_rx_err_debug("link desc va is null, soc %pk", soc);
  265. return rx_bufs_used;
  266. }
  267. more_msdu_link_desc:
  268. /* No UNMAP required -- this is "malloc_consistent" memory */
  269. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  270. &mpdu_desc_info->msdu_count);
  271. for (i = 0; (i < mpdu_desc_info->msdu_count); i++) {
  272. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  273. soc, msdu_list.sw_cookie[i]);
  274. qdf_assert_always(rx_desc);
  275. /* all buffers from a MSDU link link belong to same pdev */
  276. *mac_id = rx_desc->pool_id;
  277. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  278. if (!pdev) {
  279. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  280. soc, rx_desc->pool_id);
  281. return rx_bufs_used;
  282. }
  283. if (!dp_rx_desc_check_magic(rx_desc)) {
  284. dp_rx_err_err("%pK: Invalid rx_desc cookie=%d",
  285. soc, msdu_list.sw_cookie[i]);
  286. return rx_bufs_used;
  287. }
  288. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  289. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  290. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  291. rx_desc->unmapped = 1;
  292. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  293. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  294. rx_bufs_used++;
  295. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  296. rx_desc->rx_buf_start);
  297. dp_rx_err_err("%pK: Packet received with PN error for tid :%d",
  298. soc, tid);
  299. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  300. if (hal_rx_encryption_info_valid(soc->hal_soc, rx_tlv_hdr))
  301. hal_rx_print_pn(soc->hal_soc, rx_tlv_hdr);
  302. dp_rx_err_send_pktlog(soc, pdev, mpdu_desc_info,
  303. rx_desc->nbuf,
  304. QDF_TX_RX_STATUS_DROP, true);
  305. /* Just free the buffers */
  306. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf, *mac_id);
  307. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  308. &pdev->free_list_tail, rx_desc);
  309. }
  310. /*
  311. * If the msdu's are spread across multiple link-descriptors,
  312. * we cannot depend solely on the msdu_count(e.g., if msdu is
  313. * spread across multiple buffers).Hence, it is
  314. * necessary to check the next link_descriptor and release
  315. * all the msdu's that are part of it.
  316. */
  317. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  318. link_desc_va,
  319. &next_link_desc_addr_info);
  320. if (hal_rx_is_buf_addr_info_valid(
  321. &next_link_desc_addr_info)) {
  322. /* Clear the next link desc info for the current link_desc */
  323. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  324. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  325. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  326. hal_rx_buffer_addr_info_get_paddr(
  327. &next_link_desc_addr_info,
  328. &buf_info);
  329. /* buffer_addr_info is the first element of ring_desc */
  330. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  331. (uint32_t *)&next_link_desc_addr_info,
  332. &buf_info);
  333. cur_link_desc_addr_info = next_link_desc_addr_info;
  334. buf_addr_info = &cur_link_desc_addr_info;
  335. link_desc_va =
  336. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  337. goto more_msdu_link_desc;
  338. }
  339. quota--;
  340. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  341. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  342. return rx_bufs_used;
  343. }
  344. /**
  345. * dp_rx_pn_error_handle() - Handles PN check errors
  346. *
  347. * @soc: core txrx main context
  348. * @ring_desc: opaque pointer to the REO error ring descriptor
  349. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  350. * @mac_id: mac ID
  351. * @quota: No. of units (packets) that can be serviced in one shot.
  352. *
  353. * This function implements PN error handling
  354. * If the peer is configured to ignore the PN check errors
  355. * or if DP feels, that this frame is still OK, the frame can be
  356. * re-injected back to REO to use some of the other features
  357. * of REO e.g. duplicate detection/routing to other cores
  358. *
  359. * Return: uint32_t: No. of elements processed
  360. */
  361. static uint32_t
  362. dp_rx_pn_error_handle(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  363. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  364. uint8_t *mac_id,
  365. uint32_t quota)
  366. {
  367. uint16_t peer_id;
  368. uint32_t rx_bufs_used = 0;
  369. struct dp_txrx_peer *txrx_peer;
  370. bool peer_pn_policy = false;
  371. dp_txrx_ref_handle txrx_ref_handle = NULL;
  372. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  373. mpdu_desc_info->peer_meta_data);
  374. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  375. &txrx_ref_handle,
  376. DP_MOD_ID_RX_ERR);
  377. if (qdf_likely(txrx_peer)) {
  378. /*
  379. * TODO: Check for peer specific policies & set peer_pn_policy
  380. */
  381. dp_err_rl("discard rx due to PN error for peer %pK",
  382. txrx_peer);
  383. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  384. }
  385. dp_rx_err_err("%pK: Packet received with PN error", soc);
  386. /* No peer PN policy -- definitely drop */
  387. if (!peer_pn_policy)
  388. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  389. mpdu_desc_info,
  390. mac_id, quota);
  391. return rx_bufs_used;
  392. }
  393. #ifdef DP_RX_DELIVER_ALL_OOR_FRAMES
  394. /**
  395. * dp_rx_deliver_oor_frame() - deliver OOR frames to stack
  396. * @soc: Datapath soc handler
  397. * @txrx_peer: pointer to DP peer
  398. * @nbuf: pointer to the skb of RX frame
  399. * @frame_mask: the mask for special frame needed
  400. * @rx_tlv_hdr: start of rx tlv header
  401. *
  402. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  403. * single nbuf is expected.
  404. *
  405. * return: true - nbuf has been delivered to stack, false - not.
  406. */
  407. static bool
  408. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  409. struct dp_txrx_peer *txrx_peer,
  410. qdf_nbuf_t nbuf, uint32_t frame_mask,
  411. uint8_t *rx_tlv_hdr)
  412. {
  413. uint32_t l2_hdr_offset = 0;
  414. uint16_t msdu_len = 0;
  415. uint32_t skip_len;
  416. l2_hdr_offset =
  417. hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, rx_tlv_hdr);
  418. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  419. skip_len = l2_hdr_offset;
  420. } else {
  421. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  422. skip_len = l2_hdr_offset + soc->rx_pkt_tlv_size;
  423. qdf_nbuf_set_pktlen(nbuf, msdu_len + skip_len);
  424. }
  425. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(nbuf) = 1;
  426. dp_rx_set_hdr_pad(nbuf, l2_hdr_offset);
  427. qdf_nbuf_pull_head(nbuf, skip_len);
  428. qdf_nbuf_set_exc_frame(nbuf, 1);
  429. dp_info_rl("OOR frame, mpdu sn 0x%x",
  430. hal_rx_get_rx_sequence(soc->hal_soc, rx_tlv_hdr));
  431. dp_rx_deliver_to_stack(soc, txrx_peer->vdev, txrx_peer, nbuf, NULL);
  432. return true;
  433. }
  434. #else
  435. static bool
  436. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  437. struct dp_txrx_peer *txrx_peer,
  438. qdf_nbuf_t nbuf, uint32_t frame_mask,
  439. uint8_t *rx_tlv_hdr)
  440. {
  441. return dp_rx_deliver_special_frame(soc, txrx_peer, nbuf, frame_mask,
  442. rx_tlv_hdr);
  443. }
  444. #endif
  445. /**
  446. * dp_rx_oor_handle() - Handles the msdu which is OOR error
  447. *
  448. * @soc: core txrx main context
  449. * @nbuf: pointer to msdu skb
  450. * @peer_id: dp peer ID
  451. * @rx_tlv_hdr: start of rx tlv header
  452. *
  453. * This function process the msdu delivered from REO2TCL
  454. * ring with error type OOR
  455. *
  456. * Return: None
  457. */
  458. static void
  459. dp_rx_oor_handle(struct dp_soc *soc,
  460. qdf_nbuf_t nbuf,
  461. uint16_t peer_id,
  462. uint8_t *rx_tlv_hdr)
  463. {
  464. uint32_t frame_mask = FRAME_MASK_IPV4_ARP | FRAME_MASK_IPV4_DHCP |
  465. FRAME_MASK_IPV4_EAPOL | FRAME_MASK_IPV6_DHCP;
  466. struct dp_txrx_peer *txrx_peer = NULL;
  467. dp_txrx_ref_handle txrx_ref_handle = NULL;
  468. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  469. &txrx_ref_handle,
  470. DP_MOD_ID_RX_ERR);
  471. if (!txrx_peer) {
  472. dp_info_rl("peer not found");
  473. goto free_nbuf;
  474. }
  475. if (dp_rx_deliver_oor_frame(soc, txrx_peer, nbuf, frame_mask,
  476. rx_tlv_hdr)) {
  477. DP_STATS_INC(soc, rx.err.reo_err_oor_to_stack, 1);
  478. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  479. return;
  480. }
  481. free_nbuf:
  482. if (txrx_peer)
  483. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  484. DP_STATS_INC(soc, rx.err.reo_err_oor_drop, 1);
  485. dp_rx_nbuf_free(nbuf);
  486. }
  487. /**
  488. * dp_rx_err_nbuf_pn_check() - Check if the PN number of this current packet
  489. * is a monotonous increment of packet number
  490. * from the previous successfully re-ordered
  491. * frame.
  492. * @soc: Datapath SOC handle
  493. * @ring_desc: REO ring descriptor
  494. * @nbuf: Current packet
  495. *
  496. * Return: QDF_STATUS_SUCCESS, if the pn check passes, else QDF_STATUS_E_FAILURE
  497. */
  498. static inline QDF_STATUS
  499. dp_rx_err_nbuf_pn_check(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  500. qdf_nbuf_t nbuf)
  501. {
  502. uint64_t prev_pn, curr_pn[2];
  503. if (!hal_rx_encryption_info_valid(soc->hal_soc, qdf_nbuf_data(nbuf)))
  504. return QDF_STATUS_SUCCESS;
  505. hal_rx_reo_prev_pn_get(soc->hal_soc, ring_desc, &prev_pn);
  506. hal_rx_tlv_get_pn_num(soc->hal_soc, qdf_nbuf_data(nbuf), curr_pn);
  507. if (curr_pn[0] > prev_pn)
  508. return QDF_STATUS_SUCCESS;
  509. return QDF_STATUS_E_FAILURE;
  510. }
  511. #ifdef WLAN_SKIP_BAR_UPDATE
  512. static
  513. void dp_rx_err_handle_bar(struct dp_soc *soc,
  514. struct dp_peer *peer,
  515. qdf_nbuf_t nbuf)
  516. {
  517. dp_info_rl("BAR update to H.W is skipped");
  518. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  519. }
  520. #else
  521. static
  522. void dp_rx_err_handle_bar(struct dp_soc *soc,
  523. struct dp_peer *peer,
  524. qdf_nbuf_t nbuf)
  525. {
  526. uint8_t *rx_tlv_hdr;
  527. unsigned char type, subtype;
  528. uint16_t start_seq_num;
  529. uint32_t tid;
  530. QDF_STATUS status;
  531. struct ieee80211_frame_bar *bar;
  532. /*
  533. * 1. Is this a BAR frame. If not Discard it.
  534. * 2. If it is, get the peer id, tid, ssn
  535. * 2a Do a tid update
  536. */
  537. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  538. bar = (struct ieee80211_frame_bar *)(rx_tlv_hdr + soc->rx_pkt_tlv_size);
  539. type = bar->i_fc[0] & IEEE80211_FC0_TYPE_MASK;
  540. subtype = bar->i_fc[0] & IEEE80211_FC0_SUBTYPE_MASK;
  541. if (!(type == IEEE80211_FC0_TYPE_CTL &&
  542. subtype == QDF_IEEE80211_FC0_SUBTYPE_BAR)) {
  543. dp_err_rl("Not a BAR frame!");
  544. return;
  545. }
  546. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, rx_tlv_hdr);
  547. qdf_assert_always(tid < DP_MAX_TIDS);
  548. start_seq_num = le16toh(bar->i_seq) >> IEEE80211_SEQ_SEQ_SHIFT;
  549. dp_info_rl("tid %u window_size %u start_seq_num %u",
  550. tid, peer->rx_tid[tid].ba_win_size, start_seq_num);
  551. status = dp_rx_tid_update_wifi3(peer, tid,
  552. peer->rx_tid[tid].ba_win_size,
  553. start_seq_num,
  554. true);
  555. if (status != QDF_STATUS_SUCCESS) {
  556. dp_err_rl("failed to handle bar frame update rx tid");
  557. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  558. } else {
  559. DP_STATS_INC(soc, rx.err.ssn_update_count, 1);
  560. }
  561. }
  562. #endif
  563. /**
  564. * _dp_rx_bar_frame_handle(): Core of the BAR frame handling
  565. * @soc: Datapath SoC handle
  566. * @nbuf: packet being processed
  567. * @mpdu_desc_info: mpdu desc info for the current packet
  568. * @tid: tid on which the packet arrived
  569. * @err_status: Flag to indicate if REO encountered an error while routing this
  570. * frame
  571. * @error_code: REO error code
  572. *
  573. * Return: None
  574. */
  575. static void
  576. _dp_rx_bar_frame_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  577. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  578. uint32_t tid, uint8_t err_status, uint32_t error_code)
  579. {
  580. uint16_t peer_id;
  581. struct dp_peer *peer;
  582. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  583. mpdu_desc_info->peer_meta_data);
  584. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  585. if (!peer)
  586. return;
  587. dp_info_rl("BAR frame: "
  588. " peer_id = %d"
  589. " tid = %u"
  590. " SSN = %d"
  591. " error status = %d",
  592. peer->peer_id,
  593. tid,
  594. mpdu_desc_info->mpdu_seq,
  595. err_status);
  596. if (err_status == HAL_REO_ERROR_DETECTED) {
  597. switch (error_code) {
  598. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  599. case HAL_REO_ERR_BAR_FRAME_OOR:
  600. dp_rx_err_handle_bar(soc, peer, nbuf);
  601. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  602. break;
  603. default:
  604. DP_STATS_INC(soc, rx.bar_frame, 1);
  605. }
  606. }
  607. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  608. }
  609. /**
  610. * dp_rx_bar_frame_handle() - Function to handle err BAR frames
  611. * @soc: core DP main context
  612. * @ring_desc: Hal ring desc
  613. * @rx_desc: dp rx desc
  614. * @mpdu_desc_info: mpdu desc info
  615. * @err_status: error status
  616. * @err_code: error code
  617. *
  618. * Handle the error BAR frames received. Ensure the SOC level
  619. * stats are updated based on the REO error code. The BAR frames
  620. * are further processed by updating the Rx tids with the start
  621. * sequence number (SSN) and BA window size. Desc is returned
  622. * to the free desc list
  623. *
  624. * Return: none
  625. */
  626. static void
  627. dp_rx_bar_frame_handle(struct dp_soc *soc,
  628. hal_ring_desc_t ring_desc,
  629. struct dp_rx_desc *rx_desc,
  630. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  631. uint8_t err_status,
  632. uint32_t err_code)
  633. {
  634. qdf_nbuf_t nbuf;
  635. struct dp_pdev *pdev;
  636. struct rx_desc_pool *rx_desc_pool;
  637. uint8_t *rx_tlv_hdr;
  638. uint32_t tid;
  639. nbuf = rx_desc->nbuf;
  640. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  641. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  642. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  643. rx_desc->unmapped = 1;
  644. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  645. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  646. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  647. rx_tlv_hdr);
  648. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  649. if (!pdev) {
  650. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  651. soc, rx_desc->pool_id);
  652. return;
  653. }
  654. _dp_rx_bar_frame_handle(soc, nbuf, mpdu_desc_info, tid, err_status,
  655. err_code);
  656. dp_rx_err_send_pktlog(soc, pdev, mpdu_desc_info, nbuf,
  657. QDF_TX_RX_STATUS_DROP, true);
  658. dp_rx_link_desc_return(soc, ring_desc,
  659. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  660. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  661. rx_desc->pool_id);
  662. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  663. &pdev->free_list_tail,
  664. rx_desc);
  665. }
  666. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  667. void dp_2k_jump_handle(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  668. uint16_t peer_id, uint8_t tid)
  669. {
  670. struct dp_peer *peer = NULL;
  671. struct dp_rx_tid *rx_tid = NULL;
  672. uint32_t frame_mask = FRAME_MASK_IPV4_ARP;
  673. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  674. if (!peer) {
  675. dp_rx_err_info_rl("%pK: peer not found", soc);
  676. goto free_nbuf;
  677. }
  678. if (tid >= DP_MAX_TIDS) {
  679. dp_info_rl("invalid tid");
  680. goto nbuf_deliver;
  681. }
  682. rx_tid = &peer->rx_tid[tid];
  683. qdf_spin_lock_bh(&rx_tid->tid_lock);
  684. /* only if BA session is active, allow send Delba */
  685. if (rx_tid->ba_status != DP_RX_BA_ACTIVE) {
  686. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  687. goto nbuf_deliver;
  688. }
  689. if (!rx_tid->delba_tx_status) {
  690. rx_tid->delba_tx_retry++;
  691. rx_tid->delba_tx_status = 1;
  692. rx_tid->delba_rcode =
  693. IEEE80211_REASON_QOS_SETUP_REQUIRED;
  694. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  695. if (soc->cdp_soc.ol_ops->send_delba) {
  696. DP_STATS_INC(soc, rx.err.rx_2k_jump_delba_sent,
  697. 1);
  698. soc->cdp_soc.ol_ops->send_delba(
  699. peer->vdev->pdev->soc->ctrl_psoc,
  700. peer->vdev->vdev_id,
  701. peer->mac_addr.raw,
  702. tid,
  703. rx_tid->delba_rcode,
  704. CDP_DELBA_2K_JUMP);
  705. }
  706. } else {
  707. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  708. }
  709. nbuf_deliver:
  710. if (dp_rx_deliver_special_frame(soc, peer->txrx_peer, nbuf, frame_mask,
  711. rx_tlv_hdr)) {
  712. DP_STATS_INC(soc, rx.err.rx_2k_jump_to_stack, 1);
  713. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  714. return;
  715. }
  716. free_nbuf:
  717. if (peer)
  718. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  719. DP_STATS_INC(soc, rx.err.rx_2k_jump_drop, 1);
  720. dp_rx_nbuf_free(nbuf);
  721. }
  722. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  723. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_KIWI)
  724. bool
  725. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  726. uint8_t pool_id,
  727. uint8_t *rx_tlv_hdr,
  728. qdf_nbuf_t nbuf)
  729. {
  730. struct dp_peer *peer = NULL;
  731. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(soc->hal_soc, rx_tlv_hdr);
  732. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  733. struct ieee80211_frame *wh = (struct ieee80211_frame *)rx_pkt_hdr;
  734. if (!pdev) {
  735. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  736. soc, pool_id);
  737. return false;
  738. }
  739. /*
  740. * WAR- In certain types of packets if peer_id is not correct then
  741. * driver may not be able find. Try finding peer by addr_2 of
  742. * received MPDU
  743. */
  744. if (wh)
  745. peer = dp_peer_find_hash_find(soc, wh->i_addr2, 0,
  746. DP_VDEV_ALL, DP_MOD_ID_RX_ERR);
  747. if (peer) {
  748. dp_verbose_debug("MPDU sw_peer_id & ast_idx is corrupted");
  749. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  750. QDF_TRACE_LEVEL_DEBUG);
  751. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer_id,
  752. 1, qdf_nbuf_len(nbuf));
  753. dp_rx_nbuf_free(nbuf);
  754. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  755. return true;
  756. }
  757. return false;
  758. }
  759. #else
  760. bool
  761. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  762. uint8_t pool_id,
  763. uint8_t *rx_tlv_hdr,
  764. qdf_nbuf_t nbuf)
  765. {
  766. return false;
  767. }
  768. #endif
  769. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  770. {
  771. if (qdf_unlikely(pkt_len > RX_DATA_BUFFER_SIZE)) {
  772. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_pkt_len,
  773. 1, pkt_len);
  774. return true;
  775. } else {
  776. return false;
  777. }
  778. }
  779. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  780. void
  781. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  782. struct dp_vdev *vdev,
  783. struct dp_txrx_peer *txrx_peer,
  784. qdf_nbuf_t nbuf,
  785. qdf_nbuf_t tail,
  786. bool is_eapol)
  787. {
  788. if (is_eapol && soc->eapol_over_control_port)
  789. dp_rx_eapol_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  790. else
  791. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  792. }
  793. #else
  794. void
  795. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  796. struct dp_vdev *vdev,
  797. struct dp_txrx_peer *txrx_peer,
  798. qdf_nbuf_t nbuf,
  799. qdf_nbuf_t tail,
  800. bool is_eapol)
  801. {
  802. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  803. }
  804. #endif
  805. #ifdef WLAN_FEATURE_11BE_MLO
  806. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  807. {
  808. return ((qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  809. QDF_MAC_ADDR_SIZE) == 0) ||
  810. (qdf_mem_cmp(eh->ether_dhost, &vdev->mld_mac_addr.raw[0],
  811. QDF_MAC_ADDR_SIZE) == 0));
  812. }
  813. #else
  814. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  815. {
  816. return (qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  817. QDF_MAC_ADDR_SIZE) == 0);
  818. }
  819. #endif
  820. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  821. bool
  822. dp_rx_err_drop_3addr_mcast(struct dp_vdev *vdev, uint8_t *rx_tlv_hdr)
  823. {
  824. struct dp_soc *soc = vdev->pdev->soc;
  825. if (!vdev->drop_3addr_mcast)
  826. return false;
  827. if (vdev->opmode != wlan_op_mode_sta)
  828. return false;
  829. if (hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  830. return true;
  831. return false;
  832. }
  833. /**
  834. * dp_rx_err_is_pn_check_needed() - Check if the packet number check is needed
  835. * for this frame received in REO error ring.
  836. * @soc: Datapath SOC handle
  837. * @error: REO error detected or not
  838. * @error_code: Error code in case of REO error
  839. *
  840. * Return: true if pn check if needed in software,
  841. * false, if pn check if not needed.
  842. */
  843. static inline bool
  844. dp_rx_err_is_pn_check_needed(struct dp_soc *soc, uint8_t error,
  845. uint32_t error_code)
  846. {
  847. return (soc->features.pn_in_reo_dest &&
  848. (error == HAL_REO_ERROR_DETECTED &&
  849. (hal_rx_reo_is_2k_jump(error_code) ||
  850. hal_rx_reo_is_oor_error(error_code) ||
  851. hal_rx_reo_is_bar_oor_2k_jump(error_code))));
  852. }
  853. #ifdef DP_WAR_INVALID_FIRST_MSDU_FLAG
  854. static inline void
  855. dp_rx_err_populate_mpdu_desc_info(struct dp_soc *soc, qdf_nbuf_t nbuf,
  856. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  857. bool first_msdu_in_mpdu_processed)
  858. {
  859. if (first_msdu_in_mpdu_processed) {
  860. /*
  861. * This is the 2nd indication of first_msdu in the same mpdu.
  862. * Skip re-parsing the mdpu_desc_info and use the cached one,
  863. * since this msdu is most probably from the current mpdu
  864. * which is being processed
  865. */
  866. } else {
  867. hal_rx_tlv_populate_mpdu_desc_info(soc->hal_soc,
  868. qdf_nbuf_data(nbuf),
  869. mpdu_desc_info);
  870. }
  871. }
  872. #else
  873. static inline void
  874. dp_rx_err_populate_mpdu_desc_info(struct dp_soc *soc, qdf_nbuf_t nbuf,
  875. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  876. bool first_msdu_in_mpdu_processed)
  877. {
  878. hal_rx_tlv_populate_mpdu_desc_info(soc->hal_soc, qdf_nbuf_data(nbuf),
  879. mpdu_desc_info);
  880. }
  881. #endif
  882. /**
  883. * dp_rx_reo_err_entry_process() - Handles for REO error entry processing
  884. *
  885. * @soc: core txrx main context
  886. * @ring_desc: opaque pointer to the REO error ring descriptor
  887. * @mpdu_desc_info: pointer to mpdu level description info
  888. * @link_desc_va: pointer to msdu_link_desc virtual address
  889. * @err_code: reo error code fetched from ring entry
  890. *
  891. * Function to handle msdus fetched from msdu link desc, currently
  892. * support REO error NULL queue, 2K jump, OOR.
  893. *
  894. * Return: msdu count processed
  895. */
  896. static uint32_t
  897. dp_rx_reo_err_entry_process(struct dp_soc *soc,
  898. void *ring_desc,
  899. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  900. void *link_desc_va,
  901. enum hal_reo_error_code err_code)
  902. {
  903. uint32_t rx_bufs_used = 0;
  904. struct dp_pdev *pdev;
  905. int i;
  906. uint8_t *rx_tlv_hdr_first;
  907. uint8_t *rx_tlv_hdr_last;
  908. uint32_t tid = DP_MAX_TIDS;
  909. uint16_t peer_id;
  910. struct dp_rx_desc *rx_desc;
  911. struct rx_desc_pool *rx_desc_pool;
  912. qdf_nbuf_t nbuf;
  913. struct hal_buf_info buf_info;
  914. struct hal_rx_msdu_list msdu_list;
  915. uint16_t num_msdus;
  916. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  917. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  918. /* First field in REO Dst ring Desc is buffer_addr_info */
  919. void *buf_addr_info = ring_desc;
  920. qdf_nbuf_t head_nbuf = NULL;
  921. qdf_nbuf_t tail_nbuf = NULL;
  922. uint16_t msdu_processed = 0;
  923. QDF_STATUS status;
  924. bool ret, is_pn_check_needed;
  925. uint8_t rx_desc_pool_id;
  926. struct dp_txrx_peer *txrx_peer = NULL;
  927. dp_txrx_ref_handle txrx_ref_handle = NULL;
  928. hal_ring_handle_t hal_ring_hdl = soc->reo_exception_ring.hal_srng;
  929. bool first_msdu_in_mpdu_processed = false;
  930. bool msdu_dropped = false;
  931. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  932. mpdu_desc_info->peer_meta_data);
  933. is_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  934. HAL_REO_ERROR_DETECTED,
  935. err_code);
  936. more_msdu_link_desc:
  937. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  938. &num_msdus);
  939. for (i = 0; i < num_msdus; i++) {
  940. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  941. soc,
  942. msdu_list.sw_cookie[i]);
  943. qdf_assert_always(rx_desc);
  944. nbuf = rx_desc->nbuf;
  945. /*
  946. * this is a unlikely scenario where the host is reaping
  947. * a descriptor which it already reaped just a while ago
  948. * but is yet to replenish it back to HW.
  949. * In this case host will dump the last 128 descriptors
  950. * including the software descriptor rx_desc and assert.
  951. */
  952. if (qdf_unlikely(!rx_desc->in_use) ||
  953. qdf_unlikely(!nbuf)) {
  954. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  955. dp_info_rl("Reaping rx_desc not in use!");
  956. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  957. ring_desc, rx_desc);
  958. /* ignore duplicate RX desc and continue to process */
  959. /* Pop out the descriptor */
  960. msdu_dropped = true;
  961. continue;
  962. }
  963. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  964. msdu_list.paddr[i]);
  965. if (!ret) {
  966. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  967. rx_desc->in_err_state = 1;
  968. msdu_dropped = true;
  969. continue;
  970. }
  971. rx_desc_pool_id = rx_desc->pool_id;
  972. /* all buffers from a MSDU link belong to same pdev */
  973. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc_pool_id);
  974. rx_desc_pool = &soc->rx_desc_buf[rx_desc_pool_id];
  975. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  976. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  977. rx_desc->unmapped = 1;
  978. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  979. QDF_NBUF_CB_RX_PKT_LEN(nbuf) = msdu_list.msdu_info[i].msdu_len;
  980. rx_bufs_used++;
  981. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  982. &pdev->free_list_tail, rx_desc);
  983. DP_RX_LIST_APPEND(head_nbuf, tail_nbuf, nbuf);
  984. if (qdf_unlikely(msdu_list.msdu_info[i].msdu_flags &
  985. HAL_MSDU_F_MSDU_CONTINUATION))
  986. continue;
  987. if (dp_rx_buffer_pool_refill(soc, head_nbuf,
  988. rx_desc_pool_id)) {
  989. /* MSDU queued back to the pool */
  990. msdu_dropped = true;
  991. goto process_next_msdu;
  992. }
  993. if (is_pn_check_needed) {
  994. if (msdu_list.msdu_info[i].msdu_flags &
  995. HAL_MSDU_F_FIRST_MSDU_IN_MPDU) {
  996. dp_rx_err_populate_mpdu_desc_info(soc, nbuf,
  997. mpdu_desc_info,
  998. first_msdu_in_mpdu_processed);
  999. first_msdu_in_mpdu_processed = true;
  1000. } else {
  1001. if (!first_msdu_in_mpdu_processed) {
  1002. /*
  1003. * If no msdu in this mpdu was dropped
  1004. * due to failed sanity checks, then
  1005. * its not expected to hit this
  1006. * condition. Hence we assert here.
  1007. */
  1008. if (!msdu_dropped)
  1009. qdf_assert_always(0);
  1010. /*
  1011. * We do not have valid mpdu_desc_info
  1012. * to process this nbuf, hence drop it.
  1013. */
  1014. dp_rx_nbuf_free(nbuf);
  1015. /* TODO - Increment stats */
  1016. goto process_next_msdu;
  1017. }
  1018. /*
  1019. * DO NOTHING -
  1020. * Continue using the same mpdu_desc_info
  1021. * details populated from the first msdu in
  1022. * the mpdu.
  1023. */
  1024. }
  1025. status = dp_rx_err_nbuf_pn_check(soc, ring_desc, nbuf);
  1026. if (QDF_IS_STATUS_ERROR(status)) {
  1027. DP_STATS_INC(soc, rx.err.pn_in_dest_check_fail,
  1028. 1);
  1029. dp_rx_nbuf_free(nbuf);
  1030. goto process_next_msdu;
  1031. }
  1032. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1033. mpdu_desc_info->peer_meta_data);
  1034. if (mpdu_desc_info->bar_frame)
  1035. _dp_rx_bar_frame_handle(soc, nbuf,
  1036. mpdu_desc_info, tid,
  1037. HAL_REO_ERROR_DETECTED,
  1038. err_code);
  1039. }
  1040. rx_tlv_hdr_first = qdf_nbuf_data(head_nbuf);
  1041. rx_tlv_hdr_last = qdf_nbuf_data(tail_nbuf);
  1042. if (qdf_unlikely(head_nbuf != tail_nbuf)) {
  1043. nbuf = dp_rx_sg_create(soc, head_nbuf);
  1044. qdf_nbuf_set_is_frag(nbuf, 1);
  1045. DP_STATS_INC(soc, rx.err.reo_err_oor_sg_count, 1);
  1046. }
  1047. switch (err_code) {
  1048. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  1049. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  1050. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  1051. /*
  1052. * only first msdu, mpdu start description tlv valid?
  1053. * and use it for following msdu.
  1054. */
  1055. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1056. rx_tlv_hdr_last))
  1057. tid = hal_rx_mpdu_start_tid_get(
  1058. soc->hal_soc,
  1059. rx_tlv_hdr_first);
  1060. dp_2k_jump_handle(soc, nbuf, rx_tlv_hdr_last,
  1061. peer_id, tid);
  1062. break;
  1063. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  1064. case HAL_REO_ERR_BAR_FRAME_OOR:
  1065. dp_rx_oor_handle(soc, nbuf, peer_id, rx_tlv_hdr_last);
  1066. break;
  1067. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1068. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(
  1069. soc, peer_id,
  1070. &txrx_ref_handle,
  1071. DP_MOD_ID_RX_ERR);
  1072. if (!txrx_peer)
  1073. dp_info_rl("txrx_peer is null peer_id %u",
  1074. peer_id);
  1075. soc->arch_ops.dp_rx_null_q_desc_handle(soc, nbuf,
  1076. rx_tlv_hdr_last,
  1077. rx_desc_pool_id,
  1078. txrx_peer,
  1079. TRUE);
  1080. if (txrx_peer)
  1081. dp_txrx_peer_unref_delete(txrx_ref_handle,
  1082. DP_MOD_ID_RX_ERR);
  1083. break;
  1084. default:
  1085. dp_err_rl("Non-support error code %d", err_code);
  1086. dp_rx_nbuf_free(nbuf);
  1087. }
  1088. process_next_msdu:
  1089. msdu_processed++;
  1090. head_nbuf = NULL;
  1091. tail_nbuf = NULL;
  1092. }
  1093. /*
  1094. * If the msdu's are spread across multiple link-descriptors,
  1095. * we cannot depend solely on the msdu_count(e.g., if msdu is
  1096. * spread across multiple buffers).Hence, it is
  1097. * necessary to check the next link_descriptor and release
  1098. * all the msdu's that are part of it.
  1099. */
  1100. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  1101. link_desc_va,
  1102. &next_link_desc_addr_info);
  1103. if (hal_rx_is_buf_addr_info_valid(
  1104. &next_link_desc_addr_info)) {
  1105. /* Clear the next link desc info for the current link_desc */
  1106. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  1107. dp_rx_link_desc_return_by_addr(
  1108. soc,
  1109. buf_addr_info,
  1110. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1111. hal_rx_buffer_addr_info_get_paddr(
  1112. &next_link_desc_addr_info,
  1113. &buf_info);
  1114. /* buffer_addr_info is the first element of ring_desc */
  1115. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  1116. (uint32_t *)&next_link_desc_addr_info,
  1117. &buf_info);
  1118. link_desc_va =
  1119. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  1120. cur_link_desc_addr_info = next_link_desc_addr_info;
  1121. buf_addr_info = &cur_link_desc_addr_info;
  1122. goto more_msdu_link_desc;
  1123. }
  1124. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  1125. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1126. if (qdf_unlikely(msdu_processed != mpdu_desc_info->msdu_count))
  1127. DP_STATS_INC(soc, rx.err.msdu_count_mismatch, 1);
  1128. return rx_bufs_used;
  1129. }
  1130. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1131. void
  1132. dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1133. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *txrx_peer,
  1134. uint8_t err_code, uint8_t mac_id)
  1135. {
  1136. uint32_t pkt_len, l2_hdr_offset;
  1137. uint16_t msdu_len;
  1138. struct dp_vdev *vdev;
  1139. qdf_ether_header_t *eh;
  1140. bool is_broadcast;
  1141. /*
  1142. * Check if DMA completed -- msdu_done is the last bit
  1143. * to be written
  1144. */
  1145. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1146. dp_err_rl("MSDU DONE failure");
  1147. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1148. QDF_TRACE_LEVEL_INFO);
  1149. qdf_assert(0);
  1150. }
  1151. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc,
  1152. rx_tlv_hdr);
  1153. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1154. pkt_len = msdu_len + l2_hdr_offset + soc->rx_pkt_tlv_size;
  1155. if (dp_rx_check_pkt_len(soc, pkt_len)) {
  1156. /* Drop & free packet */
  1157. dp_rx_nbuf_free(nbuf);
  1158. return;
  1159. }
  1160. /* Set length in nbuf */
  1161. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1162. qdf_nbuf_set_next(nbuf, NULL);
  1163. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1164. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1165. if (!txrx_peer) {
  1166. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP, "txrx_peer is NULL");
  1167. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1168. qdf_nbuf_len(nbuf));
  1169. /* Trigger invalid peer handler wrapper */
  1170. dp_rx_process_invalid_peer_wrapper(soc, nbuf, true, mac_id);
  1171. return;
  1172. }
  1173. vdev = txrx_peer->vdev;
  1174. if (!vdev) {
  1175. dp_rx_err_info_rl("%pK: INVALID vdev %pK OR osif_rx", soc,
  1176. vdev);
  1177. /* Drop & free packet */
  1178. dp_rx_nbuf_free(nbuf);
  1179. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1180. return;
  1181. }
  1182. /*
  1183. * Advance the packet start pointer by total size of
  1184. * pre-header TLV's
  1185. */
  1186. dp_rx_skip_tlvs(soc, nbuf, l2_hdr_offset);
  1187. if (err_code == HAL_RXDMA_ERR_WIFI_PARSE) {
  1188. uint8_t *pkt_type;
  1189. pkt_type = qdf_nbuf_data(nbuf) + (2 * QDF_MAC_ADDR_SIZE);
  1190. if (*(uint16_t *)pkt_type == htons(QDF_ETH_TYPE_8021Q)) {
  1191. if (*(uint16_t *)(pkt_type + DP_SKIP_VLAN) ==
  1192. htons(QDF_LLC_STP)) {
  1193. DP_STATS_INC(vdev->pdev, vlan_tag_stp_cnt, 1);
  1194. goto process_mesh;
  1195. } else {
  1196. goto process_rx;
  1197. }
  1198. }
  1199. }
  1200. if (vdev->rx_decap_type == htt_cmn_pkt_type_raw)
  1201. goto process_mesh;
  1202. /*
  1203. * WAPI cert AP sends rekey frames as unencrypted.
  1204. * Thus RXDMA will report unencrypted frame error.
  1205. * To pass WAPI cert case, SW needs to pass unencrypted
  1206. * rekey frame to stack.
  1207. */
  1208. if (qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1209. goto process_rx;
  1210. }
  1211. /*
  1212. * In dynamic WEP case rekey frames are not encrypted
  1213. * similar to WAPI. Allow EAPOL when 8021+wep is enabled and
  1214. * key install is already done
  1215. */
  1216. if ((vdev->sec_type == cdp_sec_type_wep104) &&
  1217. (qdf_nbuf_is_ipv4_eapol_pkt(nbuf)))
  1218. goto process_rx;
  1219. process_mesh:
  1220. if (!vdev->mesh_vdev && err_code == HAL_RXDMA_ERR_UNENCRYPTED) {
  1221. dp_rx_nbuf_free(nbuf);
  1222. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1223. return;
  1224. }
  1225. if (vdev->mesh_vdev) {
  1226. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  1227. == QDF_STATUS_SUCCESS) {
  1228. dp_rx_err_info("%pK: mesh pkt filtered", soc);
  1229. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  1230. dp_rx_nbuf_free(nbuf);
  1231. return;
  1232. }
  1233. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, txrx_peer);
  1234. }
  1235. process_rx:
  1236. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1237. rx_tlv_hdr) &&
  1238. (vdev->rx_decap_type ==
  1239. htt_cmn_pkt_type_ethernet))) {
  1240. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1241. is_broadcast = (QDF_IS_ADDR_BROADCAST
  1242. (eh->ether_dhost)) ? 1 : 0 ;
  1243. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.multicast, 1,
  1244. qdf_nbuf_len(nbuf));
  1245. if (is_broadcast) {
  1246. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.bcast, 1,
  1247. qdf_nbuf_len(nbuf));
  1248. }
  1249. }
  1250. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1251. dp_rx_deliver_raw(vdev, nbuf, txrx_peer);
  1252. } else {
  1253. /* Update the protocol tag in SKB based on CCE metadata */
  1254. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1255. EXCEPTION_DEST_RING_ID, true, true);
  1256. /* Update the flow tag in SKB based on FSE metadata */
  1257. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr, true);
  1258. DP_PEER_STATS_FLAT_INC(txrx_peer, to_stack.num, 1);
  1259. qdf_nbuf_set_exc_frame(nbuf, 1);
  1260. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  1261. qdf_nbuf_is_ipv4_eapol_pkt(nbuf));
  1262. }
  1263. return;
  1264. }
  1265. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1266. uint8_t *rx_tlv_hdr,
  1267. struct dp_txrx_peer *txrx_peer)
  1268. {
  1269. struct dp_vdev *vdev = NULL;
  1270. struct dp_pdev *pdev = NULL;
  1271. struct ol_if_ops *tops = NULL;
  1272. uint16_t rx_seq, fragno;
  1273. uint8_t is_raw;
  1274. unsigned int tid;
  1275. QDF_STATUS status;
  1276. struct cdp_rx_mic_err_info mic_failure_info;
  1277. if (!hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1278. rx_tlv_hdr))
  1279. return;
  1280. if (!txrx_peer) {
  1281. dp_info_rl("txrx_peer not found");
  1282. goto fail;
  1283. }
  1284. vdev = txrx_peer->vdev;
  1285. if (!vdev) {
  1286. dp_info_rl("VDEV not found");
  1287. goto fail;
  1288. }
  1289. pdev = vdev->pdev;
  1290. if (!pdev) {
  1291. dp_info_rl("PDEV not found");
  1292. goto fail;
  1293. }
  1294. is_raw = HAL_IS_DECAP_FORMAT_RAW(soc->hal_soc, qdf_nbuf_data(nbuf));
  1295. if (is_raw) {
  1296. fragno = dp_rx_frag_get_mpdu_frag_number(soc,
  1297. qdf_nbuf_data(nbuf));
  1298. /* Can get only last fragment */
  1299. if (fragno) {
  1300. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  1301. qdf_nbuf_data(nbuf));
  1302. rx_seq = hal_rx_get_rx_sequence(soc->hal_soc,
  1303. qdf_nbuf_data(nbuf));
  1304. status = dp_rx_defrag_add_last_frag(soc, txrx_peer,
  1305. tid, rx_seq, nbuf);
  1306. dp_info_rl("Frag pkt seq# %d frag# %d consumed "
  1307. "status %d !", rx_seq, fragno, status);
  1308. return;
  1309. }
  1310. }
  1311. if (hal_rx_mpdu_get_addr1(soc->hal_soc, qdf_nbuf_data(nbuf),
  1312. &mic_failure_info.da_mac_addr.bytes[0])) {
  1313. dp_err_rl("Failed to get da_mac_addr");
  1314. goto fail;
  1315. }
  1316. if (hal_rx_mpdu_get_addr2(soc->hal_soc, qdf_nbuf_data(nbuf),
  1317. &mic_failure_info.ta_mac_addr.bytes[0])) {
  1318. dp_err_rl("Failed to get ta_mac_addr");
  1319. goto fail;
  1320. }
  1321. mic_failure_info.key_id = 0;
  1322. mic_failure_info.multicast =
  1323. IEEE80211_IS_MULTICAST(mic_failure_info.da_mac_addr.bytes);
  1324. qdf_mem_zero(mic_failure_info.tsc, MIC_SEQ_CTR_SIZE);
  1325. mic_failure_info.frame_type = cdp_rx_frame_type_802_11;
  1326. mic_failure_info.data = NULL;
  1327. mic_failure_info.vdev_id = vdev->vdev_id;
  1328. tops = pdev->soc->cdp_soc.ol_ops;
  1329. if (tops->rx_mic_error)
  1330. tops->rx_mic_error(soc->ctrl_psoc, pdev->pdev_id,
  1331. &mic_failure_info);
  1332. fail:
  1333. dp_rx_nbuf_free(nbuf);
  1334. return;
  1335. }
  1336. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  1337. defined(WLAN_MCAST_MLO) && !defined(CONFIG_MLO_SINGLE_DEV)
  1338. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1339. struct dp_vdev *vdev,
  1340. struct dp_txrx_peer *peer,
  1341. qdf_nbuf_t nbuf)
  1342. {
  1343. if (soc->arch_ops.dp_rx_mcast_handler) {
  1344. if (soc->arch_ops.dp_rx_mcast_handler(soc, vdev, peer, nbuf))
  1345. return true;
  1346. }
  1347. return false;
  1348. }
  1349. #else
  1350. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1351. struct dp_vdev *vdev,
  1352. struct dp_txrx_peer *peer,
  1353. qdf_nbuf_t nbuf)
  1354. {
  1355. return false;
  1356. }
  1357. #endif
  1358. /**
  1359. * dp_rx_err_route_hdl() - Function to send EAPOL frames to stack
  1360. * Free any other packet which comes in
  1361. * this path.
  1362. *
  1363. * @soc: core DP main context
  1364. * @nbuf: buffer pointer
  1365. * @txrx_peer: txrx peer handle
  1366. * @rx_tlv_hdr: start of rx tlv header
  1367. * @err_src: rxdma/reo
  1368. *
  1369. * This function indicates EAPOL frame received in wbm error ring to stack.
  1370. * Any other frame should be dropped.
  1371. *
  1372. * Return: SUCCESS if delivered to stack
  1373. */
  1374. static void
  1375. dp_rx_err_route_hdl(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1376. struct dp_txrx_peer *txrx_peer, uint8_t *rx_tlv_hdr,
  1377. enum hal_rx_wbm_error_source err_src)
  1378. {
  1379. uint32_t pkt_len;
  1380. uint16_t msdu_len;
  1381. struct dp_vdev *vdev;
  1382. struct hal_rx_msdu_metadata msdu_metadata;
  1383. bool is_eapol;
  1384. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1385. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1386. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1387. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1388. if (dp_rx_check_pkt_len(soc, pkt_len))
  1389. goto drop_nbuf;
  1390. /* Set length in nbuf */
  1391. qdf_nbuf_set_pktlen(
  1392. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1393. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1394. }
  1395. /*
  1396. * Check if DMA completed -- msdu_done is the last bit
  1397. * to be written
  1398. */
  1399. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1400. dp_err_rl("MSDU DONE failure");
  1401. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1402. QDF_TRACE_LEVEL_INFO);
  1403. qdf_assert(0);
  1404. }
  1405. if (!txrx_peer)
  1406. goto drop_nbuf;
  1407. vdev = txrx_peer->vdev;
  1408. if (!vdev) {
  1409. dp_err_rl("Null vdev!");
  1410. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1411. goto drop_nbuf;
  1412. }
  1413. /*
  1414. * Advance the packet start pointer by total size of
  1415. * pre-header TLV's
  1416. */
  1417. if (qdf_nbuf_is_frag(nbuf))
  1418. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1419. else
  1420. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1421. soc->rx_pkt_tlv_size));
  1422. if (dp_rx_igmp_handler(soc, vdev, txrx_peer, nbuf))
  1423. return;
  1424. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1425. /*
  1426. * Indicate EAPOL frame to stack only when vap mac address
  1427. * matches the destination address.
  1428. */
  1429. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  1430. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1431. qdf_ether_header_t *eh =
  1432. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1433. if (dp_rx_err_match_dhost(eh, vdev)) {
  1434. DP_STATS_INC_PKT(vdev, rx_i.routed_eapol_pkt, 1,
  1435. qdf_nbuf_len(nbuf));
  1436. /*
  1437. * Update the protocol tag in SKB based on
  1438. * CCE metadata.
  1439. */
  1440. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1441. EXCEPTION_DEST_RING_ID,
  1442. true, true);
  1443. /* Update the flow tag in SKB based on FSE metadata */
  1444. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1445. true);
  1446. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1,
  1447. qdf_nbuf_len(nbuf),
  1448. vdev->pdev->enhanced_stats_en);
  1449. qdf_nbuf_set_exc_frame(nbuf, 1);
  1450. qdf_nbuf_set_next(nbuf, NULL);
  1451. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf,
  1452. NULL, is_eapol);
  1453. return;
  1454. }
  1455. }
  1456. drop_nbuf:
  1457. DP_STATS_INCC(soc, rx.reo2rel_route_drop, 1,
  1458. err_src == HAL_RX_WBM_ERR_SRC_REO);
  1459. DP_STATS_INCC(soc, rx.rxdma2rel_route_drop, 1,
  1460. err_src == HAL_RX_WBM_ERR_SRC_RXDMA);
  1461. dp_rx_nbuf_free(nbuf);
  1462. }
  1463. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1464. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  1465. /**
  1466. * dp_rx_link_cookie_check() - Validate link desc cookie
  1467. * @ring_desc: ring descriptor
  1468. *
  1469. * Return: qdf status
  1470. */
  1471. static inline QDF_STATUS
  1472. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1473. {
  1474. if (qdf_unlikely(HAL_RX_REO_BUF_LINK_COOKIE_INVALID_GET(ring_desc)))
  1475. return QDF_STATUS_E_FAILURE;
  1476. return QDF_STATUS_SUCCESS;
  1477. }
  1478. /**
  1479. * dp_rx_link_cookie_invalidate() - Invalidate link desc cookie
  1480. * @ring_desc: ring descriptor
  1481. *
  1482. * Return: None
  1483. */
  1484. static inline void
  1485. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1486. {
  1487. HAL_RX_REO_BUF_LINK_COOKIE_INVALID_SET(ring_desc);
  1488. }
  1489. #else
  1490. static inline QDF_STATUS
  1491. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1492. {
  1493. return QDF_STATUS_SUCCESS;
  1494. }
  1495. static inline void
  1496. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1497. {
  1498. }
  1499. #endif
  1500. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1501. /**
  1502. * dp_rx_err_ring_record_entry() - Record rx err ring history
  1503. * @soc: Datapath soc structure
  1504. * @paddr: paddr of the buffer in RX err ring
  1505. * @sw_cookie: SW cookie of the buffer in RX err ring
  1506. * @rbm: Return buffer manager of the buffer in RX err ring
  1507. *
  1508. * Return: None
  1509. */
  1510. static inline void
  1511. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1512. uint32_t sw_cookie, uint8_t rbm)
  1513. {
  1514. struct dp_buf_info_record *record;
  1515. uint32_t idx;
  1516. if (qdf_unlikely(!soc->rx_err_ring_history))
  1517. return;
  1518. idx = dp_history_get_next_index(&soc->rx_err_ring_history->index,
  1519. DP_RX_ERR_HIST_MAX);
  1520. /* No NULL check needed for record since its an array */
  1521. record = &soc->rx_err_ring_history->entry[idx];
  1522. record->timestamp = qdf_get_log_timestamp();
  1523. record->hbi.paddr = paddr;
  1524. record->hbi.sw_cookie = sw_cookie;
  1525. record->hbi.rbm = rbm;
  1526. }
  1527. #else
  1528. static inline void
  1529. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1530. uint32_t sw_cookie, uint8_t rbm)
  1531. {
  1532. }
  1533. #endif
  1534. #ifdef HANDLE_RX_REROUTE_ERR
  1535. static int dp_rx_err_handle_msdu_buf(struct dp_soc *soc,
  1536. hal_ring_desc_t ring_desc)
  1537. {
  1538. int lmac_id = DP_INVALID_LMAC_ID;
  1539. struct dp_rx_desc *rx_desc;
  1540. struct hal_buf_info hbi;
  1541. struct dp_pdev *pdev;
  1542. struct rx_desc_pool *rx_desc_pool;
  1543. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1544. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, hbi.sw_cookie);
  1545. /* sanity */
  1546. if (!rx_desc) {
  1547. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_invalid_cookie, 1);
  1548. goto assert_return;
  1549. }
  1550. if (!rx_desc->nbuf)
  1551. goto assert_return;
  1552. dp_rx_err_ring_record_entry(soc, hbi.paddr,
  1553. hbi.sw_cookie,
  1554. hal_rx_ret_buf_manager_get(soc->hal_soc,
  1555. ring_desc));
  1556. if (hbi.paddr != qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0)) {
  1557. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1558. rx_desc->in_err_state = 1;
  1559. goto assert_return;
  1560. }
  1561. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1562. /* After this point the rx_desc and nbuf are valid */
  1563. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1564. qdf_assert_always(!rx_desc->unmapped);
  1565. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  1566. rx_desc->unmapped = 1;
  1567. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1568. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  1569. rx_desc->pool_id);
  1570. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  1571. lmac_id = rx_desc->pool_id;
  1572. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1573. &pdev->free_list_tail,
  1574. rx_desc);
  1575. return lmac_id;
  1576. assert_return:
  1577. qdf_assert(0);
  1578. return lmac_id;
  1579. }
  1580. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1581. {
  1582. int ret;
  1583. uint64_t cur_time_stamp;
  1584. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_rcved, 1);
  1585. /* Recover if overall error count exceeds threshold */
  1586. if (soc->stats.rx.err.reo_err_msdu_buf_rcved >
  1587. DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD) {
  1588. dp_err("pkt threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1589. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1590. soc->rx_route_err_start_pkt_ts);
  1591. qdf_trigger_self_recovery(NULL, QDF_RX_REG_PKT_ROUTE_ERR);
  1592. }
  1593. cur_time_stamp = qdf_get_log_timestamp_usecs();
  1594. if (!soc->rx_route_err_start_pkt_ts)
  1595. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1596. /* Recover if threshold number of packets received in threshold time */
  1597. if ((cur_time_stamp - soc->rx_route_err_start_pkt_ts) >
  1598. DP_RX_ERR_ROUTE_TIMEOUT_US) {
  1599. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1600. if (soc->rx_route_err_in_window >
  1601. DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT) {
  1602. qdf_trigger_self_recovery(NULL,
  1603. QDF_RX_REG_PKT_ROUTE_ERR);
  1604. dp_err("rate threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1605. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1606. soc->rx_route_err_start_pkt_ts);
  1607. } else {
  1608. soc->rx_route_err_in_window = 1;
  1609. }
  1610. } else {
  1611. soc->rx_route_err_in_window++;
  1612. }
  1613. ret = dp_rx_err_handle_msdu_buf(soc, ring_desc);
  1614. return ret;
  1615. }
  1616. #else /* HANDLE_RX_REROUTE_ERR */
  1617. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1618. {
  1619. qdf_assert_always(0);
  1620. return DP_INVALID_LMAC_ID;
  1621. }
  1622. #endif /* HANDLE_RX_REROUTE_ERR */
  1623. #ifdef WLAN_MLO_MULTI_CHIP
  1624. /**
  1625. * dp_idle_link_bm_id_check() - war for HW issue
  1626. *
  1627. * @soc: DP SOC handle
  1628. * @rbm: idle link RBM value
  1629. * @ring_desc: reo error link descriptor
  1630. *
  1631. * This is a war for HW issue where link descriptor
  1632. * of partner soc received due to packets wrongly
  1633. * interpreted as fragments
  1634. *
  1635. * Return: true in case link desc is consumed
  1636. * false in other cases
  1637. */
  1638. static bool dp_idle_link_bm_id_check(struct dp_soc *soc, uint8_t rbm,
  1639. void *ring_desc)
  1640. {
  1641. struct dp_soc *replenish_soc = NULL;
  1642. /* return ok incase of link desc of same soc */
  1643. if (rbm == soc->idle_link_bm_id)
  1644. return false;
  1645. if (soc->arch_ops.dp_soc_get_by_idle_bm_id)
  1646. replenish_soc =
  1647. soc->arch_ops.dp_soc_get_by_idle_bm_id(soc, rbm);
  1648. qdf_assert_always(replenish_soc);
  1649. /*
  1650. * For WIN usecase we should only get fragment packets in
  1651. * this ring as for MLO case fragmentation is not supported
  1652. * we should not see links from other soc.
  1653. *
  1654. * Drop all packets from partner soc and replenish the descriptors
  1655. */
  1656. dp_handle_wbm_internal_error(replenish_soc, ring_desc,
  1657. HAL_WBM_RELEASE_RING_2_DESC_TYPE);
  1658. return true;
  1659. }
  1660. #else
  1661. static bool dp_idle_link_bm_id_check(struct dp_soc *soc, uint8_t rbm,
  1662. void *ring_desc)
  1663. {
  1664. return false;
  1665. }
  1666. #endif
  1667. uint32_t
  1668. dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1669. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  1670. {
  1671. hal_ring_desc_t ring_desc;
  1672. hal_soc_handle_t hal_soc;
  1673. uint32_t count = 0;
  1674. uint32_t rx_bufs_used = 0;
  1675. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  1676. uint8_t mac_id = 0;
  1677. uint8_t buf_type;
  1678. uint8_t err_status;
  1679. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  1680. struct hal_buf_info hbi;
  1681. struct dp_pdev *dp_pdev;
  1682. struct dp_srng *dp_rxdma_srng;
  1683. struct rx_desc_pool *rx_desc_pool;
  1684. void *link_desc_va;
  1685. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  1686. uint16_t num_msdus;
  1687. struct dp_rx_desc *rx_desc = NULL;
  1688. QDF_STATUS status;
  1689. bool ret;
  1690. uint32_t error_code = 0;
  1691. bool sw_pn_check_needed;
  1692. int max_reap_limit = dp_rx_get_loop_pkt_limit(soc);
  1693. int i, rx_bufs_reaped_total;
  1694. /* Debug -- Remove later */
  1695. qdf_assert(soc && hal_ring_hdl);
  1696. hal_soc = soc->hal_soc;
  1697. /* Debug -- Remove later */
  1698. qdf_assert(hal_soc);
  1699. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  1700. /* TODO */
  1701. /*
  1702. * Need API to convert from hal_ring pointer to
  1703. * Ring Type / Ring Id combo
  1704. */
  1705. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  1706. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK", soc,
  1707. hal_ring_hdl);
  1708. goto done;
  1709. }
  1710. while (qdf_likely(quota-- && (ring_desc =
  1711. hal_srng_dst_peek(hal_soc,
  1712. hal_ring_hdl)))) {
  1713. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  1714. err_status = hal_rx_err_status_get(hal_soc, ring_desc);
  1715. buf_type = hal_rx_reo_buf_type_get(hal_soc, ring_desc);
  1716. if (err_status == HAL_REO_ERROR_DETECTED)
  1717. error_code = hal_rx_get_reo_error_code(hal_soc,
  1718. ring_desc);
  1719. qdf_mem_set(&mpdu_desc_info, sizeof(mpdu_desc_info), 0);
  1720. sw_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  1721. err_status,
  1722. error_code);
  1723. if (!sw_pn_check_needed) {
  1724. /*
  1725. * MPDU desc info will be present in the REO desc
  1726. * only in the below scenarios
  1727. * 1) pn_in_dest_disabled: always
  1728. * 2) pn_in_dest enabled: All cases except 2k-jup
  1729. * and OOR errors
  1730. */
  1731. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc,
  1732. &mpdu_desc_info);
  1733. }
  1734. if (HAL_RX_REO_DESC_MSDU_COUNT_GET(ring_desc) == 0)
  1735. goto next_entry;
  1736. /*
  1737. * For REO error ring, only MSDU LINK DESC is expected.
  1738. * Handle HAL_RX_REO_MSDU_BUF_ADDR_TYPE exception case.
  1739. */
  1740. if (qdf_unlikely(buf_type != HAL_RX_REO_MSDU_LINK_DESC_TYPE)) {
  1741. int lmac_id;
  1742. lmac_id = dp_rx_err_exception(soc, ring_desc);
  1743. if (lmac_id >= 0)
  1744. rx_bufs_reaped[lmac_id] += 1;
  1745. goto next_entry;
  1746. }
  1747. hal_rx_buf_cookie_rbm_get(hal_soc, (uint32_t *)ring_desc,
  1748. &hbi);
  1749. /*
  1750. * check for the magic number in the sw cookie
  1751. */
  1752. qdf_assert_always((hbi.sw_cookie >> LINK_DESC_ID_SHIFT) &
  1753. soc->link_desc_id_start);
  1754. if (dp_idle_link_bm_id_check(soc, hbi.rbm, ring_desc)) {
  1755. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  1756. goto next_entry;
  1757. }
  1758. status = dp_rx_link_cookie_check(ring_desc);
  1759. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  1760. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  1761. break;
  1762. }
  1763. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1764. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  1765. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  1766. &num_msdus);
  1767. if (!num_msdus ||
  1768. !dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[0])) {
  1769. dp_rx_err_info_rl("Invalid MSDU info num_msdus %u cookie: 0x%x",
  1770. num_msdus, msdu_list.sw_cookie[0]);
  1771. dp_rx_link_desc_return(soc, ring_desc,
  1772. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1773. goto next_entry;
  1774. }
  1775. dp_rx_err_ring_record_entry(soc, msdu_list.paddr[0],
  1776. msdu_list.sw_cookie[0],
  1777. msdu_list.rbm[0]);
  1778. // TODO - BE- Check if the RBM is to be checked for all chips
  1779. if (qdf_unlikely((msdu_list.rbm[0] !=
  1780. dp_rx_get_rx_bm_id(soc)) &&
  1781. (msdu_list.rbm[0] !=
  1782. soc->idle_link_bm_id) &&
  1783. (msdu_list.rbm[0] !=
  1784. dp_rx_get_defrag_bm_id(soc)))) {
  1785. /* TODO */
  1786. /* Call appropriate handler */
  1787. if (!wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1788. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  1789. dp_rx_err_err("%pK: Invalid RBM %d",
  1790. soc, msdu_list.rbm[0]);
  1791. }
  1792. /* Return link descriptor through WBM ring (SW2WBM)*/
  1793. dp_rx_link_desc_return(soc, ring_desc,
  1794. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  1795. goto next_entry;
  1796. }
  1797. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  1798. soc,
  1799. msdu_list.sw_cookie[0]);
  1800. qdf_assert_always(rx_desc);
  1801. mac_id = rx_desc->pool_id;
  1802. if (sw_pn_check_needed) {
  1803. goto process_reo_error_code;
  1804. }
  1805. if (mpdu_desc_info.bar_frame) {
  1806. qdf_assert_always(mpdu_desc_info.msdu_count == 1);
  1807. dp_rx_bar_frame_handle(soc, ring_desc, rx_desc,
  1808. &mpdu_desc_info, err_status,
  1809. error_code);
  1810. rx_bufs_reaped[mac_id] += 1;
  1811. goto next_entry;
  1812. }
  1813. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  1814. /*
  1815. * We only handle one msdu per link desc for fragmented
  1816. * case. We drop the msdus and release the link desc
  1817. * back if there are more than one msdu in link desc.
  1818. */
  1819. if (qdf_unlikely(num_msdus > 1)) {
  1820. count = dp_rx_msdus_drop(soc, ring_desc,
  1821. &mpdu_desc_info,
  1822. &mac_id, quota);
  1823. rx_bufs_reaped[mac_id] += count;
  1824. goto next_entry;
  1825. }
  1826. /*
  1827. * this is a unlikely scenario where the host is reaping
  1828. * a descriptor which it already reaped just a while ago
  1829. * but is yet to replenish it back to HW.
  1830. * In this case host will dump the last 128 descriptors
  1831. * including the software descriptor rx_desc and assert.
  1832. */
  1833. if (qdf_unlikely(!rx_desc->in_use)) {
  1834. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  1835. dp_info_rl("Reaping rx_desc not in use!");
  1836. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1837. ring_desc, rx_desc);
  1838. /* ignore duplicate RX desc and continue */
  1839. /* Pop out the descriptor */
  1840. goto next_entry;
  1841. }
  1842. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  1843. msdu_list.paddr[0]);
  1844. if (!ret) {
  1845. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1846. rx_desc->in_err_state = 1;
  1847. goto next_entry;
  1848. }
  1849. count = dp_rx_frag_handle(soc,
  1850. ring_desc, &mpdu_desc_info,
  1851. rx_desc, &mac_id, quota);
  1852. rx_bufs_reaped[mac_id] += count;
  1853. DP_STATS_INC(soc, rx.rx_frags, 1);
  1854. goto next_entry;
  1855. }
  1856. process_reo_error_code:
  1857. /*
  1858. * Expect REO errors to be handled after this point
  1859. */
  1860. qdf_assert_always(err_status == HAL_REO_ERROR_DETECTED);
  1861. dp_info_rl("Got pkt with REO ERROR: %d", error_code);
  1862. switch (error_code) {
  1863. case HAL_REO_ERR_PN_CHECK_FAILED:
  1864. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  1865. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  1866. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1867. if (dp_pdev)
  1868. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  1869. count = dp_rx_pn_error_handle(soc,
  1870. ring_desc,
  1871. &mpdu_desc_info, &mac_id,
  1872. quota);
  1873. rx_bufs_reaped[mac_id] += count;
  1874. break;
  1875. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  1876. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  1877. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  1878. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  1879. case HAL_REO_ERR_BAR_FRAME_OOR:
  1880. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1881. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  1882. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1883. if (dp_pdev)
  1884. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  1885. count = dp_rx_reo_err_entry_process(
  1886. soc,
  1887. ring_desc,
  1888. &mpdu_desc_info,
  1889. link_desc_va,
  1890. error_code);
  1891. rx_bufs_reaped[mac_id] += count;
  1892. break;
  1893. case HAL_REO_ERR_QUEUE_DESC_INVALID:
  1894. case HAL_REO_ERR_AMPDU_IN_NON_BA:
  1895. case HAL_REO_ERR_NON_BA_DUPLICATE:
  1896. case HAL_REO_ERR_BA_DUPLICATE:
  1897. case HAL_REO_ERR_BAR_FRAME_NO_BA_SESSION:
  1898. case HAL_REO_ERR_BAR_FRAME_SN_EQUALS_SSN:
  1899. case HAL_REO_ERR_QUEUE_DESC_BLOCKED_SET:
  1900. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  1901. count = dp_rx_msdus_drop(soc, ring_desc,
  1902. &mpdu_desc_info,
  1903. &mac_id, quota);
  1904. rx_bufs_reaped[mac_id] += count;
  1905. break;
  1906. default:
  1907. /* Assert if unexpected error type */
  1908. qdf_assert_always(0);
  1909. }
  1910. next_entry:
  1911. dp_rx_link_cookie_invalidate(ring_desc);
  1912. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  1913. rx_bufs_reaped_total = 0;
  1914. for (i = 0; i < MAX_PDEV_CNT; i++)
  1915. rx_bufs_reaped_total += rx_bufs_reaped[i];
  1916. if (dp_rx_reap_loop_pkt_limit_hit(soc, rx_bufs_reaped_total,
  1917. max_reap_limit))
  1918. break;
  1919. }
  1920. done:
  1921. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1922. if (soc->rx.flags.defrag_timeout_check) {
  1923. uint32_t now_ms =
  1924. qdf_system_ticks_to_msecs(qdf_system_ticks());
  1925. if (now_ms >= soc->rx.defrag.next_flush_ms)
  1926. dp_rx_defrag_waitlist_flush(soc);
  1927. }
  1928. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  1929. if (rx_bufs_reaped[mac_id]) {
  1930. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1931. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  1932. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  1933. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  1934. rx_desc_pool,
  1935. rx_bufs_reaped[mac_id],
  1936. &dp_pdev->free_list_head,
  1937. &dp_pdev->free_list_tail,
  1938. false);
  1939. rx_bufs_used += rx_bufs_reaped[mac_id];
  1940. }
  1941. }
  1942. return rx_bufs_used; /* Assume no scale factor for now */
  1943. }
  1944. #ifdef DROP_RXDMA_DECRYPT_ERR
  1945. /**
  1946. * dp_handle_rxdma_decrypt_err() - Check if decrypt err frames can be handled
  1947. *
  1948. * Return: true if rxdma decrypt err frames are handled and false otherwise
  1949. */
  1950. static inline bool dp_handle_rxdma_decrypt_err(void)
  1951. {
  1952. return false;
  1953. }
  1954. #else
  1955. static inline bool dp_handle_rxdma_decrypt_err(void)
  1956. {
  1957. return true;
  1958. }
  1959. #endif
  1960. void dp_rx_wbm_sg_list_last_msdu_war(struct dp_soc *soc)
  1961. {
  1962. if (soc->wbm_sg_last_msdu_war) {
  1963. uint32_t len;
  1964. qdf_nbuf_t temp = soc->wbm_sg_param.wbm_sg_nbuf_tail;
  1965. len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc,
  1966. qdf_nbuf_data(temp));
  1967. temp = soc->wbm_sg_param.wbm_sg_nbuf_head;
  1968. while (temp) {
  1969. QDF_NBUF_CB_RX_PKT_LEN(temp) = len;
  1970. temp = temp->next;
  1971. }
  1972. }
  1973. }
  1974. #ifdef RX_DESC_DEBUG_CHECK
  1975. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  1976. hal_ring_handle_t hal_ring_hdl,
  1977. hal_ring_desc_t ring_desc,
  1978. struct dp_rx_desc *rx_desc)
  1979. {
  1980. struct hal_buf_info hbi;
  1981. hal_rx_wbm_rel_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1982. /* Sanity check for possible buffer paddr corruption */
  1983. if (dp_rx_desc_paddr_sanity_check(rx_desc, (&hbi)->paddr))
  1984. return QDF_STATUS_SUCCESS;
  1985. hal_srng_dump_ring_desc(soc->hal_soc, hal_ring_hdl, ring_desc);
  1986. return QDF_STATUS_E_FAILURE;
  1987. }
  1988. #else
  1989. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  1990. hal_ring_handle_t hal_ring_hdl,
  1991. hal_ring_desc_t ring_desc,
  1992. struct dp_rx_desc *rx_desc)
  1993. {
  1994. return QDF_STATUS_SUCCESS;
  1995. }
  1996. #endif
  1997. bool
  1998. dp_rx_is_sg_formation_required(struct hal_wbm_err_desc_info *info)
  1999. {
  2000. /*
  2001. * Currently Null Queue and Unencrypted error handlers has support for
  2002. * SG. Other error handler do not deal with SG buffer.
  2003. */
  2004. if (((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) &&
  2005. (info->reo_err_code == HAL_REO_ERR_QUEUE_DESC_ADDR_0)) ||
  2006. ((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) &&
  2007. (info->rxdma_err_code == HAL_RXDMA_ERR_UNENCRYPTED)))
  2008. return true;
  2009. return false;
  2010. }
  2011. #ifdef QCA_DP_NBUF_FAST_RECYCLE_CHECK
  2012. void dp_rx_err_tlv_invalidate(struct dp_soc *soc,
  2013. qdf_nbuf_t nbuf)
  2014. {
  2015. /*
  2016. * In case of fast recycle TX driver can avoid invalidate
  2017. * of buffer in case of SFE forward. We need to invalidate
  2018. * the TLV headers after writing to this location
  2019. */
  2020. qdf_nbuf_dma_inv_range_no_dsb((void *)nbuf->data,
  2021. (void *)(nbuf->data +
  2022. soc->rx_pkt_tlv_size +
  2023. L3_HEADER_PAD));
  2024. }
  2025. #else
  2026. void dp_rx_err_tlv_invalidate(struct dp_soc *soc,
  2027. qdf_nbuf_t nbuf)
  2028. {
  2029. }
  2030. #endif
  2031. uint32_t
  2032. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2033. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  2034. {
  2035. hal_soc_handle_t hal_soc;
  2036. uint32_t rx_bufs_used = 0;
  2037. struct dp_pdev *dp_pdev;
  2038. uint8_t *rx_tlv_hdr;
  2039. bool is_tkip_mic_err;
  2040. qdf_nbuf_t nbuf_head = NULL;
  2041. qdf_nbuf_t nbuf, next;
  2042. struct hal_wbm_err_desc_info wbm_err_info = { 0 };
  2043. uint8_t pool_id;
  2044. uint8_t tid = 0;
  2045. /* Debug -- Remove later */
  2046. qdf_assert(soc && hal_ring_hdl);
  2047. hal_soc = soc->hal_soc;
  2048. /* Debug -- Remove later */
  2049. qdf_assert(hal_soc);
  2050. nbuf_head = soc->arch_ops.dp_rx_wbm_err_reap_desc(int_ctx, soc,
  2051. hal_ring_hdl,
  2052. quota,
  2053. &rx_bufs_used);
  2054. nbuf = nbuf_head;
  2055. while (nbuf) {
  2056. struct dp_txrx_peer *txrx_peer;
  2057. struct dp_peer *peer;
  2058. uint16_t peer_id;
  2059. uint8_t err_code;
  2060. uint8_t *tlv_hdr;
  2061. uint32_t peer_meta_data;
  2062. dp_txrx_ref_handle txrx_ref_handle = NULL;
  2063. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  2064. /*
  2065. * retrieve the wbm desc info from nbuf TLV, so we can
  2066. * handle error cases appropriately
  2067. */
  2068. hal_rx_priv_info_get_from_tlv(soc->hal_soc, rx_tlv_hdr,
  2069. (uint8_t *)&wbm_err_info,
  2070. sizeof(wbm_err_info));
  2071. peer_meta_data = hal_rx_tlv_peer_meta_data_get(soc->hal_soc,
  2072. rx_tlv_hdr);
  2073. peer_id = dp_rx_peer_metadata_peer_id_get(soc, peer_meta_data);
  2074. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  2075. &txrx_ref_handle,
  2076. DP_MOD_ID_RX_ERR);
  2077. if (!txrx_peer)
  2078. dp_info_rl("peer is null peer_id %u err_src %u, "
  2079. "REO: push_rsn %u err_code %u, "
  2080. "RXDMA: push_rsn %u err_code %u",
  2081. peer_id, wbm_err_info.wbm_err_src,
  2082. wbm_err_info.reo_psh_rsn,
  2083. wbm_err_info.reo_err_code,
  2084. wbm_err_info.rxdma_psh_rsn,
  2085. wbm_err_info.rxdma_err_code);
  2086. /* Set queue_mapping in nbuf to 0 */
  2087. dp_set_rx_queue(nbuf, 0);
  2088. next = nbuf->next;
  2089. /*
  2090. * Form the SG for msdu continued buffers
  2091. * QCN9000 has this support
  2092. */
  2093. if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  2094. nbuf = dp_rx_sg_create(soc, nbuf);
  2095. next = nbuf->next;
  2096. /*
  2097. * SG error handling is not done correctly,
  2098. * drop SG frames for now.
  2099. */
  2100. dp_rx_nbuf_free(nbuf);
  2101. dp_info_rl("scattered msdu dropped");
  2102. nbuf = next;
  2103. if (txrx_peer)
  2104. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2105. DP_MOD_ID_RX_ERR);
  2106. continue;
  2107. }
  2108. if (wbm_err_info.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  2109. if (wbm_err_info.reo_psh_rsn
  2110. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  2111. DP_STATS_INC(soc,
  2112. rx.err.reo_error
  2113. [wbm_err_info.reo_err_code], 1);
  2114. /* increment @pdev level */
  2115. pool_id = wbm_err_info.pool_id;
  2116. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2117. if (dp_pdev)
  2118. DP_STATS_INC(dp_pdev, err.reo_error,
  2119. 1);
  2120. switch (wbm_err_info.reo_err_code) {
  2121. /*
  2122. * Handling for packets which have NULL REO
  2123. * queue descriptor
  2124. */
  2125. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2126. pool_id = wbm_err_info.pool_id;
  2127. soc->arch_ops.dp_rx_null_q_desc_handle(
  2128. soc, nbuf,
  2129. rx_tlv_hdr,
  2130. pool_id,
  2131. txrx_peer,
  2132. FALSE);
  2133. break;
  2134. /* TODO */
  2135. /* Add per error code accounting */
  2136. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2137. if (txrx_peer)
  2138. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2139. rx.err.jump_2k_err,
  2140. 1);
  2141. pool_id = wbm_err_info.pool_id;
  2142. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2143. rx_tlv_hdr)) {
  2144. tid =
  2145. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2146. }
  2147. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2148. hal_rx_msdu_start_msdu_len_get(
  2149. soc->hal_soc, rx_tlv_hdr);
  2150. nbuf->next = NULL;
  2151. dp_2k_jump_handle(soc, nbuf,
  2152. rx_tlv_hdr,
  2153. peer_id, tid);
  2154. break;
  2155. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2156. if (txrx_peer)
  2157. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2158. rx.err.oor_err,
  2159. 1);
  2160. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2161. rx_tlv_hdr)) {
  2162. tid =
  2163. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2164. }
  2165. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2166. hal_rx_msdu_start_msdu_len_get(
  2167. soc->hal_soc, rx_tlv_hdr);
  2168. nbuf->next = NULL;
  2169. dp_rx_oor_handle(soc, nbuf,
  2170. peer_id,
  2171. rx_tlv_hdr);
  2172. break;
  2173. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2174. case HAL_REO_ERR_BAR_FRAME_OOR:
  2175. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  2176. if (peer) {
  2177. dp_rx_err_handle_bar(soc, peer,
  2178. nbuf);
  2179. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2180. }
  2181. dp_rx_nbuf_free(nbuf);
  2182. break;
  2183. case HAL_REO_ERR_PN_CHECK_FAILED:
  2184. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2185. if (txrx_peer)
  2186. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2187. rx.err.pn_err,
  2188. 1);
  2189. dp_rx_nbuf_free(nbuf);
  2190. break;
  2191. default:
  2192. dp_info_rl("Got pkt with REO ERROR: %d",
  2193. wbm_err_info.reo_err_code);
  2194. dp_rx_nbuf_free(nbuf);
  2195. }
  2196. } else if (wbm_err_info.reo_psh_rsn
  2197. == HAL_RX_WBM_REO_PSH_RSN_ROUTE) {
  2198. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2199. rx_tlv_hdr,
  2200. HAL_RX_WBM_ERR_SRC_REO);
  2201. } else {
  2202. /* should not enter here */
  2203. dp_rx_err_alert("invalid reo push reason %u",
  2204. wbm_err_info.reo_psh_rsn);
  2205. dp_rx_nbuf_free(nbuf);
  2206. qdf_assert_always(0);
  2207. }
  2208. } else if (wbm_err_info.wbm_err_src ==
  2209. HAL_RX_WBM_ERR_SRC_RXDMA) {
  2210. if (wbm_err_info.rxdma_psh_rsn
  2211. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2212. DP_STATS_INC(soc,
  2213. rx.err.rxdma_error
  2214. [wbm_err_info.rxdma_err_code], 1);
  2215. /* increment @pdev level */
  2216. pool_id = wbm_err_info.pool_id;
  2217. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2218. if (dp_pdev)
  2219. DP_STATS_INC(dp_pdev,
  2220. err.rxdma_error, 1);
  2221. switch (wbm_err_info.rxdma_err_code) {
  2222. case HAL_RXDMA_ERR_UNENCRYPTED:
  2223. case HAL_RXDMA_ERR_WIFI_PARSE:
  2224. if (txrx_peer)
  2225. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2226. rx.err.rxdma_wifi_parse_err,
  2227. 1);
  2228. pool_id = wbm_err_info.pool_id;
  2229. dp_rx_process_rxdma_err(soc, nbuf,
  2230. rx_tlv_hdr,
  2231. txrx_peer,
  2232. wbm_err_info.
  2233. rxdma_err_code,
  2234. pool_id);
  2235. break;
  2236. case HAL_RXDMA_ERR_TKIP_MIC:
  2237. dp_rx_process_mic_error(soc, nbuf,
  2238. rx_tlv_hdr,
  2239. txrx_peer);
  2240. if (txrx_peer)
  2241. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2242. rx.err.mic_err,
  2243. 1);
  2244. break;
  2245. case HAL_RXDMA_ERR_DECRYPT:
  2246. /* All the TKIP-MIC failures are treated as Decrypt Errors
  2247. * for QCN9224 Targets
  2248. */
  2249. is_tkip_mic_err = hal_rx_msdu_end_is_tkip_mic_err(hal_soc, rx_tlv_hdr);
  2250. if (is_tkip_mic_err && txrx_peer) {
  2251. dp_rx_process_mic_error(soc, nbuf,
  2252. rx_tlv_hdr,
  2253. txrx_peer);
  2254. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2255. rx.err.mic_err,
  2256. 1);
  2257. break;
  2258. }
  2259. if (txrx_peer) {
  2260. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2261. rx.err.decrypt_err,
  2262. 1);
  2263. dp_rx_nbuf_free(nbuf);
  2264. break;
  2265. }
  2266. if (!dp_handle_rxdma_decrypt_err()) {
  2267. dp_rx_nbuf_free(nbuf);
  2268. break;
  2269. }
  2270. pool_id = wbm_err_info.pool_id;
  2271. err_code = wbm_err_info.rxdma_err_code;
  2272. tlv_hdr = rx_tlv_hdr;
  2273. dp_rx_process_rxdma_err(soc, nbuf,
  2274. tlv_hdr, NULL,
  2275. err_code,
  2276. pool_id);
  2277. break;
  2278. case HAL_RXDMA_MULTICAST_ECHO:
  2279. if (txrx_peer)
  2280. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  2281. rx.mec_drop, 1,
  2282. qdf_nbuf_len(nbuf));
  2283. dp_rx_nbuf_free(nbuf);
  2284. break;
  2285. case HAL_RXDMA_UNAUTHORIZED_WDS:
  2286. pool_id = wbm_err_info.pool_id;
  2287. err_code = wbm_err_info.rxdma_err_code;
  2288. tlv_hdr = rx_tlv_hdr;
  2289. dp_rx_process_rxdma_err(soc, nbuf,
  2290. tlv_hdr,
  2291. txrx_peer,
  2292. err_code,
  2293. pool_id);
  2294. break;
  2295. default:
  2296. dp_rx_nbuf_free(nbuf);
  2297. dp_err_rl("RXDMA error %d",
  2298. wbm_err_info.rxdma_err_code);
  2299. }
  2300. } else if (wbm_err_info.rxdma_psh_rsn
  2301. == HAL_RX_WBM_RXDMA_PSH_RSN_ROUTE) {
  2302. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2303. rx_tlv_hdr,
  2304. HAL_RX_WBM_ERR_SRC_RXDMA);
  2305. } else if (wbm_err_info.rxdma_psh_rsn
  2306. == HAL_RX_WBM_RXDMA_PSH_RSN_FLUSH) {
  2307. dp_rx_err_err("rxdma push reason %u",
  2308. wbm_err_info.rxdma_psh_rsn);
  2309. DP_STATS_INC(soc, rx.err.rx_flush_count, 1);
  2310. dp_rx_nbuf_free(nbuf);
  2311. } else {
  2312. /* should not enter here */
  2313. dp_rx_err_alert("invalid rxdma push reason %u",
  2314. wbm_err_info.rxdma_psh_rsn);
  2315. dp_rx_nbuf_free(nbuf);
  2316. qdf_assert_always(0);
  2317. }
  2318. } else {
  2319. /* Should not come here */
  2320. qdf_assert(0);
  2321. }
  2322. if (txrx_peer)
  2323. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2324. DP_MOD_ID_RX_ERR);
  2325. nbuf = next;
  2326. }
  2327. return rx_bufs_used; /* Assume no scale factor for now */
  2328. }
  2329. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2330. /**
  2331. * dup_desc_dbg() - dump and assert if duplicate rx desc found
  2332. *
  2333. * @soc: core DP main context
  2334. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2335. * @rx_desc: void pointer to rx descriptor
  2336. *
  2337. * Return: void
  2338. */
  2339. static void dup_desc_dbg(struct dp_soc *soc,
  2340. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2341. void *rx_desc)
  2342. {
  2343. DP_STATS_INC(soc, rx.err.hal_rxdma_err_dup, 1);
  2344. dp_rx_dump_info_and_assert(
  2345. soc,
  2346. soc->rx_rel_ring.hal_srng,
  2347. hal_rxdma_desc_to_hal_ring_desc(rxdma_dst_ring_desc),
  2348. rx_desc);
  2349. }
  2350. /**
  2351. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  2352. *
  2353. * @soc: core DP main context
  2354. * @mac_id: mac id which is one of 3 mac_ids
  2355. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2356. * @head: head of descs list to be freed
  2357. * @tail: tail of decs list to be freed
  2358. *
  2359. * Return: number of msdu in MPDU to be popped
  2360. */
  2361. static inline uint32_t
  2362. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2363. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2364. union dp_rx_desc_list_elem_t **head,
  2365. union dp_rx_desc_list_elem_t **tail)
  2366. {
  2367. void *rx_msdu_link_desc;
  2368. qdf_nbuf_t msdu;
  2369. qdf_nbuf_t last;
  2370. struct hal_rx_msdu_list msdu_list;
  2371. uint16_t num_msdus;
  2372. struct hal_buf_info buf_info;
  2373. uint32_t rx_bufs_used = 0;
  2374. uint32_t msdu_cnt;
  2375. uint32_t i;
  2376. uint8_t push_reason;
  2377. uint8_t rxdma_error_code = 0;
  2378. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  2379. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2380. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2381. hal_rxdma_desc_t ring_desc;
  2382. struct rx_desc_pool *rx_desc_pool;
  2383. if (!pdev) {
  2384. dp_rx_err_debug("%pK: pdev is null for mac_id = %d",
  2385. soc, mac_id);
  2386. return rx_bufs_used;
  2387. }
  2388. msdu = 0;
  2389. last = NULL;
  2390. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2391. &buf_info, &msdu_cnt);
  2392. push_reason =
  2393. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  2394. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2395. rxdma_error_code =
  2396. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  2397. }
  2398. do {
  2399. rx_msdu_link_desc =
  2400. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2401. qdf_assert_always(rx_msdu_link_desc);
  2402. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2403. &msdu_list, &num_msdus);
  2404. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2405. /* if the msdus belongs to NSS offloaded radio &&
  2406. * the rbm is not SW1_BM then return the msdu_link
  2407. * descriptor without freeing the msdus (nbufs). let
  2408. * these buffers be given to NSS completion ring for
  2409. * NSS to free them.
  2410. * else iterate through the msdu link desc list and
  2411. * free each msdu in the list.
  2412. */
  2413. if (msdu_list.rbm[0] !=
  2414. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id) &&
  2415. wlan_cfg_get_dp_pdev_nss_enabled(
  2416. pdev->wlan_cfg_ctx))
  2417. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  2418. else {
  2419. for (i = 0; i < num_msdus; i++) {
  2420. struct dp_rx_desc *rx_desc =
  2421. soc->arch_ops.
  2422. dp_rx_desc_cookie_2_va(
  2423. soc,
  2424. msdu_list.sw_cookie[i]);
  2425. qdf_assert_always(rx_desc);
  2426. msdu = rx_desc->nbuf;
  2427. /*
  2428. * this is a unlikely scenario
  2429. * where the host is reaping
  2430. * a descriptor which
  2431. * it already reaped just a while ago
  2432. * but is yet to replenish
  2433. * it back to HW.
  2434. * In this case host will dump
  2435. * the last 128 descriptors
  2436. * including the software descriptor
  2437. * rx_desc and assert.
  2438. */
  2439. ring_desc = rxdma_dst_ring_desc;
  2440. if (qdf_unlikely(!rx_desc->in_use)) {
  2441. dup_desc_dbg(soc,
  2442. ring_desc,
  2443. rx_desc);
  2444. continue;
  2445. }
  2446. if (rx_desc->unmapped == 0) {
  2447. rx_desc_pool =
  2448. &soc->rx_desc_buf[rx_desc->pool_id];
  2449. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2450. dp_rx_nbuf_unmap_pool(soc,
  2451. rx_desc_pool,
  2452. msdu);
  2453. rx_desc->unmapped = 1;
  2454. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2455. }
  2456. dp_rx_err_debug("%pK: msdu_nbuf=%pK ",
  2457. soc, msdu);
  2458. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2459. rx_desc->pool_id);
  2460. rx_bufs_used++;
  2461. dp_rx_add_to_free_desc_list(head,
  2462. tail, rx_desc);
  2463. }
  2464. }
  2465. } else {
  2466. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  2467. }
  2468. /*
  2469. * Store the current link buffer into to the local structure
  2470. * to be used for release purpose.
  2471. */
  2472. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2473. buf_info.paddr, buf_info.sw_cookie,
  2474. buf_info.rbm);
  2475. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2476. &buf_info);
  2477. dp_rx_link_desc_return_by_addr(soc,
  2478. (hal_buff_addrinfo_t)
  2479. rx_link_buf_info,
  2480. bm_action);
  2481. } while (buf_info.paddr);
  2482. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  2483. if (pdev)
  2484. DP_STATS_INC(pdev, err.rxdma_error, 1);
  2485. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  2486. dp_rx_err_err("%pK: Packet received with Decrypt error", soc);
  2487. }
  2488. return rx_bufs_used;
  2489. }
  2490. uint32_t
  2491. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2492. uint32_t mac_id, uint32_t quota)
  2493. {
  2494. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2495. hal_rxdma_desc_t rxdma_dst_ring_desc;
  2496. hal_soc_handle_t hal_soc;
  2497. void *err_dst_srng;
  2498. union dp_rx_desc_list_elem_t *head = NULL;
  2499. union dp_rx_desc_list_elem_t *tail = NULL;
  2500. struct dp_srng *dp_rxdma_srng;
  2501. struct rx_desc_pool *rx_desc_pool;
  2502. uint32_t work_done = 0;
  2503. uint32_t rx_bufs_used = 0;
  2504. if (!pdev)
  2505. return 0;
  2506. err_dst_srng = soc->rxdma_err_dst_ring[mac_id].hal_srng;
  2507. if (!err_dst_srng) {
  2508. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2509. soc, err_dst_srng);
  2510. return 0;
  2511. }
  2512. hal_soc = soc->hal_soc;
  2513. qdf_assert(hal_soc);
  2514. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, err_dst_srng))) {
  2515. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2516. soc, err_dst_srng);
  2517. return 0;
  2518. }
  2519. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  2520. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  2521. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  2522. rxdma_dst_ring_desc,
  2523. &head, &tail);
  2524. }
  2525. dp_srng_access_end(int_ctx, soc, err_dst_srng);
  2526. if (rx_bufs_used) {
  2527. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2528. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2529. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2530. } else {
  2531. dp_rxdma_srng = &soc->rx_refill_buf_ring[pdev->lmac_id];
  2532. rx_desc_pool = &soc->rx_desc_buf[pdev->lmac_id];
  2533. }
  2534. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2535. rx_desc_pool, rx_bufs_used, &head, &tail, false);
  2536. work_done += rx_bufs_used;
  2537. }
  2538. return work_done;
  2539. }
  2540. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2541. static inline void
  2542. dp_wbm_int_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2543. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2544. union dp_rx_desc_list_elem_t **head,
  2545. union dp_rx_desc_list_elem_t **tail,
  2546. uint32_t *rx_bufs_used)
  2547. {
  2548. void *rx_msdu_link_desc;
  2549. qdf_nbuf_t msdu;
  2550. qdf_nbuf_t last;
  2551. struct hal_rx_msdu_list msdu_list;
  2552. uint16_t num_msdus;
  2553. struct hal_buf_info buf_info;
  2554. uint32_t msdu_cnt, i;
  2555. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2556. struct rx_desc_pool *rx_desc_pool;
  2557. struct dp_rx_desc *rx_desc;
  2558. msdu = 0;
  2559. last = NULL;
  2560. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2561. &buf_info, &msdu_cnt);
  2562. do {
  2563. rx_msdu_link_desc =
  2564. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2565. if (!rx_msdu_link_desc) {
  2566. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_LINK_DESC], 1);
  2567. break;
  2568. }
  2569. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2570. &msdu_list, &num_msdus);
  2571. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2572. for (i = 0; i < num_msdus; i++) {
  2573. if (!dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[i])) {
  2574. dp_rx_err_info_rl("Invalid MSDU info cookie: 0x%x",
  2575. msdu_list.sw_cookie[i]);
  2576. continue;
  2577. }
  2578. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2579. soc,
  2580. msdu_list.sw_cookie[i]);
  2581. qdf_assert_always(rx_desc);
  2582. rx_desc_pool =
  2583. &soc->rx_desc_buf[rx_desc->pool_id];
  2584. msdu = rx_desc->nbuf;
  2585. /*
  2586. * this is a unlikely scenario where the host is reaping
  2587. * a descriptor which it already reaped just a while ago
  2588. * but is yet to replenish it back to HW.
  2589. */
  2590. if (qdf_unlikely(!rx_desc->in_use) ||
  2591. qdf_unlikely(!msdu)) {
  2592. dp_rx_err_info_rl("Reaping rx_desc not in use!");
  2593. continue;
  2594. }
  2595. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2596. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, msdu);
  2597. rx_desc->unmapped = 1;
  2598. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2599. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2600. rx_desc->pool_id);
  2601. rx_bufs_used[rx_desc->pool_id]++;
  2602. dp_rx_add_to_free_desc_list(head,
  2603. tail, rx_desc);
  2604. }
  2605. }
  2606. /*
  2607. * Store the current link buffer into to the local structure
  2608. * to be used for release purpose.
  2609. */
  2610. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2611. buf_info.paddr, buf_info.sw_cookie,
  2612. buf_info.rbm);
  2613. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2614. &buf_info);
  2615. dp_rx_link_desc_return_by_addr(soc, (hal_buff_addrinfo_t)
  2616. rx_link_buf_info,
  2617. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  2618. } while (buf_info.paddr);
  2619. }
  2620. void
  2621. dp_handle_wbm_internal_error(struct dp_soc *soc, void *hal_desc,
  2622. uint32_t buf_type)
  2623. {
  2624. struct hal_buf_info buf_info = {0};
  2625. struct dp_rx_desc *rx_desc = NULL;
  2626. struct rx_desc_pool *rx_desc_pool;
  2627. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = {0};
  2628. union dp_rx_desc_list_elem_t *head = NULL;
  2629. union dp_rx_desc_list_elem_t *tail = NULL;
  2630. uint8_t pool_id;
  2631. uint8_t mac_id;
  2632. hal_rx_reo_buf_paddr_get(soc->hal_soc, hal_desc, &buf_info);
  2633. if (!buf_info.paddr) {
  2634. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_BUFFER], 1);
  2635. return;
  2636. }
  2637. /* buffer_addr_info is the first element of ring_desc */
  2638. hal_rx_buf_cookie_rbm_get(soc->hal_soc, (uint32_t *)hal_desc,
  2639. &buf_info);
  2640. if (buf_type == HAL_WBM_RELEASE_RING_2_BUFFER_TYPE) {
  2641. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_MSDU_BUFF], 1);
  2642. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2643. soc,
  2644. buf_info.sw_cookie);
  2645. if (rx_desc && rx_desc->nbuf) {
  2646. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2647. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2648. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool,
  2649. rx_desc->nbuf);
  2650. rx_desc->unmapped = 1;
  2651. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2652. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  2653. rx_desc->pool_id);
  2654. dp_rx_add_to_free_desc_list(&head,
  2655. &tail,
  2656. rx_desc);
  2657. rx_bufs_reaped[rx_desc->pool_id]++;
  2658. }
  2659. } else if (buf_type == HAL_WBM_RELEASE_RING_2_DESC_TYPE) {
  2660. pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(buf_info.sw_cookie);
  2661. dp_wbm_int_err_mpdu_pop(soc, pool_id, hal_desc,
  2662. &head, &tail, rx_bufs_reaped);
  2663. }
  2664. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2665. struct rx_desc_pool *rx_desc_pool;
  2666. struct dp_srng *dp_rxdma_srng;
  2667. if (!rx_bufs_reaped[mac_id])
  2668. continue;
  2669. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_BUFF_REAPED], 1);
  2670. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2671. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2672. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2673. rx_desc_pool,
  2674. rx_bufs_reaped[mac_id],
  2675. &head, &tail, false);
  2676. }
  2677. }
  2678. #endif /* QCA_HOST_MODE_WIFI_DISABLED */