dp_main.c 230 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. #ifndef REMOVE_PKT_LOG
  59. #include <pktlog_ac_api.h>
  60. #include <pktlog_ac.h>
  61. #endif
  62. #endif
  63. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  64. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  65. uint8_t *peer_mac_addr,
  66. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  67. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  68. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  69. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  70. #define DP_INTR_POLL_TIMER_MS 10
  71. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  72. #define DP_MCS_LENGTH (6*MAX_MCS)
  73. #define DP_NSS_LENGTH (6*SS_COUNT)
  74. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  75. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  76. #define DP_MAX_MCS_STRING_LEN 30
  77. #define DP_CURR_FW_STATS_AVAIL 19
  78. #define DP_HTT_DBG_EXT_STATS_MAX 256
  79. #define DP_MAX_SLEEP_TIME 100
  80. #ifdef IPA_OFFLOAD
  81. /* Exclude IPA rings from the interrupt context */
  82. #define TX_RING_MASK_VAL 0xb
  83. #define RX_RING_MASK_VAL 0x7
  84. #else
  85. #define TX_RING_MASK_VAL 0xF
  86. #define RX_RING_MASK_VAL 0xF
  87. #endif
  88. #define STR_MAXLEN 64
  89. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  90. /* PPDU stats mask sent to FW to enable enhanced stats */
  91. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  92. /* PPDU stats mask sent to FW to support debug sniffer feature */
  93. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  94. /* PPDU stats mask sent to FW to support BPR feature*/
  95. #define DP_PPDU_STATS_CFG_BPR 0x2000
  96. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  97. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  98. DP_PPDU_STATS_CFG_ENH_STATS)
  99. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  100. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  101. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  102. #define RNG_ERR "SRNG setup failed for"
  103. /**
  104. * default_dscp_tid_map - Default DSCP-TID mapping
  105. *
  106. * DSCP TID
  107. * 000000 0
  108. * 001000 1
  109. * 010000 2
  110. * 011000 3
  111. * 100000 4
  112. * 101000 5
  113. * 110000 6
  114. * 111000 7
  115. */
  116. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  117. 0, 0, 0, 0, 0, 0, 0, 0,
  118. 1, 1, 1, 1, 1, 1, 1, 1,
  119. 2, 2, 2, 2, 2, 2, 2, 2,
  120. 3, 3, 3, 3, 3, 3, 3, 3,
  121. 4, 4, 4, 4, 4, 4, 4, 4,
  122. 5, 5, 5, 5, 5, 5, 5, 5,
  123. 6, 6, 6, 6, 6, 6, 6, 6,
  124. 7, 7, 7, 7, 7, 7, 7, 7,
  125. };
  126. /*
  127. * struct dp_rate_debug
  128. *
  129. * @mcs_type: print string for a given mcs
  130. * @valid: valid mcs rate?
  131. */
  132. struct dp_rate_debug {
  133. char mcs_type[DP_MAX_MCS_STRING_LEN];
  134. uint8_t valid;
  135. };
  136. #define MCS_VALID 1
  137. #define MCS_INVALID 0
  138. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  139. {
  140. {"OFDM 48 Mbps", MCS_VALID},
  141. {"OFDM 24 Mbps", MCS_VALID},
  142. {"OFDM 12 Mbps", MCS_VALID},
  143. {"OFDM 6 Mbps ", MCS_VALID},
  144. {"OFDM 54 Mbps", MCS_VALID},
  145. {"OFDM 36 Mbps", MCS_VALID},
  146. {"OFDM 18 Mbps", MCS_VALID},
  147. {"OFDM 9 Mbps ", MCS_VALID},
  148. {"INVALID ", MCS_INVALID},
  149. {"INVALID ", MCS_INVALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_INVALID},
  152. {"INVALID ", MCS_VALID},
  153. },
  154. {
  155. {"CCK 11 Mbps Long ", MCS_VALID},
  156. {"CCK 5.5 Mbps Long ", MCS_VALID},
  157. {"CCK 2 Mbps Long ", MCS_VALID},
  158. {"CCK 1 Mbps Long ", MCS_VALID},
  159. {"CCK 11 Mbps Short ", MCS_VALID},
  160. {"CCK 5.5 Mbps Short", MCS_VALID},
  161. {"CCK 2 Mbps Short ", MCS_VALID},
  162. {"INVALID ", MCS_INVALID},
  163. {"INVALID ", MCS_INVALID},
  164. {"INVALID ", MCS_INVALID},
  165. {"INVALID ", MCS_INVALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_VALID},
  168. },
  169. {
  170. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  171. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  172. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  173. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  174. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  175. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  176. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  177. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  178. {"INVALID ", MCS_INVALID},
  179. {"INVALID ", MCS_INVALID},
  180. {"INVALID ", MCS_INVALID},
  181. {"INVALID ", MCS_INVALID},
  182. {"INVALID ", MCS_VALID},
  183. },
  184. {
  185. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  186. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  187. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  188. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  189. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  190. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  191. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  192. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  193. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  194. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  195. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  196. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  197. {"INVALID ", MCS_VALID},
  198. },
  199. {
  200. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  201. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  202. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  203. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  204. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  205. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  206. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  207. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  208. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  209. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  210. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  211. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  212. {"INVALID ", MCS_VALID},
  213. }
  214. };
  215. /**
  216. * @brief Cpu ring map types
  217. */
  218. enum dp_cpu_ring_map_types {
  219. DP_DEFAULT_MAP,
  220. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  221. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  222. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  223. DP_CPU_RING_MAP_MAX
  224. };
  225. /**
  226. * @brief Cpu to tx ring map
  227. */
  228. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  229. {0x0, 0x1, 0x2, 0x0},
  230. {0x1, 0x2, 0x1, 0x2},
  231. {0x0, 0x2, 0x0, 0x2},
  232. {0x2, 0x2, 0x2, 0x2}
  233. };
  234. /**
  235. * @brief Select the type of statistics
  236. */
  237. enum dp_stats_type {
  238. STATS_FW = 0,
  239. STATS_HOST = 1,
  240. STATS_TYPE_MAX = 2,
  241. };
  242. /**
  243. * @brief General Firmware statistics options
  244. *
  245. */
  246. enum dp_fw_stats {
  247. TXRX_FW_STATS_INVALID = -1,
  248. };
  249. /**
  250. * dp_stats_mapping_table - Firmware and Host statistics
  251. * currently supported
  252. */
  253. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  254. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  261. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  262. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  263. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  264. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  265. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  266. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  267. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  268. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  269. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  270. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  271. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  272. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  273. /* Last ENUM for HTT FW STATS */
  274. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  275. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  276. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  277. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  278. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  279. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  280. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  281. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  282. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  283. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  284. };
  285. /* MCL specific functions */
  286. #ifdef CONFIG_MCL
  287. /**
  288. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  289. * @soc: pointer to dp_soc handle
  290. * @intr_ctx_num: interrupt context number for which mon mask is needed
  291. *
  292. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  293. * This function is returning 0, since in interrupt mode(softirq based RX),
  294. * we donot want to process monitor mode rings in a softirq.
  295. *
  296. * So, in case packet log is enabled for SAP/STA/P2P modes,
  297. * regular interrupt processing will not process monitor mode rings. It would be
  298. * done in a separate timer context.
  299. *
  300. * Return: 0
  301. */
  302. static inline
  303. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  304. {
  305. return 0;
  306. }
  307. /*
  308. * dp_service_mon_rings()- timer to reap monitor rings
  309. * reqd as we are not getting ppdu end interrupts
  310. * @arg: SoC Handle
  311. *
  312. * Return:
  313. *
  314. */
  315. static void dp_service_mon_rings(void *arg)
  316. {
  317. struct dp_soc *soc = (struct dp_soc *)arg;
  318. int ring = 0, work_done, mac_id;
  319. struct dp_pdev *pdev = NULL;
  320. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  321. pdev = soc->pdev_list[ring];
  322. if (!pdev)
  323. continue;
  324. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  325. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  326. pdev->pdev_id);
  327. work_done = dp_mon_process(soc, mac_for_pdev,
  328. QCA_NAPI_BUDGET);
  329. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  330. FL("Reaped %d descs from Monitor rings"),
  331. work_done);
  332. }
  333. }
  334. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  335. }
  336. #ifndef REMOVE_PKT_LOG
  337. /**
  338. * dp_pkt_log_init() - API to initialize packet log
  339. * @ppdev: physical device handle
  340. * @scn: HIF context
  341. *
  342. * Return: none
  343. */
  344. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  345. {
  346. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  347. if (handle->pkt_log_init) {
  348. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  349. "%s: Packet log not initialized", __func__);
  350. return;
  351. }
  352. pktlog_sethandle(&handle->pl_dev, scn);
  353. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  354. if (pktlogmod_init(scn)) {
  355. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  356. "%s: pktlogmod_init failed", __func__);
  357. handle->pkt_log_init = false;
  358. } else {
  359. handle->pkt_log_init = true;
  360. }
  361. }
  362. /**
  363. * dp_pkt_log_con_service() - connect packet log service
  364. * @ppdev: physical device handle
  365. * @scn: device context
  366. *
  367. * Return: none
  368. */
  369. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  370. {
  371. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  372. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  373. pktlog_htc_attach();
  374. }
  375. /**
  376. * dp_pktlogmod_exit() - API to cleanup pktlog info
  377. * @handle: Pdev handle
  378. *
  379. * Return: none
  380. */
  381. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  382. {
  383. void *scn = (void *)handle->soc->hif_handle;
  384. if (!scn) {
  385. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  386. "%s: Invalid hif(scn) handle", __func__);
  387. return;
  388. }
  389. pktlogmod_exit(scn);
  390. handle->pkt_log_init = false;
  391. }
  392. #endif
  393. #else
  394. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  395. /**
  396. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  397. * @soc: pointer to dp_soc handle
  398. * @intr_ctx_num: interrupt context number for which mon mask is needed
  399. *
  400. * Return: mon mask value
  401. */
  402. static inline
  403. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  404. {
  405. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  406. }
  407. #endif
  408. /**
  409. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  410. * @cdp_opaque_vdev: pointer to cdp_vdev
  411. *
  412. * Return: pointer to dp_vdev
  413. */
  414. static
  415. struct dp_vdev * dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  416. {
  417. return (struct dp_vdev *)cdp_opaque_vdev;
  418. }
  419. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  420. struct cdp_peer *peer_hdl,
  421. uint8_t *mac_addr,
  422. enum cdp_txrx_ast_entry_type type,
  423. uint32_t flags)
  424. {
  425. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  426. (struct dp_peer *)peer_hdl,
  427. mac_addr,
  428. type,
  429. flags);
  430. }
  431. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  432. void *ast_entry_hdl)
  433. {
  434. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  435. qdf_spin_lock_bh(&soc->ast_lock);
  436. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  437. (struct dp_ast_entry *)ast_entry_hdl);
  438. qdf_spin_unlock_bh(&soc->ast_lock);
  439. }
  440. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  441. struct cdp_peer *peer_hdl,
  442. uint8_t *wds_macaddr,
  443. uint32_t flags)
  444. {
  445. int status = -1;
  446. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  447. struct dp_ast_entry *ast_entry = NULL;
  448. qdf_spin_lock_bh(&soc->ast_lock);
  449. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  450. if (ast_entry) {
  451. status = dp_peer_update_ast(soc,
  452. (struct dp_peer *)peer_hdl,
  453. ast_entry, flags);
  454. }
  455. qdf_spin_unlock_bh(&soc->ast_lock);
  456. return status;
  457. }
  458. /*
  459. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  460. * @soc_handle: Datapath SOC handle
  461. * @wds_macaddr: WDS entry MAC Address
  462. * Return: None
  463. */
  464. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  465. uint8_t *wds_macaddr, void *vdev_handle)
  466. {
  467. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  468. struct dp_ast_entry *ast_entry = NULL;
  469. qdf_spin_lock_bh(&soc->ast_lock);
  470. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  471. if (ast_entry) {
  472. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  473. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF)) {
  474. ast_entry->is_active = TRUE;
  475. }
  476. }
  477. qdf_spin_unlock_bh(&soc->ast_lock);
  478. }
  479. /*
  480. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  481. * @soc: Datapath SOC handle
  482. *
  483. * Return: None
  484. */
  485. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  486. void *vdev_hdl)
  487. {
  488. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  489. struct dp_pdev *pdev;
  490. struct dp_vdev *vdev;
  491. struct dp_peer *peer;
  492. struct dp_ast_entry *ase, *temp_ase;
  493. int i;
  494. qdf_spin_lock_bh(&soc->ast_lock);
  495. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  496. pdev = soc->pdev_list[i];
  497. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  498. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  499. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  500. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  501. if ((ase->type ==
  502. CDP_TXRX_AST_TYPE_STATIC) ||
  503. (ase->type ==
  504. CDP_TXRX_AST_TYPE_SELF))
  505. continue;
  506. ase->is_active = TRUE;
  507. }
  508. }
  509. }
  510. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  511. }
  512. qdf_spin_unlock_bh(&soc->ast_lock);
  513. }
  514. /*
  515. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  516. * @soc: Datapath SOC handle
  517. *
  518. * Return: None
  519. */
  520. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  521. {
  522. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  523. struct dp_pdev *pdev;
  524. struct dp_vdev *vdev;
  525. struct dp_peer *peer;
  526. struct dp_ast_entry *ase, *temp_ase;
  527. int i;
  528. qdf_spin_lock_bh(&soc->ast_lock);
  529. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  530. pdev = soc->pdev_list[i];
  531. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  532. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  533. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  534. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  535. if ((ase->type ==
  536. CDP_TXRX_AST_TYPE_STATIC) ||
  537. (ase->type ==
  538. CDP_TXRX_AST_TYPE_SELF))
  539. continue;
  540. dp_peer_del_ast(soc, ase);
  541. }
  542. }
  543. }
  544. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  545. }
  546. qdf_spin_unlock_bh(&soc->ast_lock);
  547. }
  548. static void *dp_peer_ast_hash_find_wifi3(struct cdp_soc_t *soc_hdl,
  549. uint8_t *ast_mac_addr)
  550. {
  551. struct dp_ast_entry *ast_entry;
  552. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  553. qdf_spin_lock_bh(&soc->ast_lock);
  554. ast_entry = dp_peer_ast_hash_find(soc, ast_mac_addr);
  555. qdf_spin_unlock_bh(&soc->ast_lock);
  556. return (void *)ast_entry;
  557. }
  558. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  559. void *ast_entry_hdl)
  560. {
  561. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  562. (struct dp_ast_entry *)ast_entry_hdl);
  563. }
  564. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  565. void *ast_entry_hdl)
  566. {
  567. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  568. (struct dp_ast_entry *)ast_entry_hdl);
  569. }
  570. static void dp_peer_ast_set_type_wifi3(
  571. struct cdp_soc_t *soc_hdl,
  572. void *ast_entry_hdl,
  573. enum cdp_txrx_ast_entry_type type)
  574. {
  575. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  576. (struct dp_ast_entry *)ast_entry_hdl,
  577. type);
  578. }
  579. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  580. struct cdp_soc_t *soc_hdl,
  581. void *ast_entry_hdl)
  582. {
  583. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  584. }
  585. /**
  586. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  587. * @ring_num: ring num of the ring being queried
  588. * @grp_mask: the grp_mask array for the ring type in question.
  589. *
  590. * The grp_mask array is indexed by group number and the bit fields correspond
  591. * to ring numbers. We are finding which interrupt group a ring belongs to.
  592. *
  593. * Return: the index in the grp_mask array with the ring number.
  594. * -QDF_STATUS_E_NOENT if no entry is found
  595. */
  596. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  597. {
  598. int ext_group_num;
  599. int mask = 1 << ring_num;
  600. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  601. ext_group_num++) {
  602. if (mask & grp_mask[ext_group_num])
  603. return ext_group_num;
  604. }
  605. return -QDF_STATUS_E_NOENT;
  606. }
  607. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  608. enum hal_ring_type ring_type,
  609. int ring_num)
  610. {
  611. int *grp_mask;
  612. switch (ring_type) {
  613. case WBM2SW_RELEASE:
  614. /* dp_tx_comp_handler - soc->tx_comp_ring */
  615. if (ring_num < 3)
  616. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  617. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  618. else if (ring_num == 3) {
  619. /* sw treats this as a separate ring type */
  620. grp_mask = &soc->wlan_cfg_ctx->
  621. int_rx_wbm_rel_ring_mask[0];
  622. ring_num = 0;
  623. } else {
  624. qdf_assert(0);
  625. return -QDF_STATUS_E_NOENT;
  626. }
  627. break;
  628. case REO_EXCEPTION:
  629. /* dp_rx_err_process - &soc->reo_exception_ring */
  630. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  631. break;
  632. case REO_DST:
  633. /* dp_rx_process - soc->reo_dest_ring */
  634. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  635. break;
  636. case REO_STATUS:
  637. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  638. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  639. break;
  640. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  641. case RXDMA_MONITOR_STATUS:
  642. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  643. case RXDMA_MONITOR_DST:
  644. /* dp_mon_process */
  645. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  646. break;
  647. case RXDMA_DST:
  648. /* dp_rxdma_err_process */
  649. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  650. break;
  651. case RXDMA_BUF:
  652. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  653. break;
  654. case RXDMA_MONITOR_BUF:
  655. /* TODO: support low_thresh interrupt */
  656. return -QDF_STATUS_E_NOENT;
  657. break;
  658. case TCL_DATA:
  659. case TCL_CMD:
  660. case REO_CMD:
  661. case SW2WBM_RELEASE:
  662. case WBM_IDLE_LINK:
  663. /* normally empty SW_TO_HW rings */
  664. return -QDF_STATUS_E_NOENT;
  665. break;
  666. case TCL_STATUS:
  667. case REO_REINJECT:
  668. /* misc unused rings */
  669. return -QDF_STATUS_E_NOENT;
  670. break;
  671. case CE_SRC:
  672. case CE_DST:
  673. case CE_DST_STATUS:
  674. /* CE_rings - currently handled by hif */
  675. default:
  676. return -QDF_STATUS_E_NOENT;
  677. break;
  678. }
  679. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  680. }
  681. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  682. *ring_params, int ring_type, int ring_num)
  683. {
  684. int msi_group_number;
  685. int msi_data_count;
  686. int ret;
  687. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  688. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  689. &msi_data_count, &msi_data_start,
  690. &msi_irq_start);
  691. if (ret)
  692. return;
  693. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  694. ring_num);
  695. if (msi_group_number < 0) {
  696. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  697. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  698. ring_type, ring_num);
  699. ring_params->msi_addr = 0;
  700. ring_params->msi_data = 0;
  701. return;
  702. }
  703. if (msi_group_number > msi_data_count) {
  704. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  705. FL("2 msi_groups will share an msi; msi_group_num %d"),
  706. msi_group_number);
  707. QDF_ASSERT(0);
  708. }
  709. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  710. ring_params->msi_addr = addr_low;
  711. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  712. ring_params->msi_data = (msi_group_number % msi_data_count)
  713. + msi_data_start;
  714. ring_params->flags |= HAL_SRNG_MSI_INTR;
  715. }
  716. /**
  717. * dp_print_ast_stats() - Dump AST table contents
  718. * @soc: Datapath soc handle
  719. *
  720. * return void
  721. */
  722. #ifdef FEATURE_AST
  723. static void dp_print_ast_stats(struct dp_soc *soc)
  724. {
  725. uint8_t i;
  726. uint8_t num_entries = 0;
  727. struct dp_vdev *vdev;
  728. struct dp_pdev *pdev;
  729. struct dp_peer *peer;
  730. struct dp_ast_entry *ase, *tmp_ase;
  731. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  732. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS"};
  733. DP_PRINT_STATS("AST Stats:");
  734. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  735. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  736. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  737. DP_PRINT_STATS("AST Table:");
  738. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  739. pdev = soc->pdev_list[i];
  740. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  741. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  742. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  743. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  744. DP_PRINT_STATS("%6d mac_addr = %pM"
  745. " peer_mac_addr = %pM"
  746. " type = %s"
  747. " next_hop = %d"
  748. " is_active = %d"
  749. " is_bss = %d"
  750. " ast_idx = %d"
  751. " pdev_id = %d"
  752. " vdev_id = %d",
  753. ++num_entries,
  754. ase->mac_addr.raw,
  755. ase->peer->mac_addr.raw,
  756. type[ase->type],
  757. ase->next_hop,
  758. ase->is_active,
  759. ase->is_bss,
  760. ase->ast_idx,
  761. ase->pdev_id,
  762. ase->vdev_id);
  763. }
  764. }
  765. }
  766. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  767. }
  768. }
  769. #else
  770. static void dp_print_ast_stats(struct dp_soc *soc)
  771. {
  772. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  773. return;
  774. }
  775. #endif
  776. static void dp_print_peer_table(struct dp_vdev *vdev)
  777. {
  778. struct dp_peer *peer = NULL;
  779. DP_PRINT_STATS("Dumping Peer Table Stats:");
  780. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  781. if (!peer) {
  782. DP_PRINT_STATS("Invalid Peer");
  783. return;
  784. }
  785. DP_PRINT_STATS(" peer_mac_addr = %pM"
  786. " nawds_enabled = %d"
  787. " bss_peer = %d"
  788. " wapi = %d"
  789. " wds_enabled = %d"
  790. " delete in progress = %d",
  791. peer->mac_addr.raw,
  792. peer->nawds_enabled,
  793. peer->bss_peer,
  794. peer->wapi,
  795. peer->wds_enabled,
  796. peer->delete_in_progress);
  797. }
  798. }
  799. /*
  800. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  801. */
  802. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  803. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  804. {
  805. void *hal_soc = soc->hal_soc;
  806. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  807. /* TODO: See if we should get align size from hal */
  808. uint32_t ring_base_align = 8;
  809. struct hal_srng_params ring_params;
  810. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  811. /* TODO: Currently hal layer takes care of endianness related settings.
  812. * See if these settings need to passed from DP layer
  813. */
  814. ring_params.flags = 0;
  815. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  816. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  817. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  818. srng->hal_srng = NULL;
  819. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  820. srng->num_entries = num_entries;
  821. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  822. soc->osdev, soc->osdev->dev, srng->alloc_size,
  823. &(srng->base_paddr_unaligned));
  824. if (!srng->base_vaddr_unaligned) {
  825. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  826. FL("alloc failed - ring_type: %d, ring_num %d"),
  827. ring_type, ring_num);
  828. return QDF_STATUS_E_NOMEM;
  829. }
  830. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  831. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  832. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  833. ((unsigned long)(ring_params.ring_base_vaddr) -
  834. (unsigned long)srng->base_vaddr_unaligned);
  835. ring_params.num_entries = num_entries;
  836. if (soc->intr_mode == DP_INTR_MSI) {
  837. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  838. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  839. FL("Using MSI for ring_type: %d, ring_num %d"),
  840. ring_type, ring_num);
  841. } else {
  842. ring_params.msi_data = 0;
  843. ring_params.msi_addr = 0;
  844. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  845. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  846. ring_type, ring_num);
  847. }
  848. /*
  849. * Setup interrupt timer and batch counter thresholds for
  850. * interrupt mitigation based on ring type
  851. */
  852. if (ring_type == REO_DST) {
  853. ring_params.intr_timer_thres_us =
  854. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  855. ring_params.intr_batch_cntr_thres_entries =
  856. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  857. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  858. ring_params.intr_timer_thres_us =
  859. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  860. ring_params.intr_batch_cntr_thres_entries =
  861. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  862. } else {
  863. ring_params.intr_timer_thres_us =
  864. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  865. ring_params.intr_batch_cntr_thres_entries =
  866. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  867. }
  868. /* Enable low threshold interrupts for rx buffer rings (regular and
  869. * monitor buffer rings.
  870. * TODO: See if this is required for any other ring
  871. */
  872. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  873. (ring_type == RXDMA_MONITOR_STATUS)) {
  874. /* TODO: Setting low threshold to 1/8th of ring size
  875. * see if this needs to be configurable
  876. */
  877. ring_params.low_threshold = num_entries >> 3;
  878. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  879. ring_params.intr_timer_thres_us =
  880. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  881. ring_params.intr_batch_cntr_thres_entries = 0;
  882. }
  883. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  884. mac_id, &ring_params);
  885. if (!srng->hal_srng) {
  886. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  887. srng->alloc_size,
  888. srng->base_vaddr_unaligned,
  889. srng->base_paddr_unaligned, 0);
  890. }
  891. return 0;
  892. }
  893. /**
  894. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  895. * Any buffers allocated and attached to ring entries are expected to be freed
  896. * before calling this function.
  897. */
  898. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  899. int ring_type, int ring_num)
  900. {
  901. if (!srng->hal_srng) {
  902. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  903. FL("Ring type: %d, num:%d not setup"),
  904. ring_type, ring_num);
  905. return;
  906. }
  907. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  908. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  909. srng->alloc_size,
  910. srng->base_vaddr_unaligned,
  911. srng->base_paddr_unaligned, 0);
  912. srng->hal_srng = NULL;
  913. }
  914. /* TODO: Need this interface from HIF */
  915. void *hif_get_hal_handle(void *hif_handle);
  916. /*
  917. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  918. * @dp_ctx: DP SOC handle
  919. * @budget: Number of frames/descriptors that can be processed in one shot
  920. *
  921. * Return: remaining budget/quota for the soc device
  922. */
  923. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  924. {
  925. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  926. struct dp_soc *soc = int_ctx->soc;
  927. int ring = 0;
  928. uint32_t work_done = 0;
  929. int budget = dp_budget;
  930. uint8_t tx_mask = int_ctx->tx_ring_mask;
  931. uint8_t rx_mask = int_ctx->rx_ring_mask;
  932. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  933. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  934. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  935. uint32_t remaining_quota = dp_budget;
  936. struct dp_pdev *pdev = NULL;
  937. int mac_id;
  938. /* Process Tx completion interrupts first to return back buffers */
  939. while (tx_mask) {
  940. if (tx_mask & 0x1) {
  941. work_done = dp_tx_comp_handler(soc,
  942. soc->tx_comp_ring[ring].hal_srng,
  943. remaining_quota);
  944. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  945. "tx mask 0x%x ring %d, budget %d, work_done %d",
  946. tx_mask, ring, budget, work_done);
  947. budget -= work_done;
  948. if (budget <= 0)
  949. goto budget_done;
  950. remaining_quota = budget;
  951. }
  952. tx_mask = tx_mask >> 1;
  953. ring++;
  954. }
  955. /* Process REO Exception ring interrupt */
  956. if (rx_err_mask) {
  957. work_done = dp_rx_err_process(soc,
  958. soc->reo_exception_ring.hal_srng,
  959. remaining_quota);
  960. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  961. "REO Exception Ring: work_done %d budget %d",
  962. work_done, budget);
  963. budget -= work_done;
  964. if (budget <= 0) {
  965. goto budget_done;
  966. }
  967. remaining_quota = budget;
  968. }
  969. /* Process Rx WBM release ring interrupt */
  970. if (rx_wbm_rel_mask) {
  971. work_done = dp_rx_wbm_err_process(soc,
  972. soc->rx_rel_ring.hal_srng, remaining_quota);
  973. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  974. "WBM Release Ring: work_done %d budget %d",
  975. work_done, budget);
  976. budget -= work_done;
  977. if (budget <= 0) {
  978. goto budget_done;
  979. }
  980. remaining_quota = budget;
  981. }
  982. /* Process Rx interrupts */
  983. if (rx_mask) {
  984. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  985. if (rx_mask & (1 << ring)) {
  986. work_done = dp_rx_process(int_ctx,
  987. soc->reo_dest_ring[ring].hal_srng,
  988. ring,
  989. remaining_quota);
  990. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  991. "rx mask 0x%x ring %d, work_done %d budget %d",
  992. rx_mask, ring, work_done, budget);
  993. budget -= work_done;
  994. if (budget <= 0)
  995. goto budget_done;
  996. remaining_quota = budget;
  997. }
  998. }
  999. for (ring = 0; ring < MAX_RX_MAC_RINGS; ring++) {
  1000. work_done = dp_rxdma_err_process(soc, ring,
  1001. remaining_quota);
  1002. budget -= work_done;
  1003. }
  1004. }
  1005. if (reo_status_mask)
  1006. dp_reo_status_ring_handler(soc);
  1007. /* Process LMAC interrupts */
  1008. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1009. pdev = soc->pdev_list[ring];
  1010. if (pdev == NULL)
  1011. continue;
  1012. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1013. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1014. pdev->pdev_id);
  1015. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1016. work_done = dp_mon_process(soc, mac_for_pdev,
  1017. remaining_quota);
  1018. budget -= work_done;
  1019. if (budget <= 0)
  1020. goto budget_done;
  1021. remaining_quota = budget;
  1022. }
  1023. if (int_ctx->rxdma2host_ring_mask &
  1024. (1 << mac_for_pdev)) {
  1025. work_done = dp_rxdma_err_process(soc,
  1026. mac_for_pdev,
  1027. remaining_quota);
  1028. budget -= work_done;
  1029. if (budget <= 0)
  1030. goto budget_done;
  1031. remaining_quota = budget;
  1032. }
  1033. if (int_ctx->host2rxdma_ring_mask &
  1034. (1 << mac_for_pdev)) {
  1035. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1036. union dp_rx_desc_list_elem_t *tail = NULL;
  1037. struct dp_srng *rx_refill_buf_ring =
  1038. &pdev->rx_refill_buf_ring;
  1039. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1040. 1);
  1041. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1042. rx_refill_buf_ring,
  1043. &soc->rx_desc_buf[mac_for_pdev], 0,
  1044. &desc_list, &tail);
  1045. }
  1046. }
  1047. }
  1048. qdf_lro_flush(int_ctx->lro_ctx);
  1049. budget_done:
  1050. return dp_budget - budget;
  1051. }
  1052. /* dp_interrupt_timer()- timer poll for interrupts
  1053. *
  1054. * @arg: SoC Handle
  1055. *
  1056. * Return:
  1057. *
  1058. */
  1059. static void dp_interrupt_timer(void *arg)
  1060. {
  1061. struct dp_soc *soc = (struct dp_soc *) arg;
  1062. int i;
  1063. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1064. for (i = 0;
  1065. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1066. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1067. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1068. }
  1069. }
  1070. /*
  1071. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  1072. * @txrx_soc: DP SOC handle
  1073. *
  1074. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1075. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1076. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1077. *
  1078. * Return: 0 for success. nonzero for failure.
  1079. */
  1080. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1081. {
  1082. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1083. int i;
  1084. soc->intr_mode = DP_INTR_POLL;
  1085. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1086. soc->intr_ctx[i].dp_intr_id = i;
  1087. soc->intr_ctx[i].tx_ring_mask =
  1088. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1089. soc->intr_ctx[i].rx_ring_mask =
  1090. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1091. soc->intr_ctx[i].rx_mon_ring_mask =
  1092. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1093. soc->intr_ctx[i].rx_err_ring_mask =
  1094. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1095. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1096. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1097. soc->intr_ctx[i].reo_status_ring_mask =
  1098. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1099. soc->intr_ctx[i].rxdma2host_ring_mask =
  1100. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1101. soc->intr_ctx[i].soc = soc;
  1102. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1103. }
  1104. qdf_timer_init(soc->osdev, &soc->int_timer,
  1105. dp_interrupt_timer, (void *)soc,
  1106. QDF_TIMER_TYPE_WAKE_APPS);
  1107. return QDF_STATUS_SUCCESS;
  1108. }
  1109. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1110. #if defined(CONFIG_MCL)
  1111. extern int con_mode_monitor;
  1112. /*
  1113. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1114. * @txrx_soc: DP SOC handle
  1115. *
  1116. * Call the appropriate attach function based on the mode of operation.
  1117. * This is a WAR for enabling monitor mode.
  1118. *
  1119. * Return: 0 for success. nonzero for failure.
  1120. */
  1121. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1122. {
  1123. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1124. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1125. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1126. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1127. "%s: Poll mode", __func__);
  1128. return dp_soc_attach_poll(txrx_soc);
  1129. } else {
  1130. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1131. "%s: Interrupt mode", __func__);
  1132. return dp_soc_interrupt_attach(txrx_soc);
  1133. }
  1134. }
  1135. #else
  1136. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1137. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1138. {
  1139. return dp_soc_attach_poll(txrx_soc);
  1140. }
  1141. #else
  1142. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1143. {
  1144. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1145. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1146. return dp_soc_attach_poll(txrx_soc);
  1147. else
  1148. return dp_soc_interrupt_attach(txrx_soc);
  1149. }
  1150. #endif
  1151. #endif
  1152. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1153. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1154. {
  1155. int j;
  1156. int num_irq = 0;
  1157. int tx_mask =
  1158. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1159. int rx_mask =
  1160. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1161. int rx_mon_mask =
  1162. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1163. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1164. soc->wlan_cfg_ctx, intr_ctx_num);
  1165. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1166. soc->wlan_cfg_ctx, intr_ctx_num);
  1167. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1168. soc->wlan_cfg_ctx, intr_ctx_num);
  1169. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1170. soc->wlan_cfg_ctx, intr_ctx_num);
  1171. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1172. soc->wlan_cfg_ctx, intr_ctx_num);
  1173. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1174. if (tx_mask & (1 << j)) {
  1175. irq_id_map[num_irq++] =
  1176. (wbm2host_tx_completions_ring1 - j);
  1177. }
  1178. if (rx_mask & (1 << j)) {
  1179. irq_id_map[num_irq++] =
  1180. (reo2host_destination_ring1 - j);
  1181. }
  1182. if (rxdma2host_ring_mask & (1 << j)) {
  1183. irq_id_map[num_irq++] =
  1184. rxdma2host_destination_ring_mac1 -
  1185. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1186. }
  1187. if (host2rxdma_ring_mask & (1 << j)) {
  1188. irq_id_map[num_irq++] =
  1189. host2rxdma_host_buf_ring_mac1 -
  1190. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1191. }
  1192. if (rx_mon_mask & (1 << j)) {
  1193. irq_id_map[num_irq++] =
  1194. ppdu_end_interrupts_mac1 -
  1195. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1196. irq_id_map[num_irq++] =
  1197. rxdma2host_monitor_status_ring_mac1 -
  1198. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1199. }
  1200. if (rx_wbm_rel_ring_mask & (1 << j))
  1201. irq_id_map[num_irq++] = wbm2host_rx_release;
  1202. if (rx_err_ring_mask & (1 << j))
  1203. irq_id_map[num_irq++] = reo2host_exception;
  1204. if (reo_status_ring_mask & (1 << j))
  1205. irq_id_map[num_irq++] = reo2host_status;
  1206. }
  1207. *num_irq_r = num_irq;
  1208. }
  1209. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1210. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1211. int msi_vector_count, int msi_vector_start)
  1212. {
  1213. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1214. soc->wlan_cfg_ctx, intr_ctx_num);
  1215. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1216. soc->wlan_cfg_ctx, intr_ctx_num);
  1217. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1218. soc->wlan_cfg_ctx, intr_ctx_num);
  1219. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1220. soc->wlan_cfg_ctx, intr_ctx_num);
  1221. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1222. soc->wlan_cfg_ctx, intr_ctx_num);
  1223. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1224. soc->wlan_cfg_ctx, intr_ctx_num);
  1225. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1226. soc->wlan_cfg_ctx, intr_ctx_num);
  1227. unsigned int vector =
  1228. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1229. int num_irq = 0;
  1230. soc->intr_mode = DP_INTR_MSI;
  1231. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1232. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1233. irq_id_map[num_irq++] =
  1234. pld_get_msi_irq(soc->osdev->dev, vector);
  1235. *num_irq_r = num_irq;
  1236. }
  1237. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1238. int *irq_id_map, int *num_irq)
  1239. {
  1240. int msi_vector_count, ret;
  1241. uint32_t msi_base_data, msi_vector_start;
  1242. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1243. &msi_vector_count,
  1244. &msi_base_data,
  1245. &msi_vector_start);
  1246. if (ret)
  1247. return dp_soc_interrupt_map_calculate_integrated(soc,
  1248. intr_ctx_num, irq_id_map, num_irq);
  1249. else
  1250. dp_soc_interrupt_map_calculate_msi(soc,
  1251. intr_ctx_num, irq_id_map, num_irq,
  1252. msi_vector_count, msi_vector_start);
  1253. }
  1254. /*
  1255. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1256. * @txrx_soc: DP SOC handle
  1257. *
  1258. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1259. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1260. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1261. *
  1262. * Return: 0 for success. nonzero for failure.
  1263. */
  1264. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1265. {
  1266. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1267. int i = 0;
  1268. int num_irq = 0;
  1269. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1270. int ret = 0;
  1271. /* Map of IRQ ids registered with one interrupt context */
  1272. int irq_id_map[HIF_MAX_GRP_IRQ];
  1273. int tx_mask =
  1274. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1275. int rx_mask =
  1276. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1277. int rx_mon_mask =
  1278. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1279. int rx_err_ring_mask =
  1280. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1281. int rx_wbm_rel_ring_mask =
  1282. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1283. int reo_status_ring_mask =
  1284. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1285. int rxdma2host_ring_mask =
  1286. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1287. int host2rxdma_ring_mask =
  1288. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1289. soc->intr_ctx[i].dp_intr_id = i;
  1290. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1291. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1292. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1293. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1294. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1295. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1296. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1297. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1298. soc->intr_ctx[i].soc = soc;
  1299. num_irq = 0;
  1300. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1301. &num_irq);
  1302. ret = hif_register_ext_group(soc->hif_handle,
  1303. num_irq, irq_id_map, dp_service_srngs,
  1304. &soc->intr_ctx[i], "dp_intr",
  1305. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1306. if (ret) {
  1307. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1308. FL("failed, ret = %d"), ret);
  1309. return QDF_STATUS_E_FAILURE;
  1310. }
  1311. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1312. }
  1313. hif_configure_ext_group_interrupts(soc->hif_handle);
  1314. return QDF_STATUS_SUCCESS;
  1315. }
  1316. /*
  1317. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1318. * @txrx_soc: DP SOC handle
  1319. *
  1320. * Return: void
  1321. */
  1322. static void dp_soc_interrupt_detach(void *txrx_soc)
  1323. {
  1324. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1325. int i;
  1326. if (soc->intr_mode == DP_INTR_POLL) {
  1327. qdf_timer_stop(&soc->int_timer);
  1328. qdf_timer_free(&soc->int_timer);
  1329. } else {
  1330. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1331. }
  1332. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1333. soc->intr_ctx[i].tx_ring_mask = 0;
  1334. soc->intr_ctx[i].rx_ring_mask = 0;
  1335. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1336. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1337. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1338. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1339. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1340. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1341. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1342. }
  1343. }
  1344. #define AVG_MAX_MPDUS_PER_TID 128
  1345. #define AVG_TIDS_PER_CLIENT 2
  1346. #define AVG_FLOWS_PER_TID 2
  1347. #define AVG_MSDUS_PER_FLOW 128
  1348. #define AVG_MSDUS_PER_MPDU 4
  1349. /*
  1350. * Allocate and setup link descriptor pool that will be used by HW for
  1351. * various link and queue descriptors and managed by WBM
  1352. */
  1353. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1354. {
  1355. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1356. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1357. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1358. uint32_t num_mpdus_per_link_desc =
  1359. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1360. uint32_t num_msdus_per_link_desc =
  1361. hal_num_msdus_per_link_desc(soc->hal_soc);
  1362. uint32_t num_mpdu_links_per_queue_desc =
  1363. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1364. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1365. uint32_t total_link_descs, total_mem_size;
  1366. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1367. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1368. uint32_t num_link_desc_banks;
  1369. uint32_t last_bank_size = 0;
  1370. uint32_t entry_size, num_entries;
  1371. int i;
  1372. uint32_t desc_id = 0;
  1373. /* Only Tx queue descriptors are allocated from common link descriptor
  1374. * pool Rx queue descriptors are not included in this because (REO queue
  1375. * extension descriptors) they are expected to be allocated contiguously
  1376. * with REO queue descriptors
  1377. */
  1378. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1379. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1380. num_mpdu_queue_descs = num_mpdu_link_descs /
  1381. num_mpdu_links_per_queue_desc;
  1382. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1383. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1384. num_msdus_per_link_desc;
  1385. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1386. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1387. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1388. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1389. /* Round up to power of 2 */
  1390. total_link_descs = 1;
  1391. while (total_link_descs < num_entries)
  1392. total_link_descs <<= 1;
  1393. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1394. FL("total_link_descs: %u, link_desc_size: %d"),
  1395. total_link_descs, link_desc_size);
  1396. total_mem_size = total_link_descs * link_desc_size;
  1397. total_mem_size += link_desc_align;
  1398. if (total_mem_size <= max_alloc_size) {
  1399. num_link_desc_banks = 0;
  1400. last_bank_size = total_mem_size;
  1401. } else {
  1402. num_link_desc_banks = (total_mem_size) /
  1403. (max_alloc_size - link_desc_align);
  1404. last_bank_size = total_mem_size %
  1405. (max_alloc_size - link_desc_align);
  1406. }
  1407. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1408. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1409. total_mem_size, num_link_desc_banks);
  1410. for (i = 0; i < num_link_desc_banks; i++) {
  1411. soc->link_desc_banks[i].base_vaddr_unaligned =
  1412. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1413. max_alloc_size,
  1414. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1415. soc->link_desc_banks[i].size = max_alloc_size;
  1416. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1417. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1418. ((unsigned long)(
  1419. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1420. link_desc_align));
  1421. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1422. soc->link_desc_banks[i].base_paddr_unaligned) +
  1423. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1424. (unsigned long)(
  1425. soc->link_desc_banks[i].base_vaddr_unaligned));
  1426. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1427. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1428. FL("Link descriptor memory alloc failed"));
  1429. goto fail;
  1430. }
  1431. }
  1432. if (last_bank_size) {
  1433. /* Allocate last bank in case total memory required is not exact
  1434. * multiple of max_alloc_size
  1435. */
  1436. soc->link_desc_banks[i].base_vaddr_unaligned =
  1437. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1438. last_bank_size,
  1439. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1440. soc->link_desc_banks[i].size = last_bank_size;
  1441. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1442. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1443. ((unsigned long)(
  1444. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1445. link_desc_align));
  1446. soc->link_desc_banks[i].base_paddr =
  1447. (unsigned long)(
  1448. soc->link_desc_banks[i].base_paddr_unaligned) +
  1449. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1450. (unsigned long)(
  1451. soc->link_desc_banks[i].base_vaddr_unaligned));
  1452. }
  1453. /* Allocate and setup link descriptor idle list for HW internal use */
  1454. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1455. total_mem_size = entry_size * total_link_descs;
  1456. if (total_mem_size <= max_alloc_size) {
  1457. void *desc;
  1458. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1459. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1460. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1461. FL("Link desc idle ring setup failed"));
  1462. goto fail;
  1463. }
  1464. hal_srng_access_start_unlocked(soc->hal_soc,
  1465. soc->wbm_idle_link_ring.hal_srng);
  1466. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1467. soc->link_desc_banks[i].base_paddr; i++) {
  1468. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1469. ((unsigned long)(
  1470. soc->link_desc_banks[i].base_vaddr) -
  1471. (unsigned long)(
  1472. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1473. / link_desc_size;
  1474. unsigned long paddr = (unsigned long)(
  1475. soc->link_desc_banks[i].base_paddr);
  1476. while (num_entries && (desc = hal_srng_src_get_next(
  1477. soc->hal_soc,
  1478. soc->wbm_idle_link_ring.hal_srng))) {
  1479. hal_set_link_desc_addr(desc,
  1480. LINK_DESC_COOKIE(desc_id, i), paddr);
  1481. num_entries--;
  1482. desc_id++;
  1483. paddr += link_desc_size;
  1484. }
  1485. }
  1486. hal_srng_access_end_unlocked(soc->hal_soc,
  1487. soc->wbm_idle_link_ring.hal_srng);
  1488. } else {
  1489. uint32_t num_scatter_bufs;
  1490. uint32_t num_entries_per_buf;
  1491. uint32_t rem_entries;
  1492. uint8_t *scatter_buf_ptr;
  1493. uint16_t scatter_buf_num;
  1494. soc->wbm_idle_scatter_buf_size =
  1495. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1496. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1497. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1498. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1499. soc->hal_soc, total_mem_size,
  1500. soc->wbm_idle_scatter_buf_size);
  1501. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1502. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1503. FL("scatter bufs size out of bounds"));
  1504. goto fail;
  1505. }
  1506. for (i = 0; i < num_scatter_bufs; i++) {
  1507. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1508. qdf_mem_alloc_consistent(soc->osdev,
  1509. soc->osdev->dev,
  1510. soc->wbm_idle_scatter_buf_size,
  1511. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1512. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1513. QDF_TRACE(QDF_MODULE_ID_DP,
  1514. QDF_TRACE_LEVEL_ERROR,
  1515. FL("Scatter list memory alloc failed"));
  1516. goto fail;
  1517. }
  1518. }
  1519. /* Populate idle list scatter buffers with link descriptor
  1520. * pointers
  1521. */
  1522. scatter_buf_num = 0;
  1523. scatter_buf_ptr = (uint8_t *)(
  1524. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1525. rem_entries = num_entries_per_buf;
  1526. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1527. soc->link_desc_banks[i].base_paddr; i++) {
  1528. uint32_t num_link_descs =
  1529. (soc->link_desc_banks[i].size -
  1530. ((unsigned long)(
  1531. soc->link_desc_banks[i].base_vaddr) -
  1532. (unsigned long)(
  1533. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1534. / link_desc_size;
  1535. unsigned long paddr = (unsigned long)(
  1536. soc->link_desc_banks[i].base_paddr);
  1537. while (num_link_descs) {
  1538. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1539. LINK_DESC_COOKIE(desc_id, i), paddr);
  1540. num_link_descs--;
  1541. desc_id++;
  1542. paddr += link_desc_size;
  1543. rem_entries--;
  1544. if (rem_entries) {
  1545. scatter_buf_ptr += entry_size;
  1546. } else {
  1547. rem_entries = num_entries_per_buf;
  1548. scatter_buf_num++;
  1549. if (scatter_buf_num >= num_scatter_bufs)
  1550. break;
  1551. scatter_buf_ptr = (uint8_t *)(
  1552. soc->wbm_idle_scatter_buf_base_vaddr[
  1553. scatter_buf_num]);
  1554. }
  1555. }
  1556. }
  1557. /* Setup link descriptor idle list in HW */
  1558. hal_setup_link_idle_list(soc->hal_soc,
  1559. soc->wbm_idle_scatter_buf_base_paddr,
  1560. soc->wbm_idle_scatter_buf_base_vaddr,
  1561. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1562. (uint32_t)(scatter_buf_ptr -
  1563. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1564. scatter_buf_num-1])), total_link_descs);
  1565. }
  1566. return 0;
  1567. fail:
  1568. if (soc->wbm_idle_link_ring.hal_srng) {
  1569. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1570. WBM_IDLE_LINK, 0);
  1571. }
  1572. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1573. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1574. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1575. soc->wbm_idle_scatter_buf_size,
  1576. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1577. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1578. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1579. }
  1580. }
  1581. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1582. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1583. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1584. soc->link_desc_banks[i].size,
  1585. soc->link_desc_banks[i].base_vaddr_unaligned,
  1586. soc->link_desc_banks[i].base_paddr_unaligned,
  1587. 0);
  1588. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1589. }
  1590. }
  1591. return QDF_STATUS_E_FAILURE;
  1592. }
  1593. /*
  1594. * Free link descriptor pool that was setup HW
  1595. */
  1596. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1597. {
  1598. int i;
  1599. if (soc->wbm_idle_link_ring.hal_srng) {
  1600. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1601. WBM_IDLE_LINK, 0);
  1602. }
  1603. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1604. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1605. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1606. soc->wbm_idle_scatter_buf_size,
  1607. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1608. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1609. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1610. }
  1611. }
  1612. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1613. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1614. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1615. soc->link_desc_banks[i].size,
  1616. soc->link_desc_banks[i].base_vaddr_unaligned,
  1617. soc->link_desc_banks[i].base_paddr_unaligned,
  1618. 0);
  1619. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1620. }
  1621. }
  1622. }
  1623. #define REO_DST_RING_SIZE_QCA6290 1024
  1624. #ifndef QCA_WIFI_QCA8074_VP
  1625. #define REO_DST_RING_SIZE_QCA8074 2048
  1626. #else
  1627. #define REO_DST_RING_SIZE_QCA8074 8
  1628. #endif
  1629. /*
  1630. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1631. * @soc: Datapath SOC handle
  1632. *
  1633. * This is a timer function used to age out stale AST nodes from
  1634. * AST table
  1635. */
  1636. #ifdef FEATURE_WDS
  1637. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1638. {
  1639. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1640. struct dp_pdev *pdev;
  1641. struct dp_vdev *vdev;
  1642. struct dp_peer *peer;
  1643. struct dp_ast_entry *ase, *temp_ase;
  1644. int i;
  1645. qdf_spin_lock_bh(&soc->ast_lock);
  1646. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1647. pdev = soc->pdev_list[i];
  1648. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1649. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1650. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1651. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1652. /*
  1653. * Do not expire static ast entries
  1654. * and HM WDS entries
  1655. */
  1656. if (ase->type != CDP_TXRX_AST_TYPE_WDS)
  1657. continue;
  1658. if (ase->is_active) {
  1659. ase->is_active = FALSE;
  1660. continue;
  1661. }
  1662. DP_STATS_INC(soc, ast.aged_out, 1);
  1663. dp_peer_del_ast(soc, ase);
  1664. }
  1665. }
  1666. }
  1667. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1668. }
  1669. qdf_spin_unlock_bh(&soc->ast_lock);
  1670. if (qdf_atomic_read(&soc->cmn_init_done))
  1671. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1672. }
  1673. /*
  1674. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1675. * @soc: Datapath SOC handle
  1676. *
  1677. * Return: None
  1678. */
  1679. static void dp_soc_wds_attach(struct dp_soc *soc)
  1680. {
  1681. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1682. dp_wds_aging_timer_fn, (void *)soc,
  1683. QDF_TIMER_TYPE_WAKE_APPS);
  1684. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1685. }
  1686. /*
  1687. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1688. * @txrx_soc: DP SOC handle
  1689. *
  1690. * Return: None
  1691. */
  1692. static void dp_soc_wds_detach(struct dp_soc *soc)
  1693. {
  1694. qdf_timer_stop(&soc->wds_aging_timer);
  1695. qdf_timer_free(&soc->wds_aging_timer);
  1696. }
  1697. #else
  1698. static void dp_soc_wds_attach(struct dp_soc *soc)
  1699. {
  1700. }
  1701. static void dp_soc_wds_detach(struct dp_soc *soc)
  1702. {
  1703. }
  1704. #endif
  1705. /*
  1706. * dp_soc_reset_ring_map() - Reset cpu ring map
  1707. * @soc: Datapath soc handler
  1708. *
  1709. * This api resets the default cpu ring map
  1710. */
  1711. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1712. {
  1713. uint8_t i;
  1714. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1715. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1716. if (nss_config == 1) {
  1717. /*
  1718. * Setting Tx ring map for one nss offloaded radio
  1719. */
  1720. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1721. } else if (nss_config == 2) {
  1722. /*
  1723. * Setting Tx ring for two nss offloaded radios
  1724. */
  1725. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1726. } else {
  1727. /*
  1728. * Setting Tx ring map for all nss offloaded radios
  1729. */
  1730. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1731. }
  1732. }
  1733. }
  1734. /*
  1735. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1736. * @dp_soc - DP soc handle
  1737. * @ring_type - ring type
  1738. * @ring_num - ring_num
  1739. *
  1740. * return 0 or 1
  1741. */
  1742. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1743. {
  1744. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1745. uint8_t status = 0;
  1746. switch (ring_type) {
  1747. case WBM2SW_RELEASE:
  1748. case REO_DST:
  1749. case RXDMA_BUF:
  1750. status = ((nss_config) & (1 << ring_num));
  1751. break;
  1752. default:
  1753. break;
  1754. }
  1755. return status;
  1756. }
  1757. /*
  1758. * dp_soc_reset_intr_mask() - reset interrupt mask
  1759. * @dp_soc - DP Soc handle
  1760. *
  1761. * Return: Return void
  1762. */
  1763. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1764. {
  1765. uint8_t j;
  1766. int *grp_mask = NULL;
  1767. int group_number, mask, num_ring;
  1768. /* number of tx ring */
  1769. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1770. /*
  1771. * group mask for tx completion ring.
  1772. */
  1773. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1774. /* loop and reset the mask for only offloaded ring */
  1775. for (j = 0; j < num_ring; j++) {
  1776. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1777. continue;
  1778. }
  1779. /*
  1780. * Group number corresponding to tx offloaded ring.
  1781. */
  1782. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1783. if (group_number < 0) {
  1784. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1785. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1786. WBM2SW_RELEASE, j);
  1787. return;
  1788. }
  1789. /* reset the tx mask for offloaded ring */
  1790. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1791. mask &= (~(1 << j));
  1792. /*
  1793. * reset the interrupt mask for offloaded ring.
  1794. */
  1795. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1796. }
  1797. /* number of rx rings */
  1798. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1799. /*
  1800. * group mask for reo destination ring.
  1801. */
  1802. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1803. /* loop and reset the mask for only offloaded ring */
  1804. for (j = 0; j < num_ring; j++) {
  1805. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1806. continue;
  1807. }
  1808. /*
  1809. * Group number corresponding to rx offloaded ring.
  1810. */
  1811. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1812. if (group_number < 0) {
  1813. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1814. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1815. REO_DST, j);
  1816. return;
  1817. }
  1818. /* set the interrupt mask for offloaded ring */
  1819. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1820. mask &= (~(1 << j));
  1821. /*
  1822. * set the interrupt mask to zero for rx offloaded radio.
  1823. */
  1824. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1825. }
  1826. /*
  1827. * group mask for Rx buffer refill ring
  1828. */
  1829. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1830. /* loop and reset the mask for only offloaded ring */
  1831. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1832. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1833. continue;
  1834. }
  1835. /*
  1836. * Group number corresponding to rx offloaded ring.
  1837. */
  1838. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1839. if (group_number < 0) {
  1840. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1841. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1842. REO_DST, j);
  1843. return;
  1844. }
  1845. /* set the interrupt mask for offloaded ring */
  1846. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1847. group_number);
  1848. mask &= (~(1 << j));
  1849. /*
  1850. * set the interrupt mask to zero for rx offloaded radio.
  1851. */
  1852. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1853. group_number, mask);
  1854. }
  1855. }
  1856. #ifdef IPA_OFFLOAD
  1857. /**
  1858. * dp_reo_remap_config() - configure reo remap register value based
  1859. * nss configuration.
  1860. * based on offload_radio value below remap configuration
  1861. * get applied.
  1862. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1863. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1864. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1865. * 3 - both Radios handled by NSS (remap not required)
  1866. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1867. *
  1868. * @remap1: output parameter indicates reo remap 1 register value
  1869. * @remap2: output parameter indicates reo remap 2 register value
  1870. * Return: bool type, true if remap is configured else false.
  1871. */
  1872. static bool dp_reo_remap_config(struct dp_soc *soc,
  1873. uint32_t *remap1,
  1874. uint32_t *remap2)
  1875. {
  1876. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1877. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1878. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1879. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1880. return true;
  1881. }
  1882. #else
  1883. static bool dp_reo_remap_config(struct dp_soc *soc,
  1884. uint32_t *remap1,
  1885. uint32_t *remap2)
  1886. {
  1887. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1888. switch (offload_radio) {
  1889. case 0:
  1890. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1891. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1892. (0x3 << 18) | (0x4 << 21)) << 8;
  1893. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1894. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1895. (0x3 << 18) | (0x4 << 21)) << 8;
  1896. break;
  1897. case 1:
  1898. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1899. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1900. (0x2 << 18) | (0x3 << 21)) << 8;
  1901. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1902. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1903. (0x4 << 18) | (0x2 << 21)) << 8;
  1904. break;
  1905. case 2:
  1906. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1907. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1908. (0x1 << 18) | (0x3 << 21)) << 8;
  1909. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1910. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1911. (0x4 << 18) | (0x1 << 21)) << 8;
  1912. break;
  1913. case 3:
  1914. /* return false if both radios are offloaded to NSS */
  1915. return false;
  1916. }
  1917. return true;
  1918. }
  1919. #endif
  1920. /*
  1921. * dp_reo_frag_dst_set() - configure reo register to set the
  1922. * fragment destination ring
  1923. * @soc : Datapath soc
  1924. * @frag_dst_ring : output parameter to set fragment destination ring
  1925. *
  1926. * Based on offload_radio below fragment destination rings is selected
  1927. * 0 - TCL
  1928. * 1 - SW1
  1929. * 2 - SW2
  1930. * 3 - SW3
  1931. * 4 - SW4
  1932. * 5 - Release
  1933. * 6 - FW
  1934. * 7 - alternate select
  1935. *
  1936. * return: void
  1937. */
  1938. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  1939. {
  1940. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1941. switch (offload_radio) {
  1942. case 0:
  1943. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  1944. break;
  1945. case 3:
  1946. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  1947. break;
  1948. default:
  1949. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1950. FL("dp_reo_frag_dst_set invalid offload radio config"));
  1951. break;
  1952. }
  1953. }
  1954. /*
  1955. * dp_soc_cmn_setup() - Common SoC level initializion
  1956. * @soc: Datapath SOC handle
  1957. *
  1958. * This is an internal function used to setup common SOC data structures,
  1959. * to be called from PDEV attach after receiving HW mode capabilities from FW
  1960. */
  1961. static int dp_soc_cmn_setup(struct dp_soc *soc)
  1962. {
  1963. int i;
  1964. struct hal_reo_params reo_params;
  1965. int tx_ring_size;
  1966. int tx_comp_ring_size;
  1967. int reo_dst_ring_size;
  1968. uint32_t entries;
  1969. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  1970. if (qdf_atomic_read(&soc->cmn_init_done))
  1971. return 0;
  1972. if (dp_hw_link_desc_pool_setup(soc))
  1973. goto fail1;
  1974. soc_cfg_ctx = soc->wlan_cfg_ctx;
  1975. /* Setup SRNG rings */
  1976. /* Common rings */
  1977. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  1978. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  1979. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1980. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  1981. goto fail1;
  1982. }
  1983. soc->num_tcl_data_rings = 0;
  1984. /* Tx data rings */
  1985. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  1986. soc->num_tcl_data_rings =
  1987. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  1988. tx_comp_ring_size =
  1989. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  1990. tx_ring_size =
  1991. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  1992. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1993. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  1994. TCL_DATA, i, 0, tx_ring_size)) {
  1995. QDF_TRACE(QDF_MODULE_ID_DP,
  1996. QDF_TRACE_LEVEL_ERROR,
  1997. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  1998. goto fail1;
  1999. }
  2000. /*
  2001. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2002. * count
  2003. */
  2004. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2005. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2006. QDF_TRACE(QDF_MODULE_ID_DP,
  2007. QDF_TRACE_LEVEL_ERROR,
  2008. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2009. goto fail1;
  2010. }
  2011. }
  2012. } else {
  2013. /* This will be incremented during per pdev ring setup */
  2014. soc->num_tcl_data_rings = 0;
  2015. }
  2016. if (dp_tx_soc_attach(soc)) {
  2017. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2018. FL("dp_tx_soc_attach failed"));
  2019. goto fail1;
  2020. }
  2021. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2022. /* TCL command and status rings */
  2023. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2024. entries)) {
  2025. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2026. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2027. goto fail1;
  2028. }
  2029. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2030. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2031. entries)) {
  2032. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2033. FL("dp_srng_setup failed for tcl_status_ring"));
  2034. goto fail1;
  2035. }
  2036. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2037. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2038. * descriptors
  2039. */
  2040. /* Rx data rings */
  2041. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2042. soc->num_reo_dest_rings =
  2043. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2044. QDF_TRACE(QDF_MODULE_ID_DP,
  2045. QDF_TRACE_LEVEL_INFO,
  2046. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2047. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2048. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2049. i, 0, reo_dst_ring_size)) {
  2050. QDF_TRACE(QDF_MODULE_ID_DP,
  2051. QDF_TRACE_LEVEL_ERROR,
  2052. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2053. goto fail1;
  2054. }
  2055. }
  2056. } else {
  2057. /* This will be incremented during per pdev ring setup */
  2058. soc->num_reo_dest_rings = 0;
  2059. }
  2060. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2061. /* LMAC RxDMA to SW Rings configuration */
  2062. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2063. /* Only valid for MCL */
  2064. struct dp_pdev *pdev = soc->pdev_list[0];
  2065. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2066. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2067. RXDMA_DST, 0, i,
  2068. entries)) {
  2069. QDF_TRACE(QDF_MODULE_ID_DP,
  2070. QDF_TRACE_LEVEL_ERROR,
  2071. FL(RNG_ERR "rxdma_err_dst_ring"));
  2072. goto fail1;
  2073. }
  2074. }
  2075. }
  2076. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2077. /* REO reinjection ring */
  2078. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2079. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2080. entries)) {
  2081. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2082. FL("dp_srng_setup failed for reo_reinject_ring"));
  2083. goto fail1;
  2084. }
  2085. /* Rx release ring */
  2086. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2087. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2088. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2089. FL("dp_srng_setup failed for rx_rel_ring"));
  2090. goto fail1;
  2091. }
  2092. /* Rx exception ring */
  2093. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2094. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2095. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2096. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2097. FL("dp_srng_setup failed for reo_exception_ring"));
  2098. goto fail1;
  2099. }
  2100. /* REO command and status rings */
  2101. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2102. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2103. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2104. FL("dp_srng_setup failed for reo_cmd_ring"));
  2105. goto fail1;
  2106. }
  2107. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2108. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2109. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2110. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2111. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2112. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2113. FL("dp_srng_setup failed for reo_status_ring"));
  2114. goto fail1;
  2115. }
  2116. qdf_spinlock_create(&soc->ast_lock);
  2117. dp_soc_wds_attach(soc);
  2118. /* Reset the cpu ring map if radio is NSS offloaded */
  2119. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2120. dp_soc_reset_cpu_ring_map(soc);
  2121. dp_soc_reset_intr_mask(soc);
  2122. }
  2123. /* Setup HW REO */
  2124. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2125. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2126. /*
  2127. * Reo ring remap is not required if both radios
  2128. * are offloaded to NSS
  2129. */
  2130. if (!dp_reo_remap_config(soc,
  2131. &reo_params.remap1,
  2132. &reo_params.remap2))
  2133. goto out;
  2134. reo_params.rx_hash_enabled = true;
  2135. }
  2136. /* setup the global rx defrag waitlist */
  2137. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2138. soc->rx.defrag.timeout_ms =
  2139. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2140. soc->rx.flags.defrag_timeout_check =
  2141. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2142. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2143. out:
  2144. /*
  2145. * set the fragment destination ring
  2146. */
  2147. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2148. hal_reo_setup(soc->hal_soc, &reo_params);
  2149. qdf_atomic_set(&soc->cmn_init_done, 1);
  2150. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2151. return 0;
  2152. fail1:
  2153. /*
  2154. * Cleanup will be done as part of soc_detach, which will
  2155. * be called on pdev attach failure
  2156. */
  2157. return QDF_STATUS_E_FAILURE;
  2158. }
  2159. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2160. static void dp_lro_hash_setup(struct dp_soc *soc)
  2161. {
  2162. struct cdp_lro_hash_config lro_hash;
  2163. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2164. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2165. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2166. FL("LRO disabled RX hash disabled"));
  2167. return;
  2168. }
  2169. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2170. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2171. lro_hash.lro_enable = 1;
  2172. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2173. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2174. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2175. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2176. }
  2177. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2178. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2179. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2180. LRO_IPV4_SEED_ARR_SZ));
  2181. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2182. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2183. LRO_IPV6_SEED_ARR_SZ));
  2184. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2185. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2186. lro_hash.lro_enable, lro_hash.tcp_flag,
  2187. lro_hash.tcp_flag_mask);
  2188. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2189. QDF_TRACE_LEVEL_ERROR,
  2190. (void *)lro_hash.toeplitz_hash_ipv4,
  2191. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2192. LRO_IPV4_SEED_ARR_SZ));
  2193. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2194. QDF_TRACE_LEVEL_ERROR,
  2195. (void *)lro_hash.toeplitz_hash_ipv6,
  2196. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2197. LRO_IPV6_SEED_ARR_SZ));
  2198. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2199. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2200. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2201. (soc->ctrl_psoc, &lro_hash);
  2202. }
  2203. /*
  2204. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2205. * @soc: data path SoC handle
  2206. * @pdev: Physical device handle
  2207. *
  2208. * Return: 0 - success, > 0 - failure
  2209. */
  2210. #ifdef QCA_HOST2FW_RXBUF_RING
  2211. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2212. struct dp_pdev *pdev)
  2213. {
  2214. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2215. int max_mac_rings;
  2216. int i;
  2217. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2218. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2219. for (i = 0; i < max_mac_rings; i++) {
  2220. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2221. "%s: pdev_id %d mac_id %d",
  2222. __func__, pdev->pdev_id, i);
  2223. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2224. RXDMA_BUF, 1, i,
  2225. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2226. QDF_TRACE(QDF_MODULE_ID_DP,
  2227. QDF_TRACE_LEVEL_ERROR,
  2228. FL("failed rx mac ring setup"));
  2229. return QDF_STATUS_E_FAILURE;
  2230. }
  2231. }
  2232. return QDF_STATUS_SUCCESS;
  2233. }
  2234. #else
  2235. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2236. struct dp_pdev *pdev)
  2237. {
  2238. return QDF_STATUS_SUCCESS;
  2239. }
  2240. #endif
  2241. /**
  2242. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2243. * @pdev - DP_PDEV handle
  2244. *
  2245. * Return: void
  2246. */
  2247. static inline void
  2248. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2249. {
  2250. uint8_t map_id;
  2251. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2252. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  2253. sizeof(default_dscp_tid_map));
  2254. }
  2255. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  2256. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  2257. pdev->dscp_tid_map[map_id],
  2258. map_id);
  2259. }
  2260. }
  2261. #ifdef QCA_SUPPORT_SON
  2262. /**
  2263. * dp_mark_peer_inact(): Update peer inactivity status
  2264. * @peer_handle - datapath peer handle
  2265. *
  2266. * Return: void
  2267. */
  2268. void dp_mark_peer_inact(void *peer_handle, bool inactive)
  2269. {
  2270. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2271. struct dp_pdev *pdev;
  2272. struct dp_soc *soc;
  2273. bool inactive_old;
  2274. if (!peer)
  2275. return;
  2276. pdev = peer->vdev->pdev;
  2277. soc = pdev->soc;
  2278. inactive_old = peer->peer_bs_inact_flag == 1;
  2279. if (!inactive)
  2280. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2281. peer->peer_bs_inact_flag = inactive ? 1 : 0;
  2282. if (inactive_old != inactive) {
  2283. /**
  2284. * Note: a node lookup can happen in RX datapath context
  2285. * when a node changes from inactive to active (at most once
  2286. * per inactivity timeout threshold)
  2287. */
  2288. if (soc->cdp_soc.ol_ops->record_act_change) {
  2289. soc->cdp_soc.ol_ops->record_act_change(
  2290. (void *)pdev->ctrl_pdev,
  2291. peer->mac_addr.raw, !inactive);
  2292. }
  2293. }
  2294. }
  2295. /**
  2296. * dp_txrx_peer_find_inact_timeout_handler(): Inactivity timeout function
  2297. *
  2298. * Periodically checks the inactivity status
  2299. */
  2300. static os_timer_func(dp_txrx_peer_find_inact_timeout_handler)
  2301. {
  2302. struct dp_pdev *pdev;
  2303. struct dp_vdev *vdev;
  2304. struct dp_peer *peer;
  2305. struct dp_soc *soc;
  2306. int i;
  2307. OS_GET_TIMER_ARG(soc, struct dp_soc *);
  2308. qdf_spin_lock(&soc->peer_ref_mutex);
  2309. for (i = 0; i < soc->pdev_count; i++) {
  2310. pdev = soc->pdev_list[i];
  2311. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2312. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2313. if (vdev->opmode != wlan_op_mode_ap)
  2314. continue;
  2315. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2316. if (!peer->authorize) {
  2317. /**
  2318. * Inactivity check only interested in
  2319. * connected node
  2320. */
  2321. continue;
  2322. }
  2323. if (peer->peer_bs_inact > soc->pdev_bs_inact_reload) {
  2324. /**
  2325. * This check ensures we do not wait extra long
  2326. * due to the potential race condition
  2327. */
  2328. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2329. }
  2330. if (peer->peer_bs_inact > 0) {
  2331. /* Do not let it wrap around */
  2332. peer->peer_bs_inact--;
  2333. }
  2334. if (peer->peer_bs_inact == 0)
  2335. dp_mark_peer_inact(peer, true);
  2336. }
  2337. }
  2338. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2339. }
  2340. qdf_spin_unlock(&soc->peer_ref_mutex);
  2341. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  2342. soc->pdev_bs_inact_interval * 1000);
  2343. }
  2344. /**
  2345. * dp_free_inact_timer(): free inact timer
  2346. * @timer - inact timer handle
  2347. *
  2348. * Return: bool
  2349. */
  2350. void dp_free_inact_timer(struct dp_soc *soc)
  2351. {
  2352. qdf_timer_free(&soc->pdev_bs_inact_timer);
  2353. }
  2354. #else
  2355. void dp_mark_peer_inact(void *peer, bool inactive)
  2356. {
  2357. return;
  2358. }
  2359. void dp_free_inact_timer(struct dp_soc *soc)
  2360. {
  2361. return;
  2362. }
  2363. #endif
  2364. #ifdef IPA_OFFLOAD
  2365. /**
  2366. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2367. * @soc: data path instance
  2368. * @pdev: core txrx pdev context
  2369. *
  2370. * Return: QDF_STATUS_SUCCESS: success
  2371. * QDF_STATUS_E_RESOURCES: Error return
  2372. */
  2373. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2374. struct dp_pdev *pdev)
  2375. {
  2376. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2377. int entries;
  2378. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2379. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2380. /* Setup second Rx refill buffer ring */
  2381. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2382. IPA_RX_REFILL_BUF_RING_IDX,
  2383. pdev->pdev_id,
  2384. entries)) {
  2385. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2386. FL("dp_srng_setup failed second rx refill ring"));
  2387. return QDF_STATUS_E_FAILURE;
  2388. }
  2389. return QDF_STATUS_SUCCESS;
  2390. }
  2391. /**
  2392. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2393. * @soc: data path instance
  2394. * @pdev: core txrx pdev context
  2395. *
  2396. * Return: void
  2397. */
  2398. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2399. struct dp_pdev *pdev)
  2400. {
  2401. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2402. IPA_RX_REFILL_BUF_RING_IDX);
  2403. }
  2404. #else
  2405. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2406. struct dp_pdev *pdev)
  2407. {
  2408. return QDF_STATUS_SUCCESS;
  2409. }
  2410. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2411. struct dp_pdev *pdev)
  2412. {
  2413. }
  2414. #endif
  2415. #if !defined(QCA_WIFI_QCA6390) && !defined(DISABLE_MON_CONFIG)
  2416. static
  2417. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2418. {
  2419. int mac_id = 0;
  2420. int pdev_id = pdev->pdev_id;
  2421. int entries;
  2422. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2423. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2424. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2425. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2426. entries = wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2427. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2428. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2429. entries)) {
  2430. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2431. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2432. return QDF_STATUS_E_NOMEM;
  2433. }
  2434. entries = wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2435. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2436. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2437. entries)) {
  2438. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2439. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2440. return QDF_STATUS_E_NOMEM;
  2441. }
  2442. entries = wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2443. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2444. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2445. entries)) {
  2446. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2447. FL(RNG_ERR "rxdma_mon_status_ring"));
  2448. return QDF_STATUS_E_NOMEM;
  2449. }
  2450. entries = wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2451. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2452. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2453. entries)) {
  2454. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2455. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2456. return QDF_STATUS_E_NOMEM;
  2457. }
  2458. }
  2459. return QDF_STATUS_SUCCESS;
  2460. }
  2461. #else
  2462. static QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2463. {
  2464. return QDF_STATUS_SUCCESS;
  2465. }
  2466. #endif
  2467. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2468. * @pdev_hdl: pdev handle
  2469. */
  2470. #ifdef ATH_SUPPORT_EXT_STAT
  2471. void dp_iterate_update_peer_list(void *pdev_hdl)
  2472. {
  2473. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2474. struct dp_vdev *vdev = NULL;
  2475. struct dp_peer *peer = NULL;
  2476. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2477. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2478. dp_cal_client_update_peer_stats(&peer->stats);
  2479. }
  2480. }
  2481. }
  2482. #else
  2483. void dp_iterate_update_peer_list(void *pdev_hdl)
  2484. {
  2485. }
  2486. #endif
  2487. /*
  2488. * dp_pdev_attach_wifi3() - attach txrx pdev
  2489. * @ctrl_pdev: Opaque PDEV object
  2490. * @txrx_soc: Datapath SOC handle
  2491. * @htc_handle: HTC handle for host-target interface
  2492. * @qdf_osdev: QDF OS device
  2493. * @pdev_id: PDEV ID
  2494. *
  2495. * Return: DP PDEV handle on success, NULL on failure
  2496. */
  2497. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2498. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2499. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2500. {
  2501. int tx_ring_size;
  2502. int tx_comp_ring_size;
  2503. int reo_dst_ring_size;
  2504. int entries;
  2505. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2506. int nss_cfg;
  2507. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2508. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2509. if (!pdev) {
  2510. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2511. FL("DP PDEV memory allocation failed"));
  2512. goto fail0;
  2513. }
  2514. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2515. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2516. if (!pdev->wlan_cfg_ctx) {
  2517. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2518. FL("pdev cfg_attach failed"));
  2519. qdf_mem_free(pdev);
  2520. goto fail0;
  2521. }
  2522. /*
  2523. * set nss pdev config based on soc config
  2524. */
  2525. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2526. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2527. (nss_cfg & (1 << pdev_id)));
  2528. pdev->soc = soc;
  2529. pdev->ctrl_pdev = ctrl_pdev;
  2530. pdev->pdev_id = pdev_id;
  2531. soc->pdev_list[pdev_id] = pdev;
  2532. soc->pdev_count++;
  2533. TAILQ_INIT(&pdev->vdev_list);
  2534. qdf_spinlock_create(&pdev->vdev_list_lock);
  2535. pdev->vdev_count = 0;
  2536. qdf_spinlock_create(&pdev->tx_mutex);
  2537. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2538. TAILQ_INIT(&pdev->neighbour_peers_list);
  2539. pdev->neighbour_peers_added = false;
  2540. if (dp_soc_cmn_setup(soc)) {
  2541. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2542. FL("dp_soc_cmn_setup failed"));
  2543. goto fail1;
  2544. }
  2545. /* Setup per PDEV TCL rings if configured */
  2546. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2547. tx_ring_size =
  2548. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2549. tx_comp_ring_size =
  2550. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2551. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2552. pdev_id, pdev_id, tx_ring_size)) {
  2553. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2554. FL("dp_srng_setup failed for tcl_data_ring"));
  2555. goto fail1;
  2556. }
  2557. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2558. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2559. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2560. FL("dp_srng_setup failed for tx_comp_ring"));
  2561. goto fail1;
  2562. }
  2563. soc->num_tcl_data_rings++;
  2564. }
  2565. /* Tx specific init */
  2566. if (dp_tx_pdev_attach(pdev)) {
  2567. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2568. FL("dp_tx_pdev_attach failed"));
  2569. goto fail1;
  2570. }
  2571. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2572. /* Setup per PDEV REO rings if configured */
  2573. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2574. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2575. pdev_id, pdev_id, reo_dst_ring_size)) {
  2576. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2577. FL("dp_srng_setup failed for reo_dest_ringn"));
  2578. goto fail1;
  2579. }
  2580. soc->num_reo_dest_rings++;
  2581. }
  2582. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2583. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2584. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2585. FL("dp_srng_setup failed rx refill ring"));
  2586. goto fail1;
  2587. }
  2588. if (dp_rxdma_ring_setup(soc, pdev)) {
  2589. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2590. FL("RXDMA ring config failed"));
  2591. goto fail1;
  2592. }
  2593. if (dp_mon_rings_setup(soc, pdev)) {
  2594. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2595. FL("MONITOR rings setup failed"));
  2596. goto fail1;
  2597. }
  2598. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2599. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2600. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2601. 0, pdev_id,
  2602. entries)) {
  2603. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2604. FL(RNG_ERR "rxdma_err_dst_ring"));
  2605. goto fail1;
  2606. }
  2607. }
  2608. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2609. goto fail1;
  2610. if (dp_ipa_ring_resource_setup(soc, pdev))
  2611. goto fail1;
  2612. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2613. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2614. FL("dp_ipa_uc_attach failed"));
  2615. goto fail1;
  2616. }
  2617. /* Rx specific init */
  2618. if (dp_rx_pdev_attach(pdev)) {
  2619. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2620. FL("dp_rx_pdev_attach failed"));
  2621. goto fail0;
  2622. }
  2623. DP_STATS_INIT(pdev);
  2624. /* Monitor filter init */
  2625. pdev->mon_filter_mode = MON_FILTER_ALL;
  2626. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2627. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2628. pdev->fp_data_filter = FILTER_DATA_ALL;
  2629. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2630. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2631. pdev->mo_data_filter = FILTER_DATA_ALL;
  2632. dp_local_peer_id_pool_init(pdev);
  2633. dp_dscp_tid_map_setup(pdev);
  2634. /* Rx monitor mode specific init */
  2635. if (dp_rx_pdev_mon_attach(pdev)) {
  2636. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2637. "dp_rx_pdev_attach failed");
  2638. goto fail1;
  2639. }
  2640. if (dp_wdi_event_attach(pdev)) {
  2641. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2642. "dp_wdi_evet_attach failed");
  2643. goto fail1;
  2644. }
  2645. /* set the reo destination during initialization */
  2646. pdev->reo_dest = pdev->pdev_id + 1;
  2647. /*
  2648. * initialize ppdu tlv list
  2649. */
  2650. TAILQ_INIT(&pdev->ppdu_info_list);
  2651. pdev->tlv_count = 0;
  2652. pdev->list_depth = 0;
  2653. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2654. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2655. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2656. TRUE);
  2657. /* initlialize cal client timer */
  2658. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2659. &dp_iterate_update_peer_list);
  2660. return (struct cdp_pdev *)pdev;
  2661. fail1:
  2662. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2663. fail0:
  2664. return NULL;
  2665. }
  2666. /*
  2667. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2668. * @soc: data path SoC handle
  2669. * @pdev: Physical device handle
  2670. *
  2671. * Return: void
  2672. */
  2673. #ifdef QCA_HOST2FW_RXBUF_RING
  2674. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2675. struct dp_pdev *pdev)
  2676. {
  2677. int max_mac_rings =
  2678. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2679. int i;
  2680. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2681. max_mac_rings : MAX_RX_MAC_RINGS;
  2682. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2683. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2684. RXDMA_BUF, 1);
  2685. qdf_timer_free(&soc->mon_reap_timer);
  2686. }
  2687. #else
  2688. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2689. struct dp_pdev *pdev)
  2690. {
  2691. }
  2692. #endif
  2693. /*
  2694. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2695. * @pdev: device object
  2696. *
  2697. * Return: void
  2698. */
  2699. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2700. {
  2701. struct dp_neighbour_peer *peer = NULL;
  2702. struct dp_neighbour_peer *temp_peer = NULL;
  2703. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2704. neighbour_peer_list_elem, temp_peer) {
  2705. /* delete this peer from the list */
  2706. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2707. peer, neighbour_peer_list_elem);
  2708. qdf_mem_free(peer);
  2709. }
  2710. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2711. }
  2712. /**
  2713. * dp_htt_ppdu_stats_detach() - detach stats resources
  2714. * @pdev: Datapath PDEV handle
  2715. *
  2716. * Return: void
  2717. */
  2718. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2719. {
  2720. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2721. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2722. ppdu_info_list_elem, ppdu_info_next) {
  2723. if (!ppdu_info)
  2724. break;
  2725. qdf_assert_always(ppdu_info->nbuf);
  2726. qdf_nbuf_free(ppdu_info->nbuf);
  2727. qdf_mem_free(ppdu_info);
  2728. }
  2729. }
  2730. #if !defined(QCA_WIFI_QCA6390) && !defined(DISABLE_MON_CONFIG)
  2731. static
  2732. void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2733. int mac_id)
  2734. {
  2735. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2736. RXDMA_MONITOR_BUF, 0);
  2737. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2738. RXDMA_MONITOR_DST, 0);
  2739. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2740. RXDMA_MONITOR_STATUS, 0);
  2741. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2742. RXDMA_MONITOR_DESC, 0);
  2743. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2744. RXDMA_DST, 0);
  2745. }
  2746. #else
  2747. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2748. int mac_id)
  2749. {
  2750. }
  2751. #endif
  2752. /*
  2753. * dp_pdev_detach_wifi3() - detach txrx pdev
  2754. * @txrx_pdev: Datapath PDEV handle
  2755. * @force: Force detach
  2756. *
  2757. */
  2758. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2759. {
  2760. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2761. struct dp_soc *soc = pdev->soc;
  2762. qdf_nbuf_t curr_nbuf, next_nbuf;
  2763. int mac_id;
  2764. dp_wdi_event_detach(pdev);
  2765. dp_tx_pdev_detach(pdev);
  2766. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2767. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2768. TCL_DATA, pdev->pdev_id);
  2769. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2770. WBM2SW_RELEASE, pdev->pdev_id);
  2771. }
  2772. dp_pktlogmod_exit(pdev);
  2773. dp_rx_pdev_detach(pdev);
  2774. dp_rx_pdev_mon_detach(pdev);
  2775. dp_neighbour_peers_detach(pdev);
  2776. qdf_spinlock_destroy(&pdev->tx_mutex);
  2777. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2778. dp_ipa_uc_detach(soc, pdev);
  2779. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2780. /* Cleanup per PDEV REO rings if configured */
  2781. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2782. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2783. REO_DST, pdev->pdev_id);
  2784. }
  2785. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2786. dp_rxdma_ring_cleanup(soc, pdev);
  2787. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2788. dp_mon_ring_deinit(soc, pdev, mac_id);
  2789. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2790. RXDMA_DST, 0);
  2791. }
  2792. curr_nbuf = pdev->invalid_peer_head_msdu;
  2793. while (curr_nbuf) {
  2794. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2795. qdf_nbuf_free(curr_nbuf);
  2796. curr_nbuf = next_nbuf;
  2797. }
  2798. dp_htt_ppdu_stats_detach(pdev);
  2799. qdf_nbuf_free(pdev->sojourn_buf);
  2800. dp_cal_client_detach(&pdev->cal_client_ctx);
  2801. soc->pdev_list[pdev->pdev_id] = NULL;
  2802. soc->pdev_count--;
  2803. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2804. qdf_mem_free(pdev->dp_txrx_handle);
  2805. qdf_mem_free(pdev);
  2806. }
  2807. /*
  2808. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2809. * @soc: DP SOC handle
  2810. */
  2811. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2812. {
  2813. struct reo_desc_list_node *desc;
  2814. struct dp_rx_tid *rx_tid;
  2815. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2816. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2817. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2818. rx_tid = &desc->rx_tid;
  2819. qdf_mem_unmap_nbytes_single(soc->osdev,
  2820. rx_tid->hw_qdesc_paddr,
  2821. QDF_DMA_BIDIRECTIONAL,
  2822. rx_tid->hw_qdesc_alloc_size);
  2823. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2824. qdf_mem_free(desc);
  2825. }
  2826. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2827. qdf_list_destroy(&soc->reo_desc_freelist);
  2828. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2829. }
  2830. /*
  2831. * dp_soc_detach_wifi3() - Detach txrx SOC
  2832. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2833. */
  2834. static void dp_soc_detach_wifi3(void *txrx_soc)
  2835. {
  2836. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2837. int i;
  2838. qdf_atomic_set(&soc->cmn_init_done, 0);
  2839. qdf_flush_work(&soc->htt_stats.work);
  2840. qdf_disable_work(&soc->htt_stats.work);
  2841. /* Free pending htt stats messages */
  2842. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2843. dp_free_inact_timer(soc);
  2844. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2845. if (soc->pdev_list[i])
  2846. dp_pdev_detach_wifi3(
  2847. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2848. }
  2849. dp_peer_find_detach(soc);
  2850. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2851. * SW descriptors
  2852. */
  2853. /* Free the ring memories */
  2854. /* Common rings */
  2855. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2856. dp_tx_soc_detach(soc);
  2857. /* Tx data rings */
  2858. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2859. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2860. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2861. TCL_DATA, i);
  2862. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2863. WBM2SW_RELEASE, i);
  2864. }
  2865. }
  2866. /* TCL command and status rings */
  2867. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2868. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2869. /* Rx data rings */
  2870. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2871. soc->num_reo_dest_rings =
  2872. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2873. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2874. /* TODO: Get number of rings and ring sizes
  2875. * from wlan_cfg
  2876. */
  2877. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2878. REO_DST, i);
  2879. }
  2880. }
  2881. /* REO reinjection ring */
  2882. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2883. /* Rx release ring */
  2884. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2885. /* Rx exception ring */
  2886. /* TODO: Better to store ring_type and ring_num in
  2887. * dp_srng during setup
  2888. */
  2889. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2890. /* REO command and status rings */
  2891. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2892. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2893. dp_hw_link_desc_pool_cleanup(soc);
  2894. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2895. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2896. htt_soc_detach(soc->htt_handle);
  2897. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  2898. dp_reo_cmdlist_destroy(soc);
  2899. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2900. dp_reo_desc_freelist_destroy(soc);
  2901. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2902. dp_soc_wds_detach(soc);
  2903. qdf_spinlock_destroy(&soc->ast_lock);
  2904. qdf_mem_free(soc);
  2905. }
  2906. #if !defined(QCA_WIFI_QCA6390) && !defined(DISABLE_MON_CONFIG)
  2907. static void dp_mon_htt_srng_setup(struct dp_soc *soc,
  2908. struct dp_pdev *pdev,
  2909. int mac_id,
  2910. int mac_for_pdev)
  2911. {
  2912. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2913. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2914. RXDMA_MONITOR_BUF);
  2915. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2916. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2917. RXDMA_MONITOR_DST);
  2918. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2919. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2920. RXDMA_MONITOR_STATUS);
  2921. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2922. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2923. RXDMA_MONITOR_DESC);
  2924. }
  2925. #else
  2926. static void dp_mon_htt_srng_setup(struct dp_soc *soc,
  2927. struct dp_pdev *pdev,
  2928. int mac_id,
  2929. int mac_for_pdev)
  2930. {
  2931. }
  2932. #endif
  2933. /*
  2934. * dp_rxdma_ring_config() - configure the RX DMA rings
  2935. *
  2936. * This function is used to configure the MAC rings.
  2937. * On MCL host provides buffers in Host2FW ring
  2938. * FW refills (copies) buffers to the ring and updates
  2939. * ring_idx in register
  2940. *
  2941. * @soc: data path SoC handle
  2942. *
  2943. * Return: void
  2944. */
  2945. #ifdef QCA_HOST2FW_RXBUF_RING
  2946. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2947. {
  2948. int i;
  2949. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2950. struct dp_pdev *pdev = soc->pdev_list[i];
  2951. if (pdev) {
  2952. int mac_id;
  2953. bool dbs_enable = 0;
  2954. int max_mac_rings =
  2955. wlan_cfg_get_num_mac_rings
  2956. (pdev->wlan_cfg_ctx);
  2957. htt_srng_setup(soc->htt_handle, 0,
  2958. pdev->rx_refill_buf_ring.hal_srng,
  2959. RXDMA_BUF);
  2960. if (pdev->rx_refill_buf_ring2.hal_srng)
  2961. htt_srng_setup(soc->htt_handle, 0,
  2962. pdev->rx_refill_buf_ring2.hal_srng,
  2963. RXDMA_BUF);
  2964. if (soc->cdp_soc.ol_ops->
  2965. is_hw_dbs_2x2_capable) {
  2966. dbs_enable = soc->cdp_soc.ol_ops->
  2967. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  2968. }
  2969. if (dbs_enable) {
  2970. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2971. QDF_TRACE_LEVEL_ERROR,
  2972. FL("DBS enabled max_mac_rings %d"),
  2973. max_mac_rings);
  2974. } else {
  2975. max_mac_rings = 1;
  2976. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2977. QDF_TRACE_LEVEL_ERROR,
  2978. FL("DBS disabled, max_mac_rings %d"),
  2979. max_mac_rings);
  2980. }
  2981. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2982. FL("pdev_id %d max_mac_rings %d"),
  2983. pdev->pdev_id, max_mac_rings);
  2984. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  2985. int mac_for_pdev = dp_get_mac_id_for_pdev(
  2986. mac_id, pdev->pdev_id);
  2987. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2988. QDF_TRACE_LEVEL_ERROR,
  2989. FL("mac_id %d"), mac_for_pdev);
  2990. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2991. pdev->rx_mac_buf_ring[mac_id]
  2992. .hal_srng,
  2993. RXDMA_BUF);
  2994. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2995. pdev->rxdma_err_dst_ring[mac_id]
  2996. .hal_srng,
  2997. RXDMA_DST);
  2998. /* Configure monitor mode rings */
  2999. dp_mon_htt_srng_setup(soc, pdev, mac_id,
  3000. mac_for_pdev);
  3001. }
  3002. }
  3003. }
  3004. /*
  3005. * Timer to reap rxdma status rings.
  3006. * Needed until we enable ppdu end interrupts
  3007. */
  3008. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3009. dp_service_mon_rings, (void *)soc,
  3010. QDF_TIMER_TYPE_WAKE_APPS);
  3011. soc->reap_timer_init = 1;
  3012. }
  3013. #else
  3014. /* This is only for WIN */
  3015. static void dp_rxdma_ring_config(struct dp_soc *soc)
  3016. {
  3017. int i;
  3018. int mac_id;
  3019. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3020. struct dp_pdev *pdev = soc->pdev_list[i];
  3021. if (pdev == NULL)
  3022. continue;
  3023. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3024. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3025. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3026. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3027. #ifndef DISABLE_MON_CONFIG
  3028. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3029. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3030. RXDMA_MONITOR_BUF);
  3031. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3032. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3033. RXDMA_MONITOR_DST);
  3034. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3035. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3036. RXDMA_MONITOR_STATUS);
  3037. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3038. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3039. RXDMA_MONITOR_DESC);
  3040. #endif
  3041. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3042. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3043. RXDMA_DST);
  3044. }
  3045. }
  3046. }
  3047. #endif
  3048. /*
  3049. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3050. * @txrx_soc: Datapath SOC handle
  3051. */
  3052. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3053. {
  3054. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3055. htt_soc_attach_target(soc->htt_handle);
  3056. dp_rxdma_ring_config(soc);
  3057. DP_STATS_INIT(soc);
  3058. /* initialize work queue for stats processing */
  3059. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3060. return 0;
  3061. }
  3062. /*
  3063. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3064. * @txrx_soc: Datapath SOC handle
  3065. */
  3066. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3067. {
  3068. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3069. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3070. }
  3071. /*
  3072. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3073. * @txrx_soc: Datapath SOC handle
  3074. * @nss_cfg: nss config
  3075. */
  3076. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3077. {
  3078. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3079. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3080. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3081. /*
  3082. * TODO: masked out based on the per offloaded radio
  3083. */
  3084. if (config == dp_nss_cfg_dbdc) {
  3085. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3086. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3087. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3088. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3089. }
  3090. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3091. FL("nss-wifi<0> nss config is enabled"));
  3092. }
  3093. /*
  3094. * dp_vdev_attach_wifi3() - attach txrx vdev
  3095. * @txrx_pdev: Datapath PDEV handle
  3096. * @vdev_mac_addr: MAC address of the virtual interface
  3097. * @vdev_id: VDEV Id
  3098. * @wlan_op_mode: VDEV operating mode
  3099. *
  3100. * Return: DP VDEV handle on success, NULL on failure
  3101. */
  3102. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3103. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3104. {
  3105. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3106. struct dp_soc *soc = pdev->soc;
  3107. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3108. if (!vdev) {
  3109. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3110. FL("DP VDEV memory allocation failed"));
  3111. goto fail0;
  3112. }
  3113. vdev->pdev = pdev;
  3114. vdev->vdev_id = vdev_id;
  3115. vdev->opmode = op_mode;
  3116. vdev->osdev = soc->osdev;
  3117. vdev->osif_rx = NULL;
  3118. vdev->osif_rsim_rx_decap = NULL;
  3119. vdev->osif_get_key = NULL;
  3120. vdev->osif_rx_mon = NULL;
  3121. vdev->osif_tx_free_ext = NULL;
  3122. vdev->osif_vdev = NULL;
  3123. vdev->delete.pending = 0;
  3124. vdev->safemode = 0;
  3125. vdev->drop_unenc = 1;
  3126. vdev->sec_type = cdp_sec_type_none;
  3127. #ifdef notyet
  3128. vdev->filters_num = 0;
  3129. #endif
  3130. qdf_mem_copy(
  3131. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3132. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3133. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3134. vdev->dscp_tid_map_id = 0;
  3135. vdev->mcast_enhancement_en = 0;
  3136. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3137. /* TODO: Initialize default HTT meta data that will be used in
  3138. * TCL descriptors for packets transmitted from this VDEV
  3139. */
  3140. TAILQ_INIT(&vdev->peer_list);
  3141. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3142. /* add this vdev into the pdev's list */
  3143. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3144. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3145. pdev->vdev_count++;
  3146. dp_tx_vdev_attach(vdev);
  3147. if ((soc->intr_mode == DP_INTR_POLL) &&
  3148. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3149. if (pdev->vdev_count == 1)
  3150. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3151. }
  3152. dp_lro_hash_setup(soc);
  3153. /* LRO */
  3154. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3155. wlan_op_mode_sta == vdev->opmode)
  3156. vdev->lro_enable = true;
  3157. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3158. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3159. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3160. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3161. DP_STATS_INIT(vdev);
  3162. if (wlan_op_mode_sta == vdev->opmode)
  3163. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3164. vdev->mac_addr.raw,
  3165. NULL);
  3166. return (struct cdp_vdev *)vdev;
  3167. fail0:
  3168. return NULL;
  3169. }
  3170. /**
  3171. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3172. * @vdev: Datapath VDEV handle
  3173. * @osif_vdev: OSIF vdev handle
  3174. * @ctrl_vdev: UMAC vdev handle
  3175. * @txrx_ops: Tx and Rx operations
  3176. *
  3177. * Return: DP VDEV handle on success, NULL on failure
  3178. */
  3179. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3180. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3181. struct ol_txrx_ops *txrx_ops)
  3182. {
  3183. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3184. vdev->osif_vdev = osif_vdev;
  3185. vdev->ctrl_vdev = ctrl_vdev;
  3186. vdev->osif_rx = txrx_ops->rx.rx;
  3187. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3188. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3189. vdev->osif_get_key = txrx_ops->get_key;
  3190. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3191. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3192. #ifdef notyet
  3193. #if ATH_SUPPORT_WAPI
  3194. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3195. #endif
  3196. #endif
  3197. #ifdef UMAC_SUPPORT_PROXY_ARP
  3198. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3199. #endif
  3200. vdev->me_convert = txrx_ops->me_convert;
  3201. /* TODO: Enable the following once Tx code is integrated */
  3202. if (vdev->mesh_vdev)
  3203. txrx_ops->tx.tx = dp_tx_send_mesh;
  3204. else
  3205. txrx_ops->tx.tx = dp_tx_send;
  3206. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3207. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3208. "DP Vdev Register success");
  3209. }
  3210. /**
  3211. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3212. * @vdev: Datapath VDEV handle
  3213. *
  3214. * Return: void
  3215. */
  3216. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3217. {
  3218. struct dp_pdev *pdev = vdev->pdev;
  3219. struct dp_soc *soc = pdev->soc;
  3220. struct dp_peer *peer;
  3221. uint16_t *peer_ids;
  3222. uint8_t i = 0, j = 0;
  3223. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3224. if (!peer_ids) {
  3225. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3226. "DP alloc failure - unable to flush peers");
  3227. return;
  3228. }
  3229. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3230. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3231. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3232. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3233. if (j < soc->max_peers)
  3234. peer_ids[j++] = peer->peer_ids[i];
  3235. }
  3236. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3237. for (i = 0; i < j ; i++)
  3238. dp_rx_peer_unmap_handler(soc, peer_ids[i]);
  3239. qdf_mem_free(peer_ids);
  3240. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3241. FL("Flushed peers for vdev object %pK "), vdev);
  3242. }
  3243. /*
  3244. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3245. * @txrx_vdev: Datapath VDEV handle
  3246. * @callback: Callback OL_IF on completion of detach
  3247. * @cb_context: Callback context
  3248. *
  3249. */
  3250. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3251. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3252. {
  3253. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3254. struct dp_pdev *pdev = vdev->pdev;
  3255. struct dp_soc *soc = pdev->soc;
  3256. struct dp_neighbour_peer *peer = NULL;
  3257. /* preconditions */
  3258. qdf_assert(vdev);
  3259. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3260. /* remove the vdev from its parent pdev's list */
  3261. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3262. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3263. if (wlan_op_mode_sta == vdev->opmode)
  3264. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3265. /*
  3266. * If Target is hung, flush all peers before detaching vdev
  3267. * this will free all references held due to missing
  3268. * unmap commands from Target
  3269. */
  3270. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3271. dp_vdev_flush_peers(vdev);
  3272. /*
  3273. * Use peer_ref_mutex while accessing peer_list, in case
  3274. * a peer is in the process of being removed from the list.
  3275. */
  3276. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3277. /* check that the vdev has no peers allocated */
  3278. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3279. /* debug print - will be removed later */
  3280. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3281. FL("not deleting vdev object %pK (%pM)"
  3282. "until deletion finishes for all its peers"),
  3283. vdev, vdev->mac_addr.raw);
  3284. /* indicate that the vdev needs to be deleted */
  3285. vdev->delete.pending = 1;
  3286. vdev->delete.callback = callback;
  3287. vdev->delete.context = cb_context;
  3288. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3289. return;
  3290. }
  3291. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3292. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3293. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3294. neighbour_peer_list_elem) {
  3295. QDF_ASSERT(peer->vdev != vdev);
  3296. }
  3297. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3298. dp_tx_vdev_detach(vdev);
  3299. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3300. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3301. qdf_mem_free(vdev);
  3302. if (callback)
  3303. callback(cb_context);
  3304. }
  3305. /*
  3306. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3307. * @soc - datapath soc handle
  3308. * @peer - datapath peer handle
  3309. *
  3310. * Delete the AST entries belonging to a peer
  3311. */
  3312. #ifdef FEATURE_AST
  3313. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3314. struct dp_peer *peer)
  3315. {
  3316. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3317. qdf_spin_lock_bh(&soc->ast_lock);
  3318. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3319. dp_peer_del_ast(soc, ast_entry);
  3320. peer->self_ast_entry = NULL;
  3321. TAILQ_INIT(&peer->ast_entry_list);
  3322. qdf_spin_unlock_bh(&soc->ast_lock);
  3323. }
  3324. #else
  3325. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3326. struct dp_peer *peer)
  3327. {
  3328. }
  3329. #endif
  3330. #if ATH_SUPPORT_WRAP
  3331. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3332. uint8_t *peer_mac_addr)
  3333. {
  3334. struct dp_peer *peer;
  3335. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3336. 0, vdev->vdev_id);
  3337. if (!peer)
  3338. return NULL;
  3339. if (peer->bss_peer)
  3340. return peer;
  3341. qdf_atomic_dec(&peer->ref_cnt);
  3342. return NULL;
  3343. }
  3344. #else
  3345. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3346. uint8_t *peer_mac_addr)
  3347. {
  3348. struct dp_peer *peer;
  3349. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3350. 0, vdev->vdev_id);
  3351. if (!peer)
  3352. return NULL;
  3353. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3354. return peer;
  3355. qdf_atomic_dec(&peer->ref_cnt);
  3356. return NULL;
  3357. }
  3358. #endif
  3359. /*
  3360. * dp_peer_create_wifi3() - attach txrx peer
  3361. * @txrx_vdev: Datapath VDEV handle
  3362. * @peer_mac_addr: Peer MAC address
  3363. *
  3364. * Return: DP peeer handle on success, NULL on failure
  3365. */
  3366. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3367. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3368. {
  3369. struct dp_peer *peer;
  3370. int i;
  3371. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3372. struct dp_pdev *pdev;
  3373. struct dp_soc *soc;
  3374. struct dp_ast_entry *ast_entry;
  3375. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3376. /* preconditions */
  3377. qdf_assert(vdev);
  3378. qdf_assert(peer_mac_addr);
  3379. pdev = vdev->pdev;
  3380. soc = pdev->soc;
  3381. /*
  3382. * If a peer entry with given MAC address already exists,
  3383. * reuse the peer and reset the state of peer.
  3384. */
  3385. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3386. if (peer) {
  3387. peer->delete_in_progress = false;
  3388. dp_peer_delete_ast_entries(soc, peer);
  3389. if ((vdev->opmode == wlan_op_mode_sta) &&
  3390. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3391. DP_MAC_ADDR_LEN)) {
  3392. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3393. }
  3394. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3395. /*
  3396. * Control path maintains a node count which is incremented
  3397. * for every new peer create command. Since new peer is not being
  3398. * created and earlier reference is reused here,
  3399. * peer_unref_delete event is sent to control path to
  3400. * increment the count back.
  3401. */
  3402. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3403. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3404. vdev->vdev_id, peer->mac_addr.raw);
  3405. }
  3406. peer->ctrl_peer = ctrl_peer;
  3407. dp_local_peer_id_alloc(pdev, peer);
  3408. DP_STATS_INIT(peer);
  3409. return (void *)peer;
  3410. } else {
  3411. /*
  3412. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3413. * need to remove the AST entry which was earlier added as a WDS
  3414. * entry.
  3415. * If an AST entry exists, but no peer entry exists with a given
  3416. * MAC addresses, we could deduce it as a WDS entry
  3417. */
  3418. qdf_spin_lock_bh(&soc->ast_lock);
  3419. ast_entry = dp_peer_ast_hash_find(soc, peer_mac_addr);
  3420. if (ast_entry)
  3421. dp_peer_del_ast(soc, ast_entry);
  3422. qdf_spin_unlock_bh(&soc->ast_lock);
  3423. }
  3424. #ifdef notyet
  3425. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3426. soc->mempool_ol_ath_peer);
  3427. #else
  3428. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3429. #endif
  3430. if (!peer)
  3431. return NULL; /* failure */
  3432. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3433. TAILQ_INIT(&peer->ast_entry_list);
  3434. /* store provided params */
  3435. peer->vdev = vdev;
  3436. peer->ctrl_peer = ctrl_peer;
  3437. if ((vdev->opmode == wlan_op_mode_sta) &&
  3438. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3439. DP_MAC_ADDR_LEN)) {
  3440. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3441. }
  3442. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3443. qdf_spinlock_create(&peer->peer_info_lock);
  3444. qdf_mem_copy(
  3445. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3446. /* TODO: See of rx_opt_proc is really required */
  3447. peer->rx_opt_proc = soc->rx_opt_proc;
  3448. /* initialize the peer_id */
  3449. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3450. peer->peer_ids[i] = HTT_INVALID_PEER;
  3451. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3452. qdf_atomic_init(&peer->ref_cnt);
  3453. /* keep one reference for attach */
  3454. qdf_atomic_inc(&peer->ref_cnt);
  3455. /* add this peer into the vdev's list */
  3456. if (wlan_op_mode_sta == vdev->opmode)
  3457. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3458. else
  3459. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3460. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3461. /* TODO: See if hash based search is required */
  3462. dp_peer_find_hash_add(soc, peer);
  3463. /* Initialize the peer state */
  3464. peer->state = OL_TXRX_PEER_STATE_DISC;
  3465. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3466. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3467. vdev, peer, peer->mac_addr.raw,
  3468. qdf_atomic_read(&peer->ref_cnt));
  3469. /*
  3470. * For every peer MAp message search and set if bss_peer
  3471. */
  3472. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3473. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3474. "vdev bss_peer!!!!");
  3475. peer->bss_peer = 1;
  3476. vdev->vap_bss_peer = peer;
  3477. }
  3478. for (i = 0; i < DP_MAX_TIDS; i++)
  3479. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  3480. dp_local_peer_id_alloc(pdev, peer);
  3481. DP_STATS_INIT(peer);
  3482. return (void *)peer;
  3483. }
  3484. /*
  3485. * dp_peer_setup_wifi3() - initialize the peer
  3486. * @vdev_hdl: virtual device object
  3487. * @peer: Peer object
  3488. *
  3489. * Return: void
  3490. */
  3491. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3492. {
  3493. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3494. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3495. struct dp_pdev *pdev;
  3496. struct dp_soc *soc;
  3497. bool hash_based = 0;
  3498. enum cdp_host_reo_dest_ring reo_dest;
  3499. /* preconditions */
  3500. qdf_assert(vdev);
  3501. qdf_assert(peer);
  3502. pdev = vdev->pdev;
  3503. soc = pdev->soc;
  3504. peer->last_assoc_rcvd = 0;
  3505. peer->last_disassoc_rcvd = 0;
  3506. peer->last_deauth_rcvd = 0;
  3507. /*
  3508. * hash based steering is disabled for Radios which are offloaded
  3509. * to NSS
  3510. */
  3511. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3512. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3513. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3514. FL("hash based steering for pdev: %d is %d"),
  3515. pdev->pdev_id, hash_based);
  3516. /*
  3517. * Below line of code will ensure the proper reo_dest ring is chosen
  3518. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3519. */
  3520. reo_dest = pdev->reo_dest;
  3521. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3522. /* TODO: Check the destination ring number to be passed to FW */
  3523. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3524. pdev->ctrl_pdev, peer->mac_addr.raw,
  3525. peer->vdev->vdev_id, hash_based, reo_dest);
  3526. }
  3527. dp_peer_rx_init(pdev, peer);
  3528. return;
  3529. }
  3530. /*
  3531. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3532. * @vdev_handle: virtual device object
  3533. * @htt_pkt_type: type of pkt
  3534. *
  3535. * Return: void
  3536. */
  3537. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3538. enum htt_cmn_pkt_type val)
  3539. {
  3540. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3541. vdev->tx_encap_type = val;
  3542. }
  3543. /*
  3544. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3545. * @vdev_handle: virtual device object
  3546. * @htt_pkt_type: type of pkt
  3547. *
  3548. * Return: void
  3549. */
  3550. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3551. enum htt_cmn_pkt_type val)
  3552. {
  3553. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3554. vdev->rx_decap_type = val;
  3555. }
  3556. /*
  3557. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  3558. * @txrx_soc: cdp soc handle
  3559. * @ac: Access category
  3560. * @value: timeout value in millisec
  3561. *
  3562. * Return: void
  3563. */
  3564. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3565. uint8_t ac, uint32_t value)
  3566. {
  3567. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3568. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  3569. }
  3570. /*
  3571. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  3572. * @txrx_soc: cdp soc handle
  3573. * @ac: access category
  3574. * @value: timeout value in millisec
  3575. *
  3576. * Return: void
  3577. */
  3578. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3579. uint8_t ac, uint32_t *value)
  3580. {
  3581. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3582. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  3583. }
  3584. /*
  3585. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3586. * @pdev_handle: physical device object
  3587. * @val: reo destination ring index (1 - 4)
  3588. *
  3589. * Return: void
  3590. */
  3591. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3592. enum cdp_host_reo_dest_ring val)
  3593. {
  3594. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3595. if (pdev)
  3596. pdev->reo_dest = val;
  3597. }
  3598. /*
  3599. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3600. * @pdev_handle: physical device object
  3601. *
  3602. * Return: reo destination ring index
  3603. */
  3604. static enum cdp_host_reo_dest_ring
  3605. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3606. {
  3607. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3608. if (pdev)
  3609. return pdev->reo_dest;
  3610. else
  3611. return cdp_host_reo_dest_ring_unknown;
  3612. }
  3613. #ifdef QCA_SUPPORT_SON
  3614. static void dp_son_peer_authorize(struct dp_peer *peer)
  3615. {
  3616. struct dp_soc *soc;
  3617. soc = peer->vdev->pdev->soc;
  3618. peer->peer_bs_inact_flag = 0;
  3619. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3620. return;
  3621. }
  3622. #else
  3623. static void dp_son_peer_authorize(struct dp_peer *peer)
  3624. {
  3625. return;
  3626. }
  3627. #endif
  3628. /*
  3629. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3630. * @pdev_handle: device object
  3631. * @val: value to be set
  3632. *
  3633. * Return: void
  3634. */
  3635. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3636. uint32_t val)
  3637. {
  3638. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3639. /* Enable/Disable smart mesh filtering. This flag will be checked
  3640. * during rx processing to check if packets are from NAC clients.
  3641. */
  3642. pdev->filter_neighbour_peers = val;
  3643. return 0;
  3644. }
  3645. /*
  3646. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3647. * address for smart mesh filtering
  3648. * @vdev_handle: virtual device object
  3649. * @cmd: Add/Del command
  3650. * @macaddr: nac client mac address
  3651. *
  3652. * Return: void
  3653. */
  3654. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  3655. uint32_t cmd, uint8_t *macaddr)
  3656. {
  3657. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3658. struct dp_pdev *pdev = vdev->pdev;
  3659. struct dp_neighbour_peer *peer = NULL;
  3660. if (!macaddr)
  3661. goto fail0;
  3662. /* Store address of NAC (neighbour peer) which will be checked
  3663. * against TA of received packets.
  3664. */
  3665. if (cmd == DP_NAC_PARAM_ADD) {
  3666. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3667. sizeof(*peer));
  3668. if (!peer) {
  3669. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3670. FL("DP neighbour peer node memory allocation failed"));
  3671. goto fail0;
  3672. }
  3673. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3674. macaddr, DP_MAC_ADDR_LEN);
  3675. peer->vdev = vdev;
  3676. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3677. /* add this neighbour peer into the list */
  3678. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3679. neighbour_peer_list_elem);
  3680. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3681. /* first neighbour */
  3682. if (!pdev->neighbour_peers_added) {
  3683. pdev->neighbour_peers_added = true;
  3684. dp_ppdu_ring_cfg(pdev);
  3685. }
  3686. return 1;
  3687. } else if (cmd == DP_NAC_PARAM_DEL) {
  3688. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3689. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3690. neighbour_peer_list_elem) {
  3691. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3692. macaddr, DP_MAC_ADDR_LEN)) {
  3693. /* delete this peer from the list */
  3694. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3695. peer, neighbour_peer_list_elem);
  3696. qdf_mem_free(peer);
  3697. break;
  3698. }
  3699. }
  3700. /* last neighbour deleted */
  3701. if (TAILQ_EMPTY(&pdev->neighbour_peers_list))
  3702. pdev->neighbour_peers_added = false;
  3703. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3704. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  3705. !pdev->enhanced_stats_en)
  3706. dp_ppdu_ring_reset(pdev);
  3707. return 1;
  3708. }
  3709. fail0:
  3710. return 0;
  3711. }
  3712. /*
  3713. * dp_get_sec_type() - Get the security type
  3714. * @peer: Datapath peer handle
  3715. * @sec_idx: Security id (mcast, ucast)
  3716. *
  3717. * return sec_type: Security type
  3718. */
  3719. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3720. {
  3721. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3722. return dpeer->security[sec_idx].sec_type;
  3723. }
  3724. /*
  3725. * dp_peer_authorize() - authorize txrx peer
  3726. * @peer_handle: Datapath peer handle
  3727. * @authorize
  3728. *
  3729. */
  3730. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3731. {
  3732. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3733. struct dp_soc *soc;
  3734. if (peer != NULL) {
  3735. soc = peer->vdev->pdev->soc;
  3736. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3737. dp_son_peer_authorize(peer);
  3738. peer->authorize = authorize ? 1 : 0;
  3739. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3740. }
  3741. }
  3742. #ifdef QCA_SUPPORT_SON
  3743. /*
  3744. * dp_txrx_update_inact_threshold() - Update inact timer threshold
  3745. * @pdev_handle: Device handle
  3746. * @new_threshold : updated threshold value
  3747. *
  3748. */
  3749. static void
  3750. dp_txrx_update_inact_threshold(struct cdp_pdev *pdev_handle,
  3751. u_int16_t new_threshold)
  3752. {
  3753. struct dp_vdev *vdev;
  3754. struct dp_peer *peer;
  3755. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3756. struct dp_soc *soc = pdev->soc;
  3757. u_int16_t old_threshold = soc->pdev_bs_inact_reload;
  3758. if (old_threshold == new_threshold)
  3759. return;
  3760. soc->pdev_bs_inact_reload = new_threshold;
  3761. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3762. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3763. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3764. if (vdev->opmode != wlan_op_mode_ap)
  3765. continue;
  3766. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3767. if (!peer->authorize)
  3768. continue;
  3769. if (old_threshold - peer->peer_bs_inact >=
  3770. new_threshold) {
  3771. dp_mark_peer_inact((void *)peer, true);
  3772. peer->peer_bs_inact = 0;
  3773. } else {
  3774. peer->peer_bs_inact = new_threshold -
  3775. (old_threshold - peer->peer_bs_inact);
  3776. }
  3777. }
  3778. }
  3779. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3780. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3781. }
  3782. /**
  3783. * dp_txrx_reset_inact_count(): Reset inact count
  3784. * @pdev_handle - device handle
  3785. *
  3786. * Return: void
  3787. */
  3788. static void
  3789. dp_txrx_reset_inact_count(struct cdp_pdev *pdev_handle)
  3790. {
  3791. struct dp_vdev *vdev = NULL;
  3792. struct dp_peer *peer = NULL;
  3793. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3794. struct dp_soc *soc = pdev->soc;
  3795. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3796. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3797. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3798. if (vdev->opmode != wlan_op_mode_ap)
  3799. continue;
  3800. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3801. if (!peer->authorize)
  3802. continue;
  3803. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3804. }
  3805. }
  3806. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3807. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3808. }
  3809. /**
  3810. * dp_set_inact_params(): set inactivity params
  3811. * @pdev_handle - device handle
  3812. * @inact_check_interval - inactivity interval
  3813. * @inact_normal - Inactivity normal
  3814. * @inact_overload - Inactivity overload
  3815. *
  3816. * Return: bool
  3817. */
  3818. bool dp_set_inact_params(struct cdp_pdev *pdev_handle,
  3819. u_int16_t inact_check_interval,
  3820. u_int16_t inact_normal, u_int16_t inact_overload)
  3821. {
  3822. struct dp_soc *soc;
  3823. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3824. if (!pdev)
  3825. return false;
  3826. soc = pdev->soc;
  3827. if (!soc)
  3828. return false;
  3829. soc->pdev_bs_inact_interval = inact_check_interval;
  3830. soc->pdev_bs_inact_normal = inact_normal;
  3831. soc->pdev_bs_inact_overload = inact_overload;
  3832. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3833. soc->pdev_bs_inact_normal);
  3834. return true;
  3835. }
  3836. /**
  3837. * dp_start_inact_timer(): Inactivity timer start
  3838. * @pdev_handle - device handle
  3839. * @enable - Inactivity timer start/stop
  3840. *
  3841. * Return: bool
  3842. */
  3843. bool dp_start_inact_timer(struct cdp_pdev *pdev_handle, bool enable)
  3844. {
  3845. struct dp_soc *soc;
  3846. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3847. if (!pdev)
  3848. return false;
  3849. soc = pdev->soc;
  3850. if (!soc)
  3851. return false;
  3852. if (enable) {
  3853. dp_txrx_reset_inact_count((struct cdp_pdev *)pdev);
  3854. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  3855. soc->pdev_bs_inact_interval * 1000);
  3856. } else {
  3857. qdf_timer_stop(&soc->pdev_bs_inact_timer);
  3858. }
  3859. return true;
  3860. }
  3861. /**
  3862. * dp_set_overload(): Set inactivity overload
  3863. * @pdev_handle - device handle
  3864. * @overload - overload status
  3865. *
  3866. * Return: void
  3867. */
  3868. void dp_set_overload(struct cdp_pdev *pdev_handle, bool overload)
  3869. {
  3870. struct dp_soc *soc;
  3871. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3872. if (!pdev)
  3873. return;
  3874. soc = pdev->soc;
  3875. if (!soc)
  3876. return;
  3877. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3878. overload ? soc->pdev_bs_inact_overload :
  3879. soc->pdev_bs_inact_normal);
  3880. }
  3881. /**
  3882. * dp_peer_is_inact(): check whether peer is inactive
  3883. * @peer_handle - datapath peer handle
  3884. *
  3885. * Return: bool
  3886. */
  3887. bool dp_peer_is_inact(void *peer_handle)
  3888. {
  3889. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3890. if (!peer)
  3891. return false;
  3892. return peer->peer_bs_inact_flag == 1;
  3893. }
  3894. /**
  3895. * dp_init_inact_timer: initialize the inact timer
  3896. * @soc - SOC handle
  3897. *
  3898. * Return: void
  3899. */
  3900. void dp_init_inact_timer(struct dp_soc *soc)
  3901. {
  3902. qdf_timer_init(soc->osdev, &soc->pdev_bs_inact_timer,
  3903. dp_txrx_peer_find_inact_timeout_handler,
  3904. (void *)soc, QDF_TIMER_TYPE_WAKE_APPS);
  3905. }
  3906. #else
  3907. bool dp_set_inact_params(struct cdp_pdev *pdev, u_int16_t inact_check_interval,
  3908. u_int16_t inact_normal, u_int16_t inact_overload)
  3909. {
  3910. return false;
  3911. }
  3912. bool dp_start_inact_timer(struct cdp_pdev *pdev, bool enable)
  3913. {
  3914. return false;
  3915. }
  3916. void dp_set_overload(struct cdp_pdev *pdev, bool overload)
  3917. {
  3918. return;
  3919. }
  3920. void dp_init_inact_timer(struct dp_soc *soc)
  3921. {
  3922. return;
  3923. }
  3924. bool dp_peer_is_inact(void *peer)
  3925. {
  3926. return false;
  3927. }
  3928. #endif
  3929. /*
  3930. * dp_peer_unref_delete() - unref and delete peer
  3931. * @peer_handle: Datapath peer handle
  3932. *
  3933. */
  3934. void dp_peer_unref_delete(void *peer_handle)
  3935. {
  3936. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3937. struct dp_peer *bss_peer = NULL;
  3938. struct dp_vdev *vdev = peer->vdev;
  3939. struct dp_pdev *pdev = vdev->pdev;
  3940. struct dp_soc *soc = pdev->soc;
  3941. struct dp_peer *tmppeer;
  3942. int found = 0;
  3943. uint16_t peer_id;
  3944. uint16_t vdev_id;
  3945. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3946. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  3947. peer, qdf_atomic_read(&peer->ref_cnt));
  3948. /*
  3949. * Hold the lock all the way from checking if the peer ref count
  3950. * is zero until the peer references are removed from the hash
  3951. * table and vdev list (if the peer ref count is zero).
  3952. * This protects against a new HL tx operation starting to use the
  3953. * peer object just after this function concludes it's done being used.
  3954. * Furthermore, the lock needs to be held while checking whether the
  3955. * vdev's list of peers is empty, to make sure that list is not modified
  3956. * concurrently with the empty check.
  3957. */
  3958. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3959. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  3960. peer_id = peer->peer_ids[0];
  3961. vdev_id = vdev->vdev_id;
  3962. /*
  3963. * Make sure that the reference to the peer in
  3964. * peer object map is removed
  3965. */
  3966. if (peer_id != HTT_INVALID_PEER)
  3967. soc->peer_id_to_obj_map[peer_id] = NULL;
  3968. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3969. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  3970. /* remove the reference to the peer from the hash table */
  3971. dp_peer_find_hash_remove(soc, peer);
  3972. qdf_spin_lock_bh(&soc->ast_lock);
  3973. if (peer->self_ast_entry) {
  3974. dp_peer_del_ast(soc, peer->self_ast_entry);
  3975. peer->self_ast_entry = NULL;
  3976. }
  3977. qdf_spin_unlock_bh(&soc->ast_lock);
  3978. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  3979. if (tmppeer == peer) {
  3980. found = 1;
  3981. break;
  3982. }
  3983. }
  3984. if (found) {
  3985. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  3986. peer_list_elem);
  3987. } else {
  3988. /*Ignoring the remove operation as peer not found*/
  3989. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3990. "peer:%pK not found in vdev:%pK peerlist:%pK",
  3991. peer, vdev, &peer->vdev->peer_list);
  3992. }
  3993. /* cleanup the peer data */
  3994. dp_peer_cleanup(vdev, peer);
  3995. /* check whether the parent vdev has no peers left */
  3996. if (TAILQ_EMPTY(&vdev->peer_list)) {
  3997. /*
  3998. * Now that there are no references to the peer, we can
  3999. * release the peer reference lock.
  4000. */
  4001. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4002. /*
  4003. * Check if the parent vdev was waiting for its peers
  4004. * to be deleted, in order for it to be deleted too.
  4005. */
  4006. if (vdev->delete.pending) {
  4007. ol_txrx_vdev_delete_cb vdev_delete_cb =
  4008. vdev->delete.callback;
  4009. void *vdev_delete_context =
  4010. vdev->delete.context;
  4011. QDF_TRACE(QDF_MODULE_ID_DP,
  4012. QDF_TRACE_LEVEL_INFO_HIGH,
  4013. FL("deleting vdev object %pK (%pM)"
  4014. " - its last peer is done"),
  4015. vdev, vdev->mac_addr.raw);
  4016. /* all peers are gone, go ahead and delete it */
  4017. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4018. FLOW_TYPE_VDEV,
  4019. vdev_id);
  4020. dp_tx_vdev_detach(vdev);
  4021. QDF_TRACE(QDF_MODULE_ID_DP,
  4022. QDF_TRACE_LEVEL_INFO_HIGH,
  4023. FL("deleting vdev object %pK (%pM)"),
  4024. vdev, vdev->mac_addr.raw);
  4025. qdf_mem_free(vdev);
  4026. vdev = NULL;
  4027. if (vdev_delete_cb)
  4028. vdev_delete_cb(vdev_delete_context);
  4029. }
  4030. } else {
  4031. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4032. }
  4033. if (vdev) {
  4034. if (vdev->vap_bss_peer == peer) {
  4035. vdev->vap_bss_peer = NULL;
  4036. }
  4037. }
  4038. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  4039. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4040. vdev_id, peer->mac_addr.raw);
  4041. }
  4042. if (!vdev || !vdev->vap_bss_peer) {
  4043. goto free_peer;
  4044. }
  4045. #ifdef notyet
  4046. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  4047. #else
  4048. bss_peer = vdev->vap_bss_peer;
  4049. DP_UPDATE_STATS(vdev, peer);
  4050. free_peer:
  4051. qdf_mem_free(peer);
  4052. #endif
  4053. } else {
  4054. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4055. }
  4056. }
  4057. /*
  4058. * dp_peer_detach_wifi3() – Detach txrx peer
  4059. * @peer_handle: Datapath peer handle
  4060. * @bitmap: bitmap indicating special handling of request.
  4061. *
  4062. */
  4063. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4064. {
  4065. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4066. /* redirect the peer's rx delivery function to point to a
  4067. * discard func
  4068. */
  4069. peer->rx_opt_proc = dp_rx_discard;
  4070. peer->ctrl_peer = NULL;
  4071. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4072. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4073. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4074. qdf_spinlock_destroy(&peer->peer_info_lock);
  4075. /*
  4076. * Remove the reference added during peer_attach.
  4077. * The peer will still be left allocated until the
  4078. * PEER_UNMAP message arrives to remove the other
  4079. * reference, added by the PEER_MAP message.
  4080. */
  4081. dp_peer_unref_delete(peer_handle);
  4082. }
  4083. /*
  4084. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4085. * @peer_handle: Datapath peer handle
  4086. *
  4087. */
  4088. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4089. {
  4090. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4091. return vdev->mac_addr.raw;
  4092. }
  4093. /*
  4094. * dp_vdev_set_wds() - Enable per packet stats
  4095. * @vdev_handle: DP VDEV handle
  4096. * @val: value
  4097. *
  4098. * Return: none
  4099. */
  4100. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4101. {
  4102. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4103. vdev->wds_enabled = val;
  4104. return 0;
  4105. }
  4106. /*
  4107. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4108. * @peer_handle: Datapath peer handle
  4109. *
  4110. */
  4111. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4112. uint8_t vdev_id)
  4113. {
  4114. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4115. struct dp_vdev *vdev = NULL;
  4116. if (qdf_unlikely(!pdev))
  4117. return NULL;
  4118. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4119. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4120. if (vdev->vdev_id == vdev_id)
  4121. break;
  4122. }
  4123. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4124. return (struct cdp_vdev *)vdev;
  4125. }
  4126. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4127. {
  4128. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4129. return vdev->opmode;
  4130. }
  4131. static
  4132. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4133. ol_txrx_rx_fp *stack_fn_p,
  4134. ol_osif_vdev_handle *osif_vdev_p)
  4135. {
  4136. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4137. qdf_assert(vdev);
  4138. *stack_fn_p = vdev->osif_rx_stack;
  4139. *osif_vdev_p = vdev->osif_vdev;
  4140. }
  4141. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4142. {
  4143. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4144. struct dp_pdev *pdev = vdev->pdev;
  4145. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4146. }
  4147. /**
  4148. * dp_reset_monitor_mode() - Disable monitor mode
  4149. * @pdev_handle: Datapath PDEV handle
  4150. *
  4151. * Return: 0 on success, not 0 on failure
  4152. */
  4153. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4154. {
  4155. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4156. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4157. struct dp_soc *soc = pdev->soc;
  4158. uint8_t pdev_id;
  4159. int mac_id;
  4160. pdev_id = pdev->pdev_id;
  4161. soc = pdev->soc;
  4162. qdf_spin_lock_bh(&pdev->mon_lock);
  4163. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4164. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4165. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4166. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4167. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4168. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4169. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4170. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4171. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4172. }
  4173. pdev->monitor_vdev = NULL;
  4174. qdf_spin_unlock_bh(&pdev->mon_lock);
  4175. return 0;
  4176. }
  4177. /**
  4178. * dp_set_nac() - set peer_nac
  4179. * @peer_handle: Datapath PEER handle
  4180. *
  4181. * Return: void
  4182. */
  4183. static void dp_set_nac(struct cdp_peer *peer_handle)
  4184. {
  4185. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4186. peer->nac = 1;
  4187. }
  4188. /**
  4189. * dp_get_tx_pending() - read pending tx
  4190. * @pdev_handle: Datapath PDEV handle
  4191. *
  4192. * Return: outstanding tx
  4193. */
  4194. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4195. {
  4196. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4197. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4198. }
  4199. /**
  4200. * dp_get_peer_mac_from_peer_id() - get peer mac
  4201. * @pdev_handle: Datapath PDEV handle
  4202. * @peer_id: Peer ID
  4203. * @peer_mac: MAC addr of PEER
  4204. *
  4205. * Return: void
  4206. */
  4207. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4208. uint32_t peer_id, uint8_t *peer_mac)
  4209. {
  4210. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4211. struct dp_peer *peer;
  4212. if (pdev && peer_mac) {
  4213. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4214. if (peer && peer->mac_addr.raw) {
  4215. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4216. DP_MAC_ADDR_LEN);
  4217. }
  4218. }
  4219. }
  4220. /**
  4221. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4222. * @vdev_handle: Datapath VDEV handle
  4223. * @smart_monitor: Flag to denote if its smart monitor mode
  4224. *
  4225. * Return: 0 on success, not 0 on failure
  4226. */
  4227. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4228. uint8_t smart_monitor)
  4229. {
  4230. /* Many monitor VAPs can exists in a system but only one can be up at
  4231. * anytime
  4232. */
  4233. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4234. struct dp_pdev *pdev;
  4235. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4236. struct dp_soc *soc;
  4237. uint8_t pdev_id;
  4238. int mac_id;
  4239. qdf_assert(vdev);
  4240. pdev = vdev->pdev;
  4241. pdev_id = pdev->pdev_id;
  4242. soc = pdev->soc;
  4243. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4244. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4245. pdev, pdev_id, soc, vdev);
  4246. /*Check if current pdev's monitor_vdev exists */
  4247. if (pdev->monitor_vdev) {
  4248. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4249. "vdev=%pK", vdev);
  4250. qdf_assert(vdev);
  4251. }
  4252. pdev->monitor_vdev = vdev;
  4253. /* If smart monitor mode, do not configure monitor ring */
  4254. if (smart_monitor)
  4255. return QDF_STATUS_SUCCESS;
  4256. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4257. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4258. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4259. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4260. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4261. pdev->mo_data_filter);
  4262. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4263. htt_tlv_filter.mpdu_start = 1;
  4264. htt_tlv_filter.msdu_start = 1;
  4265. htt_tlv_filter.packet = 1;
  4266. htt_tlv_filter.msdu_end = 1;
  4267. htt_tlv_filter.mpdu_end = 1;
  4268. htt_tlv_filter.packet_header = 1;
  4269. htt_tlv_filter.attention = 1;
  4270. htt_tlv_filter.ppdu_start = 0;
  4271. htt_tlv_filter.ppdu_end = 0;
  4272. htt_tlv_filter.ppdu_end_user_stats = 0;
  4273. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4274. htt_tlv_filter.ppdu_end_status_done = 0;
  4275. htt_tlv_filter.header_per_msdu = 1;
  4276. htt_tlv_filter.enable_fp =
  4277. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4278. htt_tlv_filter.enable_md = 0;
  4279. htt_tlv_filter.enable_mo =
  4280. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4281. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4282. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4283. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4284. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4285. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4286. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4287. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4288. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4289. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4290. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4291. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4292. }
  4293. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4294. htt_tlv_filter.mpdu_start = 1;
  4295. htt_tlv_filter.msdu_start = 0;
  4296. htt_tlv_filter.packet = 0;
  4297. htt_tlv_filter.msdu_end = 0;
  4298. htt_tlv_filter.mpdu_end = 0;
  4299. htt_tlv_filter.attention = 0;
  4300. htt_tlv_filter.ppdu_start = 1;
  4301. htt_tlv_filter.ppdu_end = 1;
  4302. htt_tlv_filter.ppdu_end_user_stats = 1;
  4303. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4304. htt_tlv_filter.ppdu_end_status_done = 1;
  4305. htt_tlv_filter.enable_fp = 1;
  4306. htt_tlv_filter.enable_md = 0;
  4307. htt_tlv_filter.enable_mo = 1;
  4308. if (pdev->mcopy_mode) {
  4309. htt_tlv_filter.packet_header = 1;
  4310. }
  4311. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4312. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4313. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4314. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4315. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4316. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4317. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4318. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4319. pdev->pdev_id);
  4320. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4321. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4322. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4323. }
  4324. return QDF_STATUS_SUCCESS;
  4325. }
  4326. /**
  4327. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4328. * @pdev_handle: Datapath PDEV handle
  4329. * @filter_val: Flag to select Filter for monitor mode
  4330. * Return: 0 on success, not 0 on failure
  4331. */
  4332. static int dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4333. struct cdp_monitor_filter *filter_val)
  4334. {
  4335. /* Many monitor VAPs can exists in a system but only one can be up at
  4336. * anytime
  4337. */
  4338. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4339. struct dp_vdev *vdev = pdev->monitor_vdev;
  4340. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4341. struct dp_soc *soc;
  4342. uint8_t pdev_id;
  4343. int mac_id;
  4344. pdev_id = pdev->pdev_id;
  4345. soc = pdev->soc;
  4346. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4347. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4348. pdev, pdev_id, soc, vdev);
  4349. /*Check if current pdev's monitor_vdev exists */
  4350. if (!pdev->monitor_vdev) {
  4351. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4352. "vdev=%pK", vdev);
  4353. qdf_assert(vdev);
  4354. }
  4355. /* update filter mode, type in pdev structure */
  4356. pdev->mon_filter_mode = filter_val->mode;
  4357. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4358. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4359. pdev->fp_data_filter = filter_val->fp_data;
  4360. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4361. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4362. pdev->mo_data_filter = filter_val->mo_data;
  4363. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4364. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4365. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4366. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4367. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4368. pdev->mo_data_filter);
  4369. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4370. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4371. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4372. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4373. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4374. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4375. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4376. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4377. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4378. }
  4379. htt_tlv_filter.mpdu_start = 1;
  4380. htt_tlv_filter.msdu_start = 1;
  4381. htt_tlv_filter.packet = 1;
  4382. htt_tlv_filter.msdu_end = 1;
  4383. htt_tlv_filter.mpdu_end = 1;
  4384. htt_tlv_filter.packet_header = 1;
  4385. htt_tlv_filter.attention = 1;
  4386. htt_tlv_filter.ppdu_start = 0;
  4387. htt_tlv_filter.ppdu_end = 0;
  4388. htt_tlv_filter.ppdu_end_user_stats = 0;
  4389. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4390. htt_tlv_filter.ppdu_end_status_done = 0;
  4391. htt_tlv_filter.header_per_msdu = 1;
  4392. htt_tlv_filter.enable_fp =
  4393. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4394. htt_tlv_filter.enable_md = 0;
  4395. htt_tlv_filter.enable_mo =
  4396. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4397. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4398. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4399. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4400. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4401. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4402. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4403. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4404. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4405. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4406. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4407. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4408. }
  4409. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4410. htt_tlv_filter.mpdu_start = 1;
  4411. htt_tlv_filter.msdu_start = 0;
  4412. htt_tlv_filter.packet = 0;
  4413. htt_tlv_filter.msdu_end = 0;
  4414. htt_tlv_filter.mpdu_end = 0;
  4415. htt_tlv_filter.attention = 0;
  4416. htt_tlv_filter.ppdu_start = 1;
  4417. htt_tlv_filter.ppdu_end = 1;
  4418. htt_tlv_filter.ppdu_end_user_stats = 1;
  4419. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4420. htt_tlv_filter.ppdu_end_status_done = 1;
  4421. htt_tlv_filter.enable_fp = 1;
  4422. htt_tlv_filter.enable_md = 0;
  4423. htt_tlv_filter.enable_mo = 1;
  4424. if (pdev->mcopy_mode) {
  4425. htt_tlv_filter.packet_header = 1;
  4426. }
  4427. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4428. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4429. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4430. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4431. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4432. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4433. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4434. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4435. pdev->pdev_id);
  4436. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4437. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4438. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4439. }
  4440. return QDF_STATUS_SUCCESS;
  4441. }
  4442. /**
  4443. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4444. * @pdev_handle: Datapath PDEV handle
  4445. *
  4446. * Return: pdev_id
  4447. */
  4448. static
  4449. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4450. {
  4451. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4452. return pdev->pdev_id;
  4453. }
  4454. /**
  4455. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  4456. * @pdev_handle: Datapath PDEV handle
  4457. * @chan_noise_floor: Channel Noise Floor
  4458. *
  4459. * Return: void
  4460. */
  4461. static
  4462. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  4463. int16_t chan_noise_floor)
  4464. {
  4465. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4466. pdev->chan_noise_floor = chan_noise_floor;
  4467. }
  4468. /**
  4469. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4470. * @vdev_handle: Datapath VDEV handle
  4471. * Return: true on ucast filter flag set
  4472. */
  4473. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4474. {
  4475. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4476. struct dp_pdev *pdev;
  4477. pdev = vdev->pdev;
  4478. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4479. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4480. return true;
  4481. return false;
  4482. }
  4483. /**
  4484. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4485. * @vdev_handle: Datapath VDEV handle
  4486. * Return: true on mcast filter flag set
  4487. */
  4488. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4489. {
  4490. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4491. struct dp_pdev *pdev;
  4492. pdev = vdev->pdev;
  4493. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4494. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4495. return true;
  4496. return false;
  4497. }
  4498. /**
  4499. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4500. * @vdev_handle: Datapath VDEV handle
  4501. * Return: true on non data filter flag set
  4502. */
  4503. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4504. {
  4505. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4506. struct dp_pdev *pdev;
  4507. pdev = vdev->pdev;
  4508. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4509. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4510. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4511. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4512. return true;
  4513. }
  4514. }
  4515. return false;
  4516. }
  4517. #ifdef MESH_MODE_SUPPORT
  4518. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4519. {
  4520. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4521. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4522. FL("val %d"), val);
  4523. vdev->mesh_vdev = val;
  4524. }
  4525. /*
  4526. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4527. * @vdev_hdl: virtual device object
  4528. * @val: value to be set
  4529. *
  4530. * Return: void
  4531. */
  4532. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4533. {
  4534. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4535. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4536. FL("val %d"), val);
  4537. vdev->mesh_rx_filter = val;
  4538. }
  4539. #endif
  4540. /*
  4541. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4542. * Current scope is bar received count
  4543. *
  4544. * @pdev_handle: DP_PDEV handle
  4545. *
  4546. * Return: void
  4547. */
  4548. #define STATS_PROC_TIMEOUT (HZ/1000)
  4549. static void
  4550. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4551. {
  4552. struct dp_vdev *vdev;
  4553. struct dp_peer *peer;
  4554. uint32_t waitcnt;
  4555. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4556. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4557. if (!peer) {
  4558. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4559. FL("DP Invalid Peer refernce"));
  4560. return;
  4561. }
  4562. if (peer->delete_in_progress) {
  4563. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4564. FL("DP Peer deletion in progress"));
  4565. continue;
  4566. }
  4567. qdf_atomic_inc(&peer->ref_cnt);
  4568. waitcnt = 0;
  4569. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4570. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4571. && waitcnt < 10) {
  4572. schedule_timeout_interruptible(
  4573. STATS_PROC_TIMEOUT);
  4574. waitcnt++;
  4575. }
  4576. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4577. dp_peer_unref_delete(peer);
  4578. }
  4579. }
  4580. }
  4581. /**
  4582. * dp_rx_bar_stats_cb(): BAR received stats callback
  4583. * @soc: SOC handle
  4584. * @cb_ctxt: Call back context
  4585. * @reo_status: Reo status
  4586. *
  4587. * return: void
  4588. */
  4589. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4590. union hal_reo_status *reo_status)
  4591. {
  4592. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4593. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4594. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4595. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4596. queue_status->header.status);
  4597. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4598. return;
  4599. }
  4600. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4601. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4602. }
  4603. /**
  4604. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4605. * @vdev: DP VDEV handle
  4606. *
  4607. * return: void
  4608. */
  4609. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  4610. struct cdp_vdev_stats *vdev_stats)
  4611. {
  4612. struct dp_peer *peer = NULL;
  4613. struct dp_soc *soc = vdev->pdev->soc;
  4614. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  4615. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4616. dp_update_vdev_stats(vdev_stats, peer);
  4617. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4618. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  4619. &vdev->stats, (uint16_t) vdev->vdev_id,
  4620. UPDATE_VDEV_STATS);
  4621. }
  4622. /**
  4623. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4624. * @pdev: DP PDEV handle
  4625. *
  4626. * return: void
  4627. */
  4628. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4629. {
  4630. struct dp_vdev *vdev = NULL;
  4631. struct dp_soc *soc = pdev->soc;
  4632. struct cdp_vdev_stats *vdev_stats =
  4633. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4634. if (!vdev_stats) {
  4635. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4636. "DP alloc failure - unable to get alloc vdev stats");
  4637. return;
  4638. }
  4639. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4640. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4641. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4642. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4643. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4644. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4645. dp_update_pdev_stats(pdev, vdev_stats);
  4646. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4647. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4648. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4649. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4650. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4651. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4652. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4653. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4654. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  4655. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4656. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  4657. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4658. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4659. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4660. DP_STATS_AGGR(pdev, vdev,
  4661. tx_i.mcast_en.dropped_map_error);
  4662. DP_STATS_AGGR(pdev, vdev,
  4663. tx_i.mcast_en.dropped_self_mac);
  4664. DP_STATS_AGGR(pdev, vdev,
  4665. tx_i.mcast_en.dropped_send_fail);
  4666. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4667. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4668. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4669. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4670. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  4671. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4672. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4673. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4674. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4675. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4676. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4677. pdev->stats.tx_i.dropped.dma_error +
  4678. pdev->stats.tx_i.dropped.ring_full +
  4679. pdev->stats.tx_i.dropped.enqueue_fail +
  4680. pdev->stats.tx_i.dropped.desc_na.num +
  4681. pdev->stats.tx_i.dropped.res_full;
  4682. pdev->stats.tx.last_ack_rssi =
  4683. vdev->stats.tx.last_ack_rssi;
  4684. pdev->stats.tx_i.tso.num_seg =
  4685. vdev->stats.tx_i.tso.num_seg;
  4686. }
  4687. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4688. qdf_mem_free(vdev_stats);
  4689. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4690. soc->cdp_soc.ol_ops->update_dp_stats(pdev->ctrl_pdev,
  4691. &pdev->stats, pdev->pdev_id, UPDATE_PDEV_STATS);
  4692. }
  4693. /**
  4694. * dp_vdev_getstats() - get vdev packet level stats
  4695. * @vdev_handle: Datapath VDEV handle
  4696. * @stats: cdp network device stats structure
  4697. *
  4698. * Return: void
  4699. */
  4700. static void dp_vdev_getstats(void *vdev_handle,
  4701. struct cdp_dev_stats *stats)
  4702. {
  4703. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4704. struct cdp_vdev_stats *vdev_stats =
  4705. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4706. if (!vdev_stats) {
  4707. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4708. "DP alloc failure - unable to get alloc vdev stats");
  4709. return;
  4710. }
  4711. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4712. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  4713. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  4714. stats->tx_errors = vdev_stats->tx.tx_failed +
  4715. vdev_stats->tx_i.dropped.dropped_pkt.num;
  4716. stats->tx_dropped = stats->tx_errors;
  4717. stats->rx_packets = vdev_stats->rx.unicast.num +
  4718. vdev_stats->rx.multicast.num +
  4719. vdev_stats->rx.bcast.num;
  4720. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  4721. vdev_stats->rx.multicast.bytes +
  4722. vdev_stats->rx.bcast.bytes;
  4723. }
  4724. /**
  4725. * dp_pdev_getstats() - get pdev packet level stats
  4726. * @pdev_handle: Datapath PDEV handle
  4727. * @stats: cdp network device stats structure
  4728. *
  4729. * Return: void
  4730. */
  4731. static void dp_pdev_getstats(void *pdev_handle,
  4732. struct cdp_dev_stats *stats)
  4733. {
  4734. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4735. dp_aggregate_pdev_stats(pdev);
  4736. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4737. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4738. stats->tx_errors = pdev->stats.tx.tx_failed +
  4739. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4740. stats->tx_dropped = stats->tx_errors;
  4741. stats->rx_packets = pdev->stats.rx.unicast.num +
  4742. pdev->stats.rx.multicast.num +
  4743. pdev->stats.rx.bcast.num;
  4744. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4745. pdev->stats.rx.multicast.bytes +
  4746. pdev->stats.rx.bcast.bytes;
  4747. }
  4748. /**
  4749. * dp_get_device_stats() - get interface level packet stats
  4750. * @handle: device handle
  4751. * @stats: cdp network device stats structure
  4752. * @type: device type pdev/vdev
  4753. *
  4754. * Return: void
  4755. */
  4756. static void dp_get_device_stats(void *handle,
  4757. struct cdp_dev_stats *stats, uint8_t type)
  4758. {
  4759. switch (type) {
  4760. case UPDATE_VDEV_STATS:
  4761. dp_vdev_getstats(handle, stats);
  4762. break;
  4763. case UPDATE_PDEV_STATS:
  4764. dp_pdev_getstats(handle, stats);
  4765. break;
  4766. default:
  4767. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4768. "apstats cannot be updated for this input "
  4769. "type %d", type);
  4770. break;
  4771. }
  4772. }
  4773. /**
  4774. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4775. * @pdev: DP_PDEV Handle
  4776. *
  4777. * Return:void
  4778. */
  4779. static inline void
  4780. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4781. {
  4782. uint8_t index = 0;
  4783. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4784. DP_PRINT_STATS("Received From Stack:");
  4785. DP_PRINT_STATS(" Packets = %d",
  4786. pdev->stats.tx_i.rcvd.num);
  4787. DP_PRINT_STATS(" Bytes = %llu",
  4788. pdev->stats.tx_i.rcvd.bytes);
  4789. DP_PRINT_STATS("Processed:");
  4790. DP_PRINT_STATS(" Packets = %d",
  4791. pdev->stats.tx_i.processed.num);
  4792. DP_PRINT_STATS(" Bytes = %llu",
  4793. pdev->stats.tx_i.processed.bytes);
  4794. DP_PRINT_STATS("Total Completions:");
  4795. DP_PRINT_STATS(" Packets = %u",
  4796. pdev->stats.tx.comp_pkt.num);
  4797. DP_PRINT_STATS(" Bytes = %llu",
  4798. pdev->stats.tx.comp_pkt.bytes);
  4799. DP_PRINT_STATS("Successful Completions:");
  4800. DP_PRINT_STATS(" Packets = %u",
  4801. pdev->stats.tx.tx_success.num);
  4802. DP_PRINT_STATS(" Bytes = %llu",
  4803. pdev->stats.tx.tx_success.bytes);
  4804. DP_PRINT_STATS("Dropped:");
  4805. DP_PRINT_STATS(" Total = %d",
  4806. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4807. DP_PRINT_STATS(" Dma_map_error = %d",
  4808. pdev->stats.tx_i.dropped.dma_error);
  4809. DP_PRINT_STATS(" Ring Full = %d",
  4810. pdev->stats.tx_i.dropped.ring_full);
  4811. DP_PRINT_STATS(" Descriptor Not available = %d",
  4812. pdev->stats.tx_i.dropped.desc_na.num);
  4813. DP_PRINT_STATS(" HW enqueue failed= %d",
  4814. pdev->stats.tx_i.dropped.enqueue_fail);
  4815. DP_PRINT_STATS(" Resources Full = %d",
  4816. pdev->stats.tx_i.dropped.res_full);
  4817. DP_PRINT_STATS(" FW removed = %d",
  4818. pdev->stats.tx.dropped.fw_rem);
  4819. DP_PRINT_STATS(" FW removed transmitted = %d",
  4820. pdev->stats.tx.dropped.fw_rem_tx);
  4821. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4822. pdev->stats.tx.dropped.fw_rem_notx);
  4823. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4824. pdev->stats.tx.dropped.fw_reason1);
  4825. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4826. pdev->stats.tx.dropped.fw_reason2);
  4827. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4828. pdev->stats.tx.dropped.fw_reason3);
  4829. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4830. pdev->stats.tx.dropped.age_out);
  4831. DP_PRINT_STATS(" Multicast:");
  4832. DP_PRINT_STATS(" Packets: %u",
  4833. pdev->stats.tx.mcast.num);
  4834. DP_PRINT_STATS(" Bytes: %llu",
  4835. pdev->stats.tx.mcast.bytes);
  4836. DP_PRINT_STATS("Scatter Gather:");
  4837. DP_PRINT_STATS(" Packets = %d",
  4838. pdev->stats.tx_i.sg.sg_pkt.num);
  4839. DP_PRINT_STATS(" Bytes = %llu",
  4840. pdev->stats.tx_i.sg.sg_pkt.bytes);
  4841. DP_PRINT_STATS(" Dropped By Host = %d",
  4842. pdev->stats.tx_i.sg.dropped_host.num);
  4843. DP_PRINT_STATS(" Dropped By Target = %d",
  4844. pdev->stats.tx_i.sg.dropped_target);
  4845. DP_PRINT_STATS("TSO:");
  4846. DP_PRINT_STATS(" Number of Segments = %d",
  4847. pdev->stats.tx_i.tso.num_seg);
  4848. DP_PRINT_STATS(" Packets = %d",
  4849. pdev->stats.tx_i.tso.tso_pkt.num);
  4850. DP_PRINT_STATS(" Bytes = %llu",
  4851. pdev->stats.tx_i.tso.tso_pkt.bytes);
  4852. DP_PRINT_STATS(" Dropped By Host = %d",
  4853. pdev->stats.tx_i.tso.dropped_host.num);
  4854. DP_PRINT_STATS("Mcast Enhancement:");
  4855. DP_PRINT_STATS(" Packets = %d",
  4856. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  4857. DP_PRINT_STATS(" Bytes = %llu",
  4858. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  4859. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  4860. pdev->stats.tx_i.mcast_en.dropped_map_error);
  4861. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  4862. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  4863. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  4864. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  4865. DP_PRINT_STATS(" Unicast sent = %d",
  4866. pdev->stats.tx_i.mcast_en.ucast);
  4867. DP_PRINT_STATS("Raw:");
  4868. DP_PRINT_STATS(" Packets = %d",
  4869. pdev->stats.tx_i.raw.raw_pkt.num);
  4870. DP_PRINT_STATS(" Bytes = %llu",
  4871. pdev->stats.tx_i.raw.raw_pkt.bytes);
  4872. DP_PRINT_STATS(" DMA map error = %d",
  4873. pdev->stats.tx_i.raw.dma_map_error);
  4874. DP_PRINT_STATS("Reinjected:");
  4875. DP_PRINT_STATS(" Packets = %d",
  4876. pdev->stats.tx_i.reinject_pkts.num);
  4877. DP_PRINT_STATS(" Bytes = %llu\n",
  4878. pdev->stats.tx_i.reinject_pkts.bytes);
  4879. DP_PRINT_STATS("Inspected:");
  4880. DP_PRINT_STATS(" Packets = %d",
  4881. pdev->stats.tx_i.inspect_pkts.num);
  4882. DP_PRINT_STATS(" Bytes = %llu",
  4883. pdev->stats.tx_i.inspect_pkts.bytes);
  4884. DP_PRINT_STATS("Nawds Multicast:");
  4885. DP_PRINT_STATS(" Packets = %d",
  4886. pdev->stats.tx_i.nawds_mcast.num);
  4887. DP_PRINT_STATS(" Bytes = %llu",
  4888. pdev->stats.tx_i.nawds_mcast.bytes);
  4889. DP_PRINT_STATS("CCE Classified:");
  4890. DP_PRINT_STATS(" CCE Classified Packets: %u",
  4891. pdev->stats.tx_i.cce_classified);
  4892. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  4893. pdev->stats.tx_i.cce_classified_raw);
  4894. DP_PRINT_STATS("Mesh stats:");
  4895. DP_PRINT_STATS(" frames to firmware: %u",
  4896. pdev->stats.tx_i.mesh.exception_fw);
  4897. DP_PRINT_STATS(" completions from fw: %u",
  4898. pdev->stats.tx_i.mesh.completion_fw);
  4899. DP_PRINT_STATS("PPDU stats counter");
  4900. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  4901. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  4902. pdev->stats.ppdu_stats_counter[index]);
  4903. }
  4904. }
  4905. /**
  4906. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  4907. * @pdev: DP_PDEV Handle
  4908. *
  4909. * Return: void
  4910. */
  4911. static inline void
  4912. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  4913. {
  4914. DP_PRINT_STATS("PDEV Rx Stats:\n");
  4915. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  4916. DP_PRINT_STATS(" Packets = %d %d %d %d",
  4917. pdev->stats.rx.rcvd_reo[0].num,
  4918. pdev->stats.rx.rcvd_reo[1].num,
  4919. pdev->stats.rx.rcvd_reo[2].num,
  4920. pdev->stats.rx.rcvd_reo[3].num);
  4921. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  4922. pdev->stats.rx.rcvd_reo[0].bytes,
  4923. pdev->stats.rx.rcvd_reo[1].bytes,
  4924. pdev->stats.rx.rcvd_reo[2].bytes,
  4925. pdev->stats.rx.rcvd_reo[3].bytes);
  4926. DP_PRINT_STATS("Replenished:");
  4927. DP_PRINT_STATS(" Packets = %d",
  4928. pdev->stats.replenish.pkts.num);
  4929. DP_PRINT_STATS(" Bytes = %llu",
  4930. pdev->stats.replenish.pkts.bytes);
  4931. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  4932. pdev->stats.buf_freelist);
  4933. DP_PRINT_STATS(" Low threshold intr = %d",
  4934. pdev->stats.replenish.low_thresh_intrs);
  4935. DP_PRINT_STATS("Dropped:");
  4936. DP_PRINT_STATS(" msdu_not_done = %d",
  4937. pdev->stats.dropped.msdu_not_done);
  4938. DP_PRINT_STATS(" mon_rx_drop = %d",
  4939. pdev->stats.dropped.mon_rx_drop);
  4940. DP_PRINT_STATS("Sent To Stack:");
  4941. DP_PRINT_STATS(" Packets = %d",
  4942. pdev->stats.rx.to_stack.num);
  4943. DP_PRINT_STATS(" Bytes = %llu",
  4944. pdev->stats.rx.to_stack.bytes);
  4945. DP_PRINT_STATS("Multicast/Broadcast:");
  4946. DP_PRINT_STATS(" Packets = %d",
  4947. (pdev->stats.rx.multicast.num +
  4948. pdev->stats.rx.bcast.num));
  4949. DP_PRINT_STATS(" Bytes = %llu",
  4950. (pdev->stats.rx.multicast.bytes +
  4951. pdev->stats.rx.bcast.bytes));
  4952. DP_PRINT_STATS("Errors:");
  4953. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  4954. pdev->stats.replenish.rxdma_err);
  4955. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  4956. pdev->stats.err.desc_alloc_fail);
  4957. DP_PRINT_STATS(" IP checksum error = %d",
  4958. pdev->stats.err.ip_csum_err);
  4959. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  4960. pdev->stats.err.tcp_udp_csum_err);
  4961. /* Get bar_recv_cnt */
  4962. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  4963. DP_PRINT_STATS("BAR Received Count: = %d",
  4964. pdev->stats.rx.bar_recv_cnt);
  4965. }
  4966. /**
  4967. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  4968. * @pdev: DP_PDEV Handle
  4969. *
  4970. * Return: void
  4971. */
  4972. static inline void
  4973. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  4974. {
  4975. struct cdp_pdev_mon_stats *rx_mon_stats;
  4976. rx_mon_stats = &pdev->rx_mon_stats;
  4977. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  4978. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  4979. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  4980. rx_mon_stats->status_ppdu_done);
  4981. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  4982. rx_mon_stats->dest_ppdu_done);
  4983. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  4984. rx_mon_stats->dest_mpdu_done);
  4985. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  4986. rx_mon_stats->dest_mpdu_drop);
  4987. }
  4988. /**
  4989. * dp_print_soc_tx_stats(): Print SOC level stats
  4990. * @soc DP_SOC Handle
  4991. *
  4992. * Return: void
  4993. */
  4994. static inline void
  4995. dp_print_soc_tx_stats(struct dp_soc *soc)
  4996. {
  4997. uint8_t desc_pool_id;
  4998. soc->stats.tx.desc_in_use = 0;
  4999. DP_PRINT_STATS("SOC Tx Stats:\n");
  5000. for (desc_pool_id = 0;
  5001. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5002. desc_pool_id++)
  5003. soc->stats.tx.desc_in_use +=
  5004. soc->tx_desc[desc_pool_id].num_allocated;
  5005. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5006. soc->stats.tx.desc_in_use);
  5007. DP_PRINT_STATS("Invalid peer:");
  5008. DP_PRINT_STATS(" Packets = %d",
  5009. soc->stats.tx.tx_invalid_peer.num);
  5010. DP_PRINT_STATS(" Bytes = %llu",
  5011. soc->stats.tx.tx_invalid_peer.bytes);
  5012. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5013. soc->stats.tx.tcl_ring_full[0],
  5014. soc->stats.tx.tcl_ring_full[1],
  5015. soc->stats.tx.tcl_ring_full[2]);
  5016. }
  5017. /**
  5018. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5019. * @soc: DP_SOC Handle
  5020. *
  5021. * Return:void
  5022. */
  5023. static inline void
  5024. dp_print_soc_rx_stats(struct dp_soc *soc)
  5025. {
  5026. uint32_t i;
  5027. char reo_error[DP_REO_ERR_LENGTH];
  5028. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5029. uint8_t index = 0;
  5030. DP_PRINT_STATS("SOC Rx Stats:\n");
  5031. DP_PRINT_STATS("Fragmented packets: %u",
  5032. soc->stats.rx.rx_frags);
  5033. DP_PRINT_STATS("Reo reinjected packets: %u",
  5034. soc->stats.rx.reo_reinject);
  5035. DP_PRINT_STATS("Errors:\n");
  5036. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5037. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5038. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5039. DP_PRINT_STATS("Invalid RBM = %d",
  5040. soc->stats.rx.err.invalid_rbm);
  5041. DP_PRINT_STATS("Invalid Vdev = %d",
  5042. soc->stats.rx.err.invalid_vdev);
  5043. DP_PRINT_STATS("Invalid Pdev = %d",
  5044. soc->stats.rx.err.invalid_pdev);
  5045. DP_PRINT_STATS("Invalid Peer = %d",
  5046. soc->stats.rx.err.rx_invalid_peer.num);
  5047. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5048. soc->stats.rx.err.hal_ring_access_fail);
  5049. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5050. index += qdf_snprint(&rxdma_error[index],
  5051. DP_RXDMA_ERR_LENGTH - index,
  5052. " %d", soc->stats.rx.err.rxdma_error[i]);
  5053. }
  5054. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5055. rxdma_error);
  5056. index = 0;
  5057. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5058. index += qdf_snprint(&reo_error[index],
  5059. DP_REO_ERR_LENGTH - index,
  5060. " %d", soc->stats.rx.err.reo_error[i]);
  5061. }
  5062. DP_PRINT_STATS("REO Error(0-14):%s",
  5063. reo_error);
  5064. }
  5065. /**
  5066. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5067. * @soc: DP_SOC handle
  5068. * @srng: DP_SRNG handle
  5069. * @ring_name: SRNG name
  5070. *
  5071. * Return: void
  5072. */
  5073. static inline void
  5074. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5075. char *ring_name)
  5076. {
  5077. uint32_t tailp;
  5078. uint32_t headp;
  5079. if (srng->hal_srng != NULL) {
  5080. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5081. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  5082. ring_name, headp, tailp);
  5083. }
  5084. }
  5085. /**
  5086. * dp_print_ring_stats(): Print tail and head pointer
  5087. * @pdev: DP_PDEV handle
  5088. *
  5089. * Return:void
  5090. */
  5091. static inline void
  5092. dp_print_ring_stats(struct dp_pdev *pdev)
  5093. {
  5094. uint32_t i;
  5095. char ring_name[STR_MAXLEN + 1];
  5096. int mac_id;
  5097. dp_print_ring_stat_from_hal(pdev->soc,
  5098. &pdev->soc->reo_exception_ring,
  5099. "Reo Exception Ring");
  5100. dp_print_ring_stat_from_hal(pdev->soc,
  5101. &pdev->soc->reo_reinject_ring,
  5102. "Reo Inject Ring");
  5103. dp_print_ring_stat_from_hal(pdev->soc,
  5104. &pdev->soc->reo_cmd_ring,
  5105. "Reo Command Ring");
  5106. dp_print_ring_stat_from_hal(pdev->soc,
  5107. &pdev->soc->reo_status_ring,
  5108. "Reo Status Ring");
  5109. dp_print_ring_stat_from_hal(pdev->soc,
  5110. &pdev->soc->rx_rel_ring,
  5111. "Rx Release ring");
  5112. dp_print_ring_stat_from_hal(pdev->soc,
  5113. &pdev->soc->tcl_cmd_ring,
  5114. "Tcl command Ring");
  5115. dp_print_ring_stat_from_hal(pdev->soc,
  5116. &pdev->soc->tcl_status_ring,
  5117. "Tcl Status Ring");
  5118. dp_print_ring_stat_from_hal(pdev->soc,
  5119. &pdev->soc->wbm_desc_rel_ring,
  5120. "Wbm Desc Rel Ring");
  5121. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  5122. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  5123. dp_print_ring_stat_from_hal(pdev->soc,
  5124. &pdev->soc->reo_dest_ring[i],
  5125. ring_name);
  5126. }
  5127. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  5128. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  5129. dp_print_ring_stat_from_hal(pdev->soc,
  5130. &pdev->soc->tcl_data_ring[i],
  5131. ring_name);
  5132. }
  5133. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  5134. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  5135. dp_print_ring_stat_from_hal(pdev->soc,
  5136. &pdev->soc->tx_comp_ring[i],
  5137. ring_name);
  5138. }
  5139. dp_print_ring_stat_from_hal(pdev->soc,
  5140. &pdev->rx_refill_buf_ring,
  5141. "Rx Refill Buf Ring");
  5142. dp_print_ring_stat_from_hal(pdev->soc,
  5143. &pdev->rx_refill_buf_ring2,
  5144. "Second Rx Refill Buf Ring");
  5145. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5146. dp_print_ring_stat_from_hal(pdev->soc,
  5147. &pdev->rxdma_mon_buf_ring[mac_id],
  5148. "Rxdma Mon Buf Ring");
  5149. dp_print_ring_stat_from_hal(pdev->soc,
  5150. &pdev->rxdma_mon_dst_ring[mac_id],
  5151. "Rxdma Mon Dst Ring");
  5152. dp_print_ring_stat_from_hal(pdev->soc,
  5153. &pdev->rxdma_mon_status_ring[mac_id],
  5154. "Rxdma Mon Status Ring");
  5155. dp_print_ring_stat_from_hal(pdev->soc,
  5156. &pdev->rxdma_mon_desc_ring[mac_id],
  5157. "Rxdma mon desc Ring");
  5158. }
  5159. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++) {
  5160. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  5161. dp_print_ring_stat_from_hal(pdev->soc,
  5162. &pdev->rxdma_err_dst_ring[i],
  5163. ring_name);
  5164. }
  5165. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  5166. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  5167. dp_print_ring_stat_from_hal(pdev->soc,
  5168. &pdev->rx_mac_buf_ring[i],
  5169. ring_name);
  5170. }
  5171. }
  5172. /**
  5173. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5174. * @vdev: DP_VDEV handle
  5175. *
  5176. * Return:void
  5177. */
  5178. static inline void
  5179. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5180. {
  5181. struct dp_peer *peer = NULL;
  5182. struct dp_soc *soc = (struct dp_soc *)vdev->pdev->soc;
  5183. DP_STATS_CLR(vdev->pdev);
  5184. DP_STATS_CLR(vdev->pdev->soc);
  5185. DP_STATS_CLR(vdev);
  5186. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5187. if (!peer)
  5188. return;
  5189. DP_STATS_CLR(peer);
  5190. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  5191. soc->cdp_soc.ol_ops->update_dp_stats(
  5192. vdev->pdev->ctrl_pdev,
  5193. &peer->stats,
  5194. peer->peer_ids[0],
  5195. UPDATE_PEER_STATS);
  5196. }
  5197. }
  5198. if (soc->cdp_soc.ol_ops->update_dp_stats)
  5199. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  5200. &vdev->stats, (uint16_t)vdev->vdev_id,
  5201. UPDATE_VDEV_STATS);
  5202. }
  5203. /**
  5204. * dp_print_common_rates_info(): Print common rate for tx or rx
  5205. * @pkt_type_array: rate type array contains rate info
  5206. *
  5207. * Return:void
  5208. */
  5209. static inline void
  5210. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5211. {
  5212. uint8_t mcs, pkt_type;
  5213. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5214. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5215. if (!dp_rate_string[pkt_type][mcs].valid)
  5216. continue;
  5217. DP_PRINT_STATS(" %s = %d",
  5218. dp_rate_string[pkt_type][mcs].mcs_type,
  5219. pkt_type_array[pkt_type].mcs_count[mcs]);
  5220. }
  5221. DP_PRINT_STATS("\n");
  5222. }
  5223. }
  5224. /**
  5225. * dp_print_rx_rates(): Print Rx rate stats
  5226. * @vdev: DP_VDEV handle
  5227. *
  5228. * Return:void
  5229. */
  5230. static inline void
  5231. dp_print_rx_rates(struct dp_vdev *vdev)
  5232. {
  5233. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5234. uint8_t i;
  5235. uint8_t index = 0;
  5236. char nss[DP_NSS_LENGTH];
  5237. DP_PRINT_STATS("Rx Rate Info:\n");
  5238. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5239. index = 0;
  5240. for (i = 0; i < SS_COUNT; i++) {
  5241. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5242. " %d", pdev->stats.rx.nss[i]);
  5243. }
  5244. DP_PRINT_STATS("NSS(1-8) = %s",
  5245. nss);
  5246. DP_PRINT_STATS("SGI ="
  5247. " 0.8us %d,"
  5248. " 0.4us %d,"
  5249. " 1.6us %d,"
  5250. " 3.2us %d,",
  5251. pdev->stats.rx.sgi_count[0],
  5252. pdev->stats.rx.sgi_count[1],
  5253. pdev->stats.rx.sgi_count[2],
  5254. pdev->stats.rx.sgi_count[3]);
  5255. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5256. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5257. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5258. DP_PRINT_STATS("Reception Type ="
  5259. " SU: %d,"
  5260. " MU_MIMO:%d,"
  5261. " MU_OFDMA:%d,"
  5262. " MU_OFDMA_MIMO:%d\n",
  5263. pdev->stats.rx.reception_type[0],
  5264. pdev->stats.rx.reception_type[1],
  5265. pdev->stats.rx.reception_type[2],
  5266. pdev->stats.rx.reception_type[3]);
  5267. DP_PRINT_STATS("Aggregation:\n");
  5268. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5269. pdev->stats.rx.ampdu_cnt);
  5270. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5271. pdev->stats.rx.non_ampdu_cnt);
  5272. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5273. pdev->stats.rx.amsdu_cnt);
  5274. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5275. pdev->stats.rx.non_amsdu_cnt);
  5276. }
  5277. /**
  5278. * dp_print_tx_rates(): Print tx rates
  5279. * @vdev: DP_VDEV handle
  5280. *
  5281. * Return:void
  5282. */
  5283. static inline void
  5284. dp_print_tx_rates(struct dp_vdev *vdev)
  5285. {
  5286. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5287. uint8_t index;
  5288. char nss[DP_NSS_LENGTH];
  5289. int nss_index;
  5290. DP_PRINT_STATS("Tx Rate Info:\n");
  5291. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5292. DP_PRINT_STATS("SGI ="
  5293. " 0.8us %d"
  5294. " 0.4us %d"
  5295. " 1.6us %d"
  5296. " 3.2us %d",
  5297. pdev->stats.tx.sgi_count[0],
  5298. pdev->stats.tx.sgi_count[1],
  5299. pdev->stats.tx.sgi_count[2],
  5300. pdev->stats.tx.sgi_count[3]);
  5301. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5302. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5303. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5304. index = 0;
  5305. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5306. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5307. " %d", pdev->stats.tx.nss[nss_index]);
  5308. }
  5309. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5310. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5311. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5312. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5313. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5314. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5315. DP_PRINT_STATS("Aggregation:\n");
  5316. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5317. pdev->stats.tx.amsdu_cnt);
  5318. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5319. pdev->stats.tx.non_amsdu_cnt);
  5320. }
  5321. /**
  5322. * dp_print_peer_stats():print peer stats
  5323. * @peer: DP_PEER handle
  5324. *
  5325. * return void
  5326. */
  5327. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5328. {
  5329. uint8_t i;
  5330. uint32_t index;
  5331. char nss[DP_NSS_LENGTH];
  5332. DP_PRINT_STATS("Node Tx Stats:\n");
  5333. DP_PRINT_STATS("Total Packet Completions = %d",
  5334. peer->stats.tx.comp_pkt.num);
  5335. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5336. peer->stats.tx.comp_pkt.bytes);
  5337. DP_PRINT_STATS("Success Packets = %d",
  5338. peer->stats.tx.tx_success.num);
  5339. DP_PRINT_STATS("Success Bytes = %llu",
  5340. peer->stats.tx.tx_success.bytes);
  5341. DP_PRINT_STATS("Unicast Success Packets = %d",
  5342. peer->stats.tx.ucast.num);
  5343. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5344. peer->stats.tx.ucast.bytes);
  5345. DP_PRINT_STATS("Multicast Success Packets = %d",
  5346. peer->stats.tx.mcast.num);
  5347. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5348. peer->stats.tx.mcast.bytes);
  5349. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5350. peer->stats.tx.bcast.num);
  5351. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5352. peer->stats.tx.bcast.bytes);
  5353. DP_PRINT_STATS("Packets Failed = %d",
  5354. peer->stats.tx.tx_failed);
  5355. DP_PRINT_STATS("Packets In OFDMA = %d",
  5356. peer->stats.tx.ofdma);
  5357. DP_PRINT_STATS("Packets In STBC = %d",
  5358. peer->stats.tx.stbc);
  5359. DP_PRINT_STATS("Packets In LDPC = %d",
  5360. peer->stats.tx.ldpc);
  5361. DP_PRINT_STATS("Packet Retries = %d",
  5362. peer->stats.tx.retries);
  5363. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5364. peer->stats.tx.amsdu_cnt);
  5365. DP_PRINT_STATS("Last Packet RSSI = %d",
  5366. peer->stats.tx.last_ack_rssi);
  5367. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  5368. peer->stats.tx.dropped.fw_rem);
  5369. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5370. peer->stats.tx.dropped.fw_rem_tx);
  5371. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5372. peer->stats.tx.dropped.fw_rem_notx);
  5373. DP_PRINT_STATS("Dropped : Age Out = %d",
  5374. peer->stats.tx.dropped.age_out);
  5375. DP_PRINT_STATS("NAWDS : ");
  5376. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5377. peer->stats.tx.nawds_mcast_drop);
  5378. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5379. peer->stats.tx.nawds_mcast.num);
  5380. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5381. peer->stats.tx.nawds_mcast.bytes);
  5382. DP_PRINT_STATS("Rate Info:");
  5383. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  5384. DP_PRINT_STATS("SGI = "
  5385. " 0.8us %d"
  5386. " 0.4us %d"
  5387. " 1.6us %d"
  5388. " 3.2us %d",
  5389. peer->stats.tx.sgi_count[0],
  5390. peer->stats.tx.sgi_count[1],
  5391. peer->stats.tx.sgi_count[2],
  5392. peer->stats.tx.sgi_count[3]);
  5393. DP_PRINT_STATS("Excess Retries per AC ");
  5394. DP_PRINT_STATS(" Best effort = %d",
  5395. peer->stats.tx.excess_retries_per_ac[0]);
  5396. DP_PRINT_STATS(" Background= %d",
  5397. peer->stats.tx.excess_retries_per_ac[1]);
  5398. DP_PRINT_STATS(" Video = %d",
  5399. peer->stats.tx.excess_retries_per_ac[2]);
  5400. DP_PRINT_STATS(" Voice = %d",
  5401. peer->stats.tx.excess_retries_per_ac[3]);
  5402. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5403. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  5404. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  5405. index = 0;
  5406. for (i = 0; i < SS_COUNT; i++) {
  5407. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5408. " %d", peer->stats.tx.nss[i]);
  5409. }
  5410. DP_PRINT_STATS("NSS(1-8) = %s",
  5411. nss);
  5412. DP_PRINT_STATS("Aggregation:");
  5413. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  5414. peer->stats.tx.amsdu_cnt);
  5415. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  5416. peer->stats.tx.non_amsdu_cnt);
  5417. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  5418. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  5419. peer->stats.tx.tx_byte_rate);
  5420. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  5421. peer->stats.tx.tx_data_rate);
  5422. DP_PRINT_STATS("Node Rx Stats:");
  5423. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5424. peer->stats.rx.to_stack.num);
  5425. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5426. peer->stats.rx.to_stack.bytes);
  5427. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5428. DP_PRINT_STATS("Ring Id = %d", i);
  5429. DP_PRINT_STATS(" Packets Received = %d",
  5430. peer->stats.rx.rcvd_reo[i].num);
  5431. DP_PRINT_STATS(" Bytes Received = %llu",
  5432. peer->stats.rx.rcvd_reo[i].bytes);
  5433. }
  5434. DP_PRINT_STATS("Multicast Packets Received = %d",
  5435. peer->stats.rx.multicast.num);
  5436. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5437. peer->stats.rx.multicast.bytes);
  5438. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5439. peer->stats.rx.bcast.num);
  5440. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5441. peer->stats.rx.bcast.bytes);
  5442. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5443. peer->stats.rx.intra_bss.pkts.num);
  5444. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5445. peer->stats.rx.intra_bss.pkts.bytes);
  5446. DP_PRINT_STATS("Raw Packets Received = %d",
  5447. peer->stats.rx.raw.num);
  5448. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5449. peer->stats.rx.raw.bytes);
  5450. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5451. peer->stats.rx.err.mic_err);
  5452. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5453. peer->stats.rx.err.decrypt_err);
  5454. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  5455. peer->stats.rx.non_ampdu_cnt);
  5456. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  5457. peer->stats.rx.ampdu_cnt);
  5458. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  5459. peer->stats.rx.non_amsdu_cnt);
  5460. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  5461. peer->stats.rx.amsdu_cnt);
  5462. DP_PRINT_STATS("NAWDS : ");
  5463. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  5464. peer->stats.rx.nawds_mcast_drop);
  5465. DP_PRINT_STATS("SGI ="
  5466. " 0.8us %d"
  5467. " 0.4us %d"
  5468. " 1.6us %d"
  5469. " 3.2us %d",
  5470. peer->stats.rx.sgi_count[0],
  5471. peer->stats.rx.sgi_count[1],
  5472. peer->stats.rx.sgi_count[2],
  5473. peer->stats.rx.sgi_count[3]);
  5474. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  5475. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  5476. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  5477. DP_PRINT_STATS("Reception Type ="
  5478. " SU %d,"
  5479. " MU_MIMO %d,"
  5480. " MU_OFDMA %d,"
  5481. " MU_OFDMA_MIMO %d",
  5482. peer->stats.rx.reception_type[0],
  5483. peer->stats.rx.reception_type[1],
  5484. peer->stats.rx.reception_type[2],
  5485. peer->stats.rx.reception_type[3]);
  5486. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  5487. index = 0;
  5488. for (i = 0; i < SS_COUNT; i++) {
  5489. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5490. " %d", peer->stats.rx.nss[i]);
  5491. }
  5492. DP_PRINT_STATS("NSS(1-8) = %s",
  5493. nss);
  5494. DP_PRINT_STATS("Aggregation:");
  5495. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5496. peer->stats.rx.ampdu_cnt);
  5497. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5498. peer->stats.rx.non_ampdu_cnt);
  5499. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5500. peer->stats.rx.amsdu_cnt);
  5501. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5502. peer->stats.rx.non_amsdu_cnt);
  5503. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  5504. DP_PRINT_STATS(" Bytes received in last sec: %d",
  5505. peer->stats.rx.rx_byte_rate);
  5506. DP_PRINT_STATS(" Data received in last sec: %d",
  5507. peer->stats.rx.rx_data_rate);
  5508. }
  5509. /*
  5510. * dp_get_host_peer_stats()- function to print peer stats
  5511. * @pdev_handle: DP_PDEV handle
  5512. * @mac_addr: mac address of the peer
  5513. *
  5514. * Return: void
  5515. */
  5516. static void
  5517. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5518. {
  5519. struct dp_peer *peer;
  5520. uint8_t local_id;
  5521. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5522. &local_id);
  5523. if (!peer) {
  5524. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5525. "%s: Invalid peer\n", __func__);
  5526. return;
  5527. }
  5528. dp_print_peer_stats(peer);
  5529. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5530. }
  5531. /**
  5532. * dp_print_host_stats()- Function to print the stats aggregated at host
  5533. * @vdev_handle: DP_VDEV handle
  5534. * @type: host stats type
  5535. *
  5536. * Available Stat types
  5537. * TXRX_CLEAR_STATS : Clear the stats
  5538. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  5539. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  5540. * TXRX_TX_HOST_STATS: Print Tx Stats
  5541. * TXRX_RX_HOST_STATS: Print Rx Stats
  5542. * TXRX_AST_STATS: Print AST Stats
  5543. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  5544. *
  5545. * Return: 0 on success, print error message in case of failure
  5546. */
  5547. static int
  5548. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  5549. struct cdp_txrx_stats_req *req)
  5550. {
  5551. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5552. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5553. enum cdp_host_txrx_stats type =
  5554. dp_stats_mapping_table[req->stats][STATS_HOST];
  5555. dp_aggregate_pdev_stats(pdev);
  5556. switch (type) {
  5557. case TXRX_CLEAR_STATS:
  5558. dp_txrx_host_stats_clr(vdev);
  5559. break;
  5560. case TXRX_RX_RATE_STATS:
  5561. dp_print_rx_rates(vdev);
  5562. break;
  5563. case TXRX_TX_RATE_STATS:
  5564. dp_print_tx_rates(vdev);
  5565. break;
  5566. case TXRX_TX_HOST_STATS:
  5567. dp_print_pdev_tx_stats(pdev);
  5568. dp_print_soc_tx_stats(pdev->soc);
  5569. break;
  5570. case TXRX_RX_HOST_STATS:
  5571. dp_print_pdev_rx_stats(pdev);
  5572. dp_print_soc_rx_stats(pdev->soc);
  5573. break;
  5574. case TXRX_AST_STATS:
  5575. dp_print_ast_stats(pdev->soc);
  5576. dp_print_peer_table(vdev);
  5577. break;
  5578. case TXRX_SRNG_PTR_STATS:
  5579. dp_print_ring_stats(pdev);
  5580. break;
  5581. case TXRX_RX_MON_STATS:
  5582. dp_print_pdev_rx_mon_stats(pdev);
  5583. break;
  5584. case TXRX_REO_QUEUE_STATS:
  5585. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  5586. break;
  5587. default:
  5588. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  5589. break;
  5590. }
  5591. return 0;
  5592. }
  5593. /*
  5594. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  5595. * @pdev: DP_PDEV handle
  5596. *
  5597. * Return: void
  5598. */
  5599. static void
  5600. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  5601. {
  5602. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5603. int mac_id;
  5604. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  5605. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5606. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5607. pdev->pdev_id);
  5608. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5609. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5610. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5611. }
  5612. }
  5613. /*
  5614. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  5615. * @pdev: DP_PDEV handle
  5616. *
  5617. * Return: void
  5618. */
  5619. static void
  5620. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  5621. {
  5622. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  5623. int mac_id;
  5624. htt_tlv_filter.mpdu_start = 1;
  5625. htt_tlv_filter.msdu_start = 0;
  5626. htt_tlv_filter.packet = 0;
  5627. htt_tlv_filter.msdu_end = 0;
  5628. htt_tlv_filter.mpdu_end = 0;
  5629. htt_tlv_filter.attention = 0;
  5630. htt_tlv_filter.ppdu_start = 1;
  5631. htt_tlv_filter.ppdu_end = 1;
  5632. htt_tlv_filter.ppdu_end_user_stats = 1;
  5633. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5634. htt_tlv_filter.ppdu_end_status_done = 1;
  5635. htt_tlv_filter.enable_fp = 1;
  5636. htt_tlv_filter.enable_md = 0;
  5637. if (pdev->neighbour_peers_added &&
  5638. pdev->soc->hw_nac_monitor_support) {
  5639. htt_tlv_filter.enable_md = 1;
  5640. htt_tlv_filter.packet_header = 1;
  5641. }
  5642. if (pdev->mcopy_mode) {
  5643. htt_tlv_filter.packet_header = 1;
  5644. htt_tlv_filter.enable_mo = 1;
  5645. }
  5646. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5647. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5648. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5649. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5650. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5651. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5652. if (pdev->neighbour_peers_added &&
  5653. pdev->soc->hw_nac_monitor_support)
  5654. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  5655. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5656. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5657. pdev->pdev_id);
  5658. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5659. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5660. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5661. }
  5662. }
  5663. /*
  5664. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  5665. * modes are enabled or not.
  5666. * @dp_pdev: dp pdev handle.
  5667. *
  5668. * Return: bool
  5669. */
  5670. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  5671. {
  5672. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  5673. !pdev->mcopy_mode)
  5674. return true;
  5675. else
  5676. return false;
  5677. }
  5678. /*
  5679. *dp_set_bpr_enable() - API to enable/disable bpr feature
  5680. *@pdev_handle: DP_PDEV handle.
  5681. *@val: Provided value.
  5682. *
  5683. *Return: void
  5684. */
  5685. static void
  5686. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  5687. {
  5688. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5689. switch (val) {
  5690. case CDP_BPR_DISABLE:
  5691. pdev->bpr_enable = CDP_BPR_DISABLE;
  5692. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5693. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  5694. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5695. } else if (pdev->enhanced_stats_en &&
  5696. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5697. !pdev->pktlog_ppdu_stats) {
  5698. dp_h2t_cfg_stats_msg_send(pdev,
  5699. DP_PPDU_STATS_CFG_ENH_STATS,
  5700. pdev->pdev_id);
  5701. }
  5702. break;
  5703. case CDP_BPR_ENABLE:
  5704. pdev->bpr_enable = CDP_BPR_ENABLE;
  5705. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  5706. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  5707. dp_h2t_cfg_stats_msg_send(pdev,
  5708. DP_PPDU_STATS_CFG_BPR,
  5709. pdev->pdev_id);
  5710. } else if (pdev->enhanced_stats_en &&
  5711. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5712. !pdev->pktlog_ppdu_stats) {
  5713. dp_h2t_cfg_stats_msg_send(pdev,
  5714. DP_PPDU_STATS_CFG_BPR_ENH,
  5715. pdev->pdev_id);
  5716. } else if (pdev->pktlog_ppdu_stats) {
  5717. dp_h2t_cfg_stats_msg_send(pdev,
  5718. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  5719. pdev->pdev_id);
  5720. }
  5721. break;
  5722. default:
  5723. break;
  5724. }
  5725. }
  5726. /*
  5727. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  5728. * @pdev_handle: DP_PDEV handle
  5729. * @val: user provided value
  5730. *
  5731. * Return: void
  5732. */
  5733. static void
  5734. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  5735. {
  5736. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5737. switch (val) {
  5738. case 0:
  5739. pdev->tx_sniffer_enable = 0;
  5740. pdev->mcopy_mode = 0;
  5741. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5742. !pdev->bpr_enable) {
  5743. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5744. dp_ppdu_ring_reset(pdev);
  5745. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  5746. dp_h2t_cfg_stats_msg_send(pdev,
  5747. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5748. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  5749. dp_h2t_cfg_stats_msg_send(pdev,
  5750. DP_PPDU_STATS_CFG_BPR_ENH,
  5751. pdev->pdev_id);
  5752. } else {
  5753. dp_h2t_cfg_stats_msg_send(pdev,
  5754. DP_PPDU_STATS_CFG_BPR,
  5755. pdev->pdev_id);
  5756. }
  5757. break;
  5758. case 1:
  5759. pdev->tx_sniffer_enable = 1;
  5760. pdev->mcopy_mode = 0;
  5761. if (!pdev->pktlog_ppdu_stats)
  5762. dp_h2t_cfg_stats_msg_send(pdev,
  5763. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5764. break;
  5765. case 2:
  5766. pdev->mcopy_mode = 1;
  5767. pdev->tx_sniffer_enable = 0;
  5768. dp_ppdu_ring_cfg(pdev);
  5769. if (!pdev->pktlog_ppdu_stats)
  5770. dp_h2t_cfg_stats_msg_send(pdev,
  5771. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5772. break;
  5773. default:
  5774. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5775. "Invalid value");
  5776. break;
  5777. }
  5778. }
  5779. /*
  5780. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  5781. * @pdev_handle: DP_PDEV handle
  5782. *
  5783. * Return: void
  5784. */
  5785. static void
  5786. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5787. {
  5788. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5789. if (pdev->enhanced_stats_en == 0)
  5790. dp_cal_client_timer_start(pdev->cal_client_ctx);
  5791. pdev->enhanced_stats_en = 1;
  5792. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added)
  5793. dp_ppdu_ring_cfg(pdev);
  5794. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  5795. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5796. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  5797. dp_h2t_cfg_stats_msg_send(pdev,
  5798. DP_PPDU_STATS_CFG_BPR_ENH,
  5799. pdev->pdev_id);
  5800. }
  5801. }
  5802. /*
  5803. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  5804. * @pdev_handle: DP_PDEV handle
  5805. *
  5806. * Return: void
  5807. */
  5808. static void
  5809. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5810. {
  5811. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5812. if (pdev->enhanced_stats_en == 1)
  5813. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  5814. pdev->enhanced_stats_en = 0;
  5815. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  5816. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5817. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  5818. dp_h2t_cfg_stats_msg_send(pdev,
  5819. DP_PPDU_STATS_CFG_BPR,
  5820. pdev->pdev_id);
  5821. }
  5822. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added)
  5823. dp_ppdu_ring_reset(pdev);
  5824. }
  5825. /*
  5826. * dp_get_fw_peer_stats()- function to print peer stats
  5827. * @pdev_handle: DP_PDEV handle
  5828. * @mac_addr: mac address of the peer
  5829. * @cap: Type of htt stats requested
  5830. *
  5831. * Currently Supporting only MAC ID based requests Only
  5832. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  5833. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  5834. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  5835. *
  5836. * Return: void
  5837. */
  5838. static void
  5839. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  5840. uint32_t cap)
  5841. {
  5842. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5843. int i;
  5844. uint32_t config_param0 = 0;
  5845. uint32_t config_param1 = 0;
  5846. uint32_t config_param2 = 0;
  5847. uint32_t config_param3 = 0;
  5848. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  5849. config_param0 |= (1 << (cap + 1));
  5850. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  5851. config_param1 |= (1 << i);
  5852. }
  5853. config_param2 |= (mac_addr[0] & 0x000000ff);
  5854. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  5855. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  5856. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  5857. config_param3 |= (mac_addr[4] & 0x000000ff);
  5858. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  5859. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  5860. config_param0, config_param1, config_param2,
  5861. config_param3, 0, 0, 0);
  5862. }
  5863. /* This struct definition will be removed from here
  5864. * once it get added in FW headers*/
  5865. struct httstats_cmd_req {
  5866. uint32_t config_param0;
  5867. uint32_t config_param1;
  5868. uint32_t config_param2;
  5869. uint32_t config_param3;
  5870. int cookie;
  5871. u_int8_t stats_id;
  5872. };
  5873. /*
  5874. * dp_get_htt_stats: function to process the httstas request
  5875. * @pdev_handle: DP pdev handle
  5876. * @data: pointer to request data
  5877. * @data_len: length for request data
  5878. *
  5879. * return: void
  5880. */
  5881. static void
  5882. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  5883. {
  5884. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5885. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  5886. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  5887. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  5888. req->config_param0, req->config_param1,
  5889. req->config_param2, req->config_param3,
  5890. req->cookie, 0, 0);
  5891. }
  5892. /*
  5893. * dp_set_pdev_param: function to set parameters in pdev
  5894. * @pdev_handle: DP pdev handle
  5895. * @param: parameter type to be set
  5896. * @val: value of parameter to be set
  5897. *
  5898. * return: void
  5899. */
  5900. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  5901. enum cdp_pdev_param_type param, uint8_t val)
  5902. {
  5903. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5904. switch (param) {
  5905. case CDP_CONFIG_DEBUG_SNIFFER:
  5906. dp_config_debug_sniffer(pdev_handle, val);
  5907. break;
  5908. case CDP_CONFIG_BPR_ENABLE:
  5909. dp_set_bpr_enable(pdev_handle, val);
  5910. break;
  5911. case CDP_CONFIG_PRIMARY_RADIO:
  5912. pdev->is_primary = val;
  5913. break;
  5914. default:
  5915. break;
  5916. }
  5917. }
  5918. /*
  5919. * dp_set_vdev_param: function to set parameters in vdev
  5920. * @param: parameter type to be set
  5921. * @val: value of parameter to be set
  5922. *
  5923. * return: void
  5924. */
  5925. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  5926. enum cdp_vdev_param_type param, uint32_t val)
  5927. {
  5928. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5929. switch (param) {
  5930. case CDP_ENABLE_WDS:
  5931. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5932. "wds_enable %d for vdev(%p) id(%d)\n",
  5933. val, vdev, vdev->vdev_id);
  5934. vdev->wds_enabled = val;
  5935. break;
  5936. case CDP_ENABLE_NAWDS:
  5937. vdev->nawds_enabled = val;
  5938. break;
  5939. case CDP_ENABLE_MCAST_EN:
  5940. vdev->mcast_enhancement_en = val;
  5941. break;
  5942. case CDP_ENABLE_PROXYSTA:
  5943. vdev->proxysta_vdev = val;
  5944. break;
  5945. case CDP_UPDATE_TDLS_FLAGS:
  5946. vdev->tdls_link_connected = val;
  5947. break;
  5948. case CDP_CFG_WDS_AGING_TIMER:
  5949. if (val == 0)
  5950. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  5951. else if (val != vdev->wds_aging_timer_val)
  5952. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  5953. vdev->wds_aging_timer_val = val;
  5954. break;
  5955. case CDP_ENABLE_AP_BRIDGE:
  5956. if (wlan_op_mode_sta != vdev->opmode)
  5957. vdev->ap_bridge_enabled = val;
  5958. else
  5959. vdev->ap_bridge_enabled = false;
  5960. break;
  5961. case CDP_ENABLE_CIPHER:
  5962. vdev->sec_type = val;
  5963. break;
  5964. case CDP_ENABLE_QWRAP_ISOLATION:
  5965. vdev->isolation_vdev = val;
  5966. break;
  5967. default:
  5968. break;
  5969. }
  5970. dp_tx_vdev_update_search_flags(vdev);
  5971. }
  5972. /**
  5973. * dp_peer_set_nawds: set nawds bit in peer
  5974. * @peer_handle: pointer to peer
  5975. * @value: enable/disable nawds
  5976. *
  5977. * return: void
  5978. */
  5979. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  5980. {
  5981. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5982. peer->nawds_enabled = value;
  5983. }
  5984. /*
  5985. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  5986. * @vdev_handle: DP_VDEV handle
  5987. * @map_id:ID of map that needs to be updated
  5988. *
  5989. * Return: void
  5990. */
  5991. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  5992. uint8_t map_id)
  5993. {
  5994. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5995. vdev->dscp_tid_map_id = map_id;
  5996. return;
  5997. }
  5998. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  5999. * @peer_handle: DP_PEER handle
  6000. *
  6001. * return : cdp_peer_stats pointer
  6002. */
  6003. static struct cdp_peer_stats*
  6004. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6005. {
  6006. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6007. qdf_assert(peer);
  6008. return &peer->stats;
  6009. }
  6010. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6011. * @peer_handle: DP_PEER handle
  6012. *
  6013. * return : void
  6014. */
  6015. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6016. {
  6017. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6018. qdf_assert(peer);
  6019. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  6020. }
  6021. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6022. * @vdev_handle: DP_VDEV handle
  6023. * @buf: buffer for vdev stats
  6024. *
  6025. * return : int
  6026. */
  6027. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6028. bool is_aggregate)
  6029. {
  6030. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6031. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  6032. if (is_aggregate)
  6033. dp_aggregate_vdev_stats(vdev, buf);
  6034. else
  6035. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  6036. return 0;
  6037. }
  6038. /*
  6039. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  6040. * @pdev_handle: DP_PDEV handle
  6041. * @buf: to hold pdev_stats
  6042. *
  6043. * Return: int
  6044. */
  6045. static int
  6046. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  6047. {
  6048. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6049. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  6050. struct cdp_txrx_stats_req req = {0,};
  6051. dp_aggregate_pdev_stats(pdev);
  6052. req.stats = HTT_DBG_EXT_STATS_PDEV_TX;
  6053. req.cookie_val = 1;
  6054. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6055. req.param1, req.param2, req.param3, 0,
  6056. req.cookie_val, 0);
  6057. msleep(DP_MAX_SLEEP_TIME);
  6058. req.stats = HTT_DBG_EXT_STATS_PDEV_RX;
  6059. req.cookie_val = 1;
  6060. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6061. req.param1, req.param2, req.param3, 0,
  6062. req.cookie_val, 0);
  6063. msleep(DP_MAX_SLEEP_TIME);
  6064. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  6065. return TXRX_STATS_LEVEL;
  6066. }
  6067. /**
  6068. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  6069. * @pdev: DP_PDEV handle
  6070. * @map_id: ID of map that needs to be updated
  6071. * @tos: index value in map
  6072. * @tid: tid value passed by the user
  6073. *
  6074. * Return: void
  6075. */
  6076. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  6077. uint8_t map_id, uint8_t tos, uint8_t tid)
  6078. {
  6079. uint8_t dscp;
  6080. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  6081. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  6082. pdev->dscp_tid_map[map_id][dscp] = tid;
  6083. if (map_id < HAL_MAX_HW_DSCP_TID_MAPS)
  6084. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  6085. map_id, dscp);
  6086. return;
  6087. }
  6088. /**
  6089. * dp_fw_stats_process(): Process TxRX FW stats request
  6090. * @vdev_handle: DP VDEV handle
  6091. * @req: stats request
  6092. *
  6093. * return: int
  6094. */
  6095. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  6096. struct cdp_txrx_stats_req *req)
  6097. {
  6098. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6099. struct dp_pdev *pdev = NULL;
  6100. uint32_t stats = req->stats;
  6101. uint8_t mac_id = req->mac_id;
  6102. if (!vdev) {
  6103. DP_TRACE(NONE, "VDEV not found");
  6104. return 1;
  6105. }
  6106. pdev = vdev->pdev;
  6107. /*
  6108. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  6109. * from param0 to param3 according to below rule:
  6110. *
  6111. * PARAM:
  6112. * - config_param0 : start_offset (stats type)
  6113. * - config_param1 : stats bmask from start offset
  6114. * - config_param2 : stats bmask from start offset + 32
  6115. * - config_param3 : stats bmask from start offset + 64
  6116. */
  6117. if (req->stats == CDP_TXRX_STATS_0) {
  6118. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  6119. req->param1 = 0xFFFFFFFF;
  6120. req->param2 = 0xFFFFFFFF;
  6121. req->param3 = 0xFFFFFFFF;
  6122. }
  6123. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  6124. req->param1, req->param2, req->param3,
  6125. 0, 0, mac_id);
  6126. }
  6127. /**
  6128. * dp_txrx_stats_request - function to map to firmware and host stats
  6129. * @vdev: virtual handle
  6130. * @req: stats request
  6131. *
  6132. * Return: QDF_STATUS
  6133. */
  6134. static
  6135. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  6136. struct cdp_txrx_stats_req *req)
  6137. {
  6138. int host_stats;
  6139. int fw_stats;
  6140. enum cdp_stats stats;
  6141. int num_stats;
  6142. if (!vdev || !req) {
  6143. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6144. "Invalid vdev/req instance");
  6145. return QDF_STATUS_E_INVAL;
  6146. }
  6147. stats = req->stats;
  6148. if (stats >= CDP_TXRX_MAX_STATS)
  6149. return QDF_STATUS_E_INVAL;
  6150. /*
  6151. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  6152. * has to be updated if new FW HTT stats added
  6153. */
  6154. if (stats > CDP_TXRX_STATS_HTT_MAX)
  6155. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  6156. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  6157. if (stats >= num_stats) {
  6158. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6159. "%s: Invalid stats option: %d", __func__, stats);
  6160. return QDF_STATUS_E_INVAL;
  6161. }
  6162. req->stats = stats;
  6163. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  6164. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  6165. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6166. "stats: %u fw_stats_type: %d host_stats: %d",
  6167. stats, fw_stats, host_stats);
  6168. if (fw_stats != TXRX_FW_STATS_INVALID) {
  6169. /* update request with FW stats type */
  6170. req->stats = fw_stats;
  6171. return dp_fw_stats_process(vdev, req);
  6172. }
  6173. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  6174. (host_stats <= TXRX_HOST_STATS_MAX))
  6175. return dp_print_host_stats(vdev, req);
  6176. else
  6177. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6178. "Wrong Input for TxRx Stats");
  6179. return QDF_STATUS_SUCCESS;
  6180. }
  6181. /*
  6182. * dp_print_napi_stats(): NAPI stats
  6183. * @soc - soc handle
  6184. */
  6185. static void dp_print_napi_stats(struct dp_soc *soc)
  6186. {
  6187. hif_print_napi_stats(soc->hif_handle);
  6188. }
  6189. /*
  6190. * dp_print_per_ring_stats(): Packet count per ring
  6191. * @soc - soc handle
  6192. */
  6193. static void dp_print_per_ring_stats(struct dp_soc *soc)
  6194. {
  6195. uint8_t ring;
  6196. uint16_t core;
  6197. uint64_t total_packets;
  6198. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  6199. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  6200. total_packets = 0;
  6201. DP_TRACE_STATS(INFO_HIGH,
  6202. "Packets on ring %u:", ring);
  6203. for (core = 0; core < NR_CPUS; core++) {
  6204. DP_TRACE_STATS(INFO_HIGH,
  6205. "Packets arriving on core %u: %llu",
  6206. core,
  6207. soc->stats.rx.ring_packets[core][ring]);
  6208. total_packets += soc->stats.rx.ring_packets[core][ring];
  6209. }
  6210. DP_TRACE_STATS(INFO_HIGH,
  6211. "Total packets on ring %u: %llu",
  6212. ring, total_packets);
  6213. }
  6214. }
  6215. /*
  6216. * dp_txrx_path_stats() - Function to display dump stats
  6217. * @soc - soc handle
  6218. *
  6219. * return: none
  6220. */
  6221. static void dp_txrx_path_stats(struct dp_soc *soc)
  6222. {
  6223. uint8_t error_code;
  6224. uint8_t loop_pdev;
  6225. struct dp_pdev *pdev;
  6226. uint8_t i;
  6227. if (!soc) {
  6228. DP_TRACE(ERROR, "%s: Invalid access",
  6229. __func__);
  6230. return;
  6231. }
  6232. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  6233. pdev = soc->pdev_list[loop_pdev];
  6234. dp_aggregate_pdev_stats(pdev);
  6235. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  6236. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  6237. pdev->stats.tx_i.rcvd.num,
  6238. pdev->stats.tx_i.rcvd.bytes);
  6239. DP_TRACE_STATS(INFO_HIGH,
  6240. "processed from host: %u msdus (%llu bytes)",
  6241. pdev->stats.tx_i.processed.num,
  6242. pdev->stats.tx_i.processed.bytes);
  6243. DP_TRACE_STATS(INFO_HIGH,
  6244. "successfully transmitted: %u msdus (%llu bytes)",
  6245. pdev->stats.tx.tx_success.num,
  6246. pdev->stats.tx.tx_success.bytes);
  6247. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  6248. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  6249. pdev->stats.tx_i.dropped.dropped_pkt.num);
  6250. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  6251. pdev->stats.tx_i.dropped.desc_na.num);
  6252. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  6253. pdev->stats.tx_i.dropped.ring_full);
  6254. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  6255. pdev->stats.tx_i.dropped.enqueue_fail);
  6256. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  6257. pdev->stats.tx_i.dropped.dma_error);
  6258. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  6259. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  6260. pdev->stats.tx.tx_failed);
  6261. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  6262. pdev->stats.tx.dropped.age_out);
  6263. DP_TRACE_STATS(INFO_HIGH, "firmware removed: %u",
  6264. pdev->stats.tx.dropped.fw_rem);
  6265. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  6266. pdev->stats.tx.dropped.fw_rem_tx);
  6267. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  6268. pdev->stats.tx.dropped.fw_rem_notx);
  6269. DP_TRACE_STATS(INFO_HIGH, "peer_invalid: %u",
  6270. pdev->soc->stats.tx.tx_invalid_peer.num);
  6271. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  6272. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6273. pdev->stats.tx_comp_histogram.pkts_1);
  6274. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6275. pdev->stats.tx_comp_histogram.pkts_2_20);
  6276. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6277. pdev->stats.tx_comp_histogram.pkts_21_40);
  6278. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6279. pdev->stats.tx_comp_histogram.pkts_41_60);
  6280. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6281. pdev->stats.tx_comp_histogram.pkts_61_80);
  6282. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6283. pdev->stats.tx_comp_histogram.pkts_81_100);
  6284. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6285. pdev->stats.tx_comp_histogram.pkts_101_200);
  6286. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6287. pdev->stats.tx_comp_histogram.pkts_201_plus);
  6288. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  6289. DP_TRACE_STATS(INFO_HIGH,
  6290. "delivered %u msdus ( %llu bytes),",
  6291. pdev->stats.rx.to_stack.num,
  6292. pdev->stats.rx.to_stack.bytes);
  6293. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  6294. DP_TRACE_STATS(INFO_HIGH,
  6295. "received on reo[%d] %u msdus( %llu bytes),",
  6296. i, pdev->stats.rx.rcvd_reo[i].num,
  6297. pdev->stats.rx.rcvd_reo[i].bytes);
  6298. DP_TRACE_STATS(INFO_HIGH,
  6299. "intra-bss packets %u msdus ( %llu bytes),",
  6300. pdev->stats.rx.intra_bss.pkts.num,
  6301. pdev->stats.rx.intra_bss.pkts.bytes);
  6302. DP_TRACE_STATS(INFO_HIGH,
  6303. "intra-bss fails %u msdus ( %llu bytes),",
  6304. pdev->stats.rx.intra_bss.fail.num,
  6305. pdev->stats.rx.intra_bss.fail.bytes);
  6306. DP_TRACE_STATS(INFO_HIGH,
  6307. "raw packets %u msdus ( %llu bytes),",
  6308. pdev->stats.rx.raw.num,
  6309. pdev->stats.rx.raw.bytes);
  6310. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  6311. pdev->stats.rx.err.mic_err);
  6312. DP_TRACE_STATS(INFO_HIGH, "peer invalid %u",
  6313. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  6314. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  6315. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  6316. pdev->soc->stats.rx.err.invalid_rbm);
  6317. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  6318. pdev->soc->stats.rx.err.hal_ring_access_fail);
  6319. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  6320. error_code++) {
  6321. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  6322. continue;
  6323. DP_TRACE_STATS(INFO_HIGH,
  6324. "Reo error number (%u): %u msdus",
  6325. error_code,
  6326. pdev->soc->stats.rx.err
  6327. .reo_error[error_code]);
  6328. }
  6329. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  6330. error_code++) {
  6331. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  6332. continue;
  6333. DP_TRACE_STATS(INFO_HIGH,
  6334. "Rxdma error number (%u): %u msdus",
  6335. error_code,
  6336. pdev->soc->stats.rx.err
  6337. .rxdma_error[error_code]);
  6338. }
  6339. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  6340. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6341. pdev->stats.rx_ind_histogram.pkts_1);
  6342. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6343. pdev->stats.rx_ind_histogram.pkts_2_20);
  6344. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6345. pdev->stats.rx_ind_histogram.pkts_21_40);
  6346. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6347. pdev->stats.rx_ind_histogram.pkts_41_60);
  6348. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6349. pdev->stats.rx_ind_histogram.pkts_61_80);
  6350. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6351. pdev->stats.rx_ind_histogram.pkts_81_100);
  6352. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6353. pdev->stats.rx_ind_histogram.pkts_101_200);
  6354. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6355. pdev->stats.rx_ind_histogram.pkts_201_plus);
  6356. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  6357. __func__,
  6358. pdev->soc->wlan_cfg_ctx
  6359. ->tso_enabled,
  6360. pdev->soc->wlan_cfg_ctx
  6361. ->lro_enabled,
  6362. pdev->soc->wlan_cfg_ctx
  6363. ->rx_hash,
  6364. pdev->soc->wlan_cfg_ctx
  6365. ->napi_enabled);
  6366. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6367. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  6368. __func__,
  6369. pdev->soc->wlan_cfg_ctx
  6370. ->tx_flow_stop_queue_threshold,
  6371. pdev->soc->wlan_cfg_ctx
  6372. ->tx_flow_start_queue_offset);
  6373. #endif
  6374. }
  6375. }
  6376. /*
  6377. * dp_txrx_dump_stats() - Dump statistics
  6378. * @value - Statistics option
  6379. */
  6380. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  6381. enum qdf_stats_verbosity_level level)
  6382. {
  6383. struct dp_soc *soc =
  6384. (struct dp_soc *)psoc;
  6385. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6386. if (!soc) {
  6387. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6388. "%s: soc is NULL", __func__);
  6389. return QDF_STATUS_E_INVAL;
  6390. }
  6391. switch (value) {
  6392. case CDP_TXRX_PATH_STATS:
  6393. dp_txrx_path_stats(soc);
  6394. break;
  6395. case CDP_RX_RING_STATS:
  6396. dp_print_per_ring_stats(soc);
  6397. break;
  6398. case CDP_TXRX_TSO_STATS:
  6399. /* TODO: NOT IMPLEMENTED */
  6400. break;
  6401. case CDP_DUMP_TX_FLOW_POOL_INFO:
  6402. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  6403. break;
  6404. case CDP_DP_NAPI_STATS:
  6405. dp_print_napi_stats(soc);
  6406. break;
  6407. case CDP_TXRX_DESC_STATS:
  6408. /* TODO: NOT IMPLEMENTED */
  6409. break;
  6410. default:
  6411. status = QDF_STATUS_E_INVAL;
  6412. break;
  6413. }
  6414. return status;
  6415. }
  6416. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6417. /**
  6418. * dp_update_flow_control_parameters() - API to store datapath
  6419. * config parameters
  6420. * @soc: soc handle
  6421. * @cfg: ini parameter handle
  6422. *
  6423. * Return: void
  6424. */
  6425. static inline
  6426. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6427. struct cdp_config_params *params)
  6428. {
  6429. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  6430. params->tx_flow_stop_queue_threshold;
  6431. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  6432. params->tx_flow_start_queue_offset;
  6433. }
  6434. #else
  6435. static inline
  6436. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6437. struct cdp_config_params *params)
  6438. {
  6439. }
  6440. #endif
  6441. /**
  6442. * dp_update_config_parameters() - API to store datapath
  6443. * config parameters
  6444. * @soc: soc handle
  6445. * @cfg: ini parameter handle
  6446. *
  6447. * Return: status
  6448. */
  6449. static
  6450. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  6451. struct cdp_config_params *params)
  6452. {
  6453. struct dp_soc *soc = (struct dp_soc *)psoc;
  6454. if (!(soc)) {
  6455. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6456. "%s: Invalid handle", __func__);
  6457. return QDF_STATUS_E_INVAL;
  6458. }
  6459. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  6460. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  6461. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  6462. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  6463. params->tcp_udp_checksumoffload;
  6464. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  6465. dp_update_flow_control_parameters(soc, params);
  6466. return QDF_STATUS_SUCCESS;
  6467. }
  6468. /**
  6469. * dp_txrx_set_wds_rx_policy() - API to store datapath
  6470. * config parameters
  6471. * @vdev_handle - datapath vdev handle
  6472. * @cfg: ini parameter handle
  6473. *
  6474. * Return: status
  6475. */
  6476. #ifdef WDS_VENDOR_EXTENSION
  6477. void
  6478. dp_txrx_set_wds_rx_policy(
  6479. struct cdp_vdev *vdev_handle,
  6480. u_int32_t val)
  6481. {
  6482. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6483. struct dp_peer *peer;
  6484. if (vdev->opmode == wlan_op_mode_ap) {
  6485. /* for ap, set it on bss_peer */
  6486. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6487. if (peer->bss_peer) {
  6488. peer->wds_ecm.wds_rx_filter = 1;
  6489. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6490. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6491. break;
  6492. }
  6493. }
  6494. } else if (vdev->opmode == wlan_op_mode_sta) {
  6495. peer = TAILQ_FIRST(&vdev->peer_list);
  6496. peer->wds_ecm.wds_rx_filter = 1;
  6497. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6498. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6499. }
  6500. }
  6501. /**
  6502. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  6503. *
  6504. * @peer_handle - datapath peer handle
  6505. * @wds_tx_ucast: policy for unicast transmission
  6506. * @wds_tx_mcast: policy for multicast transmission
  6507. *
  6508. * Return: void
  6509. */
  6510. void
  6511. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  6512. int wds_tx_ucast, int wds_tx_mcast)
  6513. {
  6514. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6515. if (wds_tx_ucast || wds_tx_mcast) {
  6516. peer->wds_enabled = 1;
  6517. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  6518. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  6519. } else {
  6520. peer->wds_enabled = 0;
  6521. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  6522. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  6523. }
  6524. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6525. FL("Policy Update set to :\
  6526. peer->wds_enabled %d\
  6527. peer->wds_ecm.wds_tx_ucast_4addr %d\
  6528. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  6529. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  6530. peer->wds_ecm.wds_tx_mcast_4addr);
  6531. return;
  6532. }
  6533. #endif
  6534. static struct cdp_wds_ops dp_ops_wds = {
  6535. .vdev_set_wds = dp_vdev_set_wds,
  6536. #ifdef WDS_VENDOR_EXTENSION
  6537. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  6538. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  6539. #endif
  6540. };
  6541. /*
  6542. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  6543. * @vdev_handle - datapath vdev handle
  6544. * @callback - callback function
  6545. * @ctxt: callback context
  6546. *
  6547. */
  6548. static void
  6549. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  6550. ol_txrx_data_tx_cb callback, void *ctxt)
  6551. {
  6552. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6553. vdev->tx_non_std_data_callback.func = callback;
  6554. vdev->tx_non_std_data_callback.ctxt = ctxt;
  6555. }
  6556. /**
  6557. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  6558. * @pdev_hdl: datapath pdev handle
  6559. *
  6560. * Return: opaque pointer to dp txrx handle
  6561. */
  6562. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  6563. {
  6564. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6565. return pdev->dp_txrx_handle;
  6566. }
  6567. /**
  6568. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  6569. * @pdev_hdl: datapath pdev handle
  6570. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  6571. *
  6572. * Return: void
  6573. */
  6574. static void
  6575. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  6576. {
  6577. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6578. pdev->dp_txrx_handle = dp_txrx_hdl;
  6579. }
  6580. /**
  6581. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  6582. * @soc_handle: datapath soc handle
  6583. *
  6584. * Return: opaque pointer to external dp (non-core DP)
  6585. */
  6586. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  6587. {
  6588. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6589. return soc->external_txrx_handle;
  6590. }
  6591. /**
  6592. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  6593. * @soc_handle: datapath soc handle
  6594. * @txrx_handle: opaque pointer to external dp (non-core DP)
  6595. *
  6596. * Return: void
  6597. */
  6598. static void
  6599. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  6600. {
  6601. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6602. soc->external_txrx_handle = txrx_handle;
  6603. }
  6604. #ifdef FEATURE_AST
  6605. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  6606. {
  6607. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  6608. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  6609. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6610. /*
  6611. * For BSS peer, new peer is not created on alloc_node if the
  6612. * peer with same address already exists , instead refcnt is
  6613. * increased for existing peer. Correspondingly in delete path,
  6614. * only refcnt is decreased; and peer is only deleted , when all
  6615. * references are deleted. So delete_in_progress should not be set
  6616. * for bss_peer, unless only 2 reference remains (peer map reference
  6617. * and peer hash table reference).
  6618. */
  6619. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  6620. return;
  6621. }
  6622. peer->delete_in_progress = true;
  6623. dp_peer_delete_ast_entries(soc, peer);
  6624. }
  6625. #endif
  6626. #ifdef ATH_SUPPORT_NAC_RSSI
  6627. /**
  6628. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  6629. * @vdev_hdl: DP vdev handle
  6630. * @rssi: rssi value
  6631. *
  6632. * Return: 0 for success. nonzero for failure.
  6633. */
  6634. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  6635. char *mac_addr,
  6636. uint8_t *rssi)
  6637. {
  6638. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  6639. struct dp_pdev *pdev = vdev->pdev;
  6640. struct dp_neighbour_peer *peer = NULL;
  6641. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  6642. *rssi = 0;
  6643. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  6644. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  6645. neighbour_peer_list_elem) {
  6646. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  6647. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  6648. *rssi = peer->rssi;
  6649. status = QDF_STATUS_SUCCESS;
  6650. break;
  6651. }
  6652. }
  6653. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  6654. return status;
  6655. }
  6656. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  6657. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  6658. uint8_t chan_num)
  6659. {
  6660. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6661. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6662. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6663. pdev->nac_rssi_filtering = 1;
  6664. /* Store address of NAC (neighbour peer) which will be checked
  6665. * against TA of received packets.
  6666. */
  6667. if (cmd == CDP_NAC_PARAM_ADD) {
  6668. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  6669. client_macaddr);
  6670. } else if (cmd == CDP_NAC_PARAM_DEL) {
  6671. dp_update_filter_neighbour_peers(vdev_handle,
  6672. DP_NAC_PARAM_DEL,
  6673. client_macaddr);
  6674. }
  6675. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  6676. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  6677. ((void *)vdev->pdev->ctrl_pdev,
  6678. vdev->vdev_id, cmd, bssid);
  6679. return QDF_STATUS_SUCCESS;
  6680. }
  6681. #endif
  6682. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  6683. uint32_t max_peers)
  6684. {
  6685. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  6686. soc->max_peers = max_peers;
  6687. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  6688. if (dp_peer_find_attach(soc))
  6689. return QDF_STATUS_E_FAILURE;
  6690. return QDF_STATUS_SUCCESS;
  6691. }
  6692. /**
  6693. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  6694. * @dp_pdev: dp pdev handle
  6695. * @ctrl_pdev: UMAC ctrl pdev handle
  6696. *
  6697. * Return: void
  6698. */
  6699. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  6700. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  6701. {
  6702. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  6703. pdev->ctrl_pdev = ctrl_pdev;
  6704. }
  6705. static struct cdp_cmn_ops dp_ops_cmn = {
  6706. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  6707. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  6708. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  6709. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  6710. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  6711. .txrx_peer_create = dp_peer_create_wifi3,
  6712. .txrx_peer_setup = dp_peer_setup_wifi3,
  6713. #ifdef FEATURE_AST
  6714. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  6715. #else
  6716. .txrx_peer_teardown = NULL,
  6717. #endif
  6718. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  6719. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  6720. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  6721. .txrx_peer_ast_hash_find = dp_peer_ast_hash_find_wifi3,
  6722. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  6723. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  6724. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  6725. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  6726. .txrx_peer_delete = dp_peer_delete_wifi3,
  6727. .txrx_vdev_register = dp_vdev_register_wifi3,
  6728. .txrx_soc_detach = dp_soc_detach_wifi3,
  6729. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  6730. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  6731. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  6732. .txrx_ath_getstats = dp_get_device_stats,
  6733. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  6734. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  6735. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  6736. .delba_process = dp_delba_process_wifi3,
  6737. .set_addba_response = dp_set_addba_response,
  6738. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  6739. .flush_cache_rx_queue = NULL,
  6740. /* TODO: get API's for dscp-tid need to be added*/
  6741. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  6742. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  6743. .txrx_stats_request = dp_txrx_stats_request,
  6744. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  6745. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  6746. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  6747. .txrx_set_nac = dp_set_nac,
  6748. .txrx_get_tx_pending = dp_get_tx_pending,
  6749. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  6750. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  6751. .display_stats = dp_txrx_dump_stats,
  6752. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  6753. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  6754. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  6755. .txrx_intr_detach = dp_soc_interrupt_detach,
  6756. .set_pn_check = dp_set_pn_check_wifi3,
  6757. .update_config_parameters = dp_update_config_parameters,
  6758. /* TODO: Add other functions */
  6759. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  6760. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  6761. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  6762. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  6763. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  6764. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  6765. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  6766. .tx_send = dp_tx_send,
  6767. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  6768. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  6769. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  6770. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  6771. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  6772. .txrx_get_os_rx_handles_from_vdev =
  6773. dp_get_os_rx_handles_from_vdev_wifi3,
  6774. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  6775. };
  6776. static struct cdp_ctrl_ops dp_ops_ctrl = {
  6777. .txrx_peer_authorize = dp_peer_authorize,
  6778. #ifdef QCA_SUPPORT_SON
  6779. .txrx_set_inact_params = dp_set_inact_params,
  6780. .txrx_start_inact_timer = dp_start_inact_timer,
  6781. .txrx_set_overload = dp_set_overload,
  6782. .txrx_peer_is_inact = dp_peer_is_inact,
  6783. .txrx_mark_peer_inact = dp_mark_peer_inact,
  6784. #endif
  6785. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  6786. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  6787. #ifdef MESH_MODE_SUPPORT
  6788. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  6789. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  6790. #endif
  6791. .txrx_set_vdev_param = dp_set_vdev_param,
  6792. .txrx_peer_set_nawds = dp_peer_set_nawds,
  6793. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  6794. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  6795. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  6796. .txrx_update_filter_neighbour_peers =
  6797. dp_update_filter_neighbour_peers,
  6798. .txrx_get_sec_type = dp_get_sec_type,
  6799. /* TODO: Add other functions */
  6800. .txrx_wdi_event_sub = dp_wdi_event_sub,
  6801. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  6802. #ifdef WDI_EVENT_ENABLE
  6803. .txrx_get_pldev = dp_get_pldev,
  6804. #endif
  6805. .txrx_set_pdev_param = dp_set_pdev_param,
  6806. #ifdef ATH_SUPPORT_NAC_RSSI
  6807. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  6808. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  6809. #endif
  6810. .set_key = dp_set_michael_key,
  6811. };
  6812. static struct cdp_me_ops dp_ops_me = {
  6813. #ifdef ATH_SUPPORT_IQUE
  6814. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  6815. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  6816. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  6817. #endif
  6818. };
  6819. static struct cdp_mon_ops dp_ops_mon = {
  6820. .txrx_monitor_set_filter_ucast_data = NULL,
  6821. .txrx_monitor_set_filter_mcast_data = NULL,
  6822. .txrx_monitor_set_filter_non_data = NULL,
  6823. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  6824. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  6825. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  6826. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  6827. /* Added support for HK advance filter */
  6828. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  6829. };
  6830. static struct cdp_host_stats_ops dp_ops_host_stats = {
  6831. .txrx_per_peer_stats = dp_get_host_peer_stats,
  6832. .get_fw_peer_stats = dp_get_fw_peer_stats,
  6833. .get_htt_stats = dp_get_htt_stats,
  6834. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  6835. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  6836. .txrx_stats_publish = dp_txrx_stats_publish,
  6837. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  6838. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  6839. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  6840. /* TODO */
  6841. };
  6842. static struct cdp_raw_ops dp_ops_raw = {
  6843. /* TODO */
  6844. };
  6845. #ifdef CONFIG_WIN
  6846. static struct cdp_pflow_ops dp_ops_pflow = {
  6847. /* TODO */
  6848. };
  6849. #endif /* CONFIG_WIN */
  6850. #ifdef FEATURE_RUNTIME_PM
  6851. /**
  6852. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  6853. * @opaque_pdev: DP pdev context
  6854. *
  6855. * DP is ready to runtime suspend if there are no pending TX packets.
  6856. *
  6857. * Return: QDF_STATUS
  6858. */
  6859. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  6860. {
  6861. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6862. struct dp_soc *soc = pdev->soc;
  6863. /* Abort if there are any pending TX packets */
  6864. if (dp_get_tx_pending(opaque_pdev) > 0) {
  6865. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6866. FL("Abort suspend due to pending TX packets"));
  6867. return QDF_STATUS_E_AGAIN;
  6868. }
  6869. if (soc->intr_mode == DP_INTR_POLL)
  6870. qdf_timer_stop(&soc->int_timer);
  6871. return QDF_STATUS_SUCCESS;
  6872. }
  6873. /**
  6874. * dp_runtime_resume() - ensure DP is ready to runtime resume
  6875. * @opaque_pdev: DP pdev context
  6876. *
  6877. * Resume DP for runtime PM.
  6878. *
  6879. * Return: QDF_STATUS
  6880. */
  6881. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  6882. {
  6883. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6884. struct dp_soc *soc = pdev->soc;
  6885. void *hal_srng;
  6886. int i;
  6887. if (soc->intr_mode == DP_INTR_POLL)
  6888. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6889. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  6890. hal_srng = soc->tcl_data_ring[i].hal_srng;
  6891. if (hal_srng) {
  6892. /* We actually only need to acquire the lock */
  6893. hal_srng_access_start(soc->hal_soc, hal_srng);
  6894. /* Update SRC ring head pointer for HW to send
  6895. all pending packets */
  6896. hal_srng_access_end(soc->hal_soc, hal_srng);
  6897. }
  6898. }
  6899. return QDF_STATUS_SUCCESS;
  6900. }
  6901. #endif /* FEATURE_RUNTIME_PM */
  6902. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  6903. {
  6904. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6905. struct dp_soc *soc = pdev->soc;
  6906. if (soc->intr_mode == DP_INTR_POLL)
  6907. qdf_timer_stop(&soc->int_timer);
  6908. return QDF_STATUS_SUCCESS;
  6909. }
  6910. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  6911. {
  6912. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6913. struct dp_soc *soc = pdev->soc;
  6914. if (soc->intr_mode == DP_INTR_POLL)
  6915. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6916. return QDF_STATUS_SUCCESS;
  6917. }
  6918. #ifndef CONFIG_WIN
  6919. static struct cdp_misc_ops dp_ops_misc = {
  6920. .tx_non_std = dp_tx_non_std,
  6921. .get_opmode = dp_get_opmode,
  6922. #ifdef FEATURE_RUNTIME_PM
  6923. .runtime_suspend = dp_runtime_suspend,
  6924. .runtime_resume = dp_runtime_resume,
  6925. #endif /* FEATURE_RUNTIME_PM */
  6926. .pkt_log_init = dp_pkt_log_init,
  6927. .pkt_log_con_service = dp_pkt_log_con_service,
  6928. };
  6929. static struct cdp_flowctl_ops dp_ops_flowctl = {
  6930. /* WIFI 3.0 DP implement as required. */
  6931. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6932. .flow_pool_map_handler = dp_tx_flow_pool_map,
  6933. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  6934. .register_pause_cb = dp_txrx_register_pause_cb,
  6935. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  6936. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  6937. };
  6938. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  6939. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6940. };
  6941. #ifdef IPA_OFFLOAD
  6942. static struct cdp_ipa_ops dp_ops_ipa = {
  6943. .ipa_get_resource = dp_ipa_get_resource,
  6944. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  6945. .ipa_op_response = dp_ipa_op_response,
  6946. .ipa_register_op_cb = dp_ipa_register_op_cb,
  6947. .ipa_get_stat = dp_ipa_get_stat,
  6948. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  6949. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  6950. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  6951. .ipa_setup = dp_ipa_setup,
  6952. .ipa_cleanup = dp_ipa_cleanup,
  6953. .ipa_setup_iface = dp_ipa_setup_iface,
  6954. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  6955. .ipa_enable_pipes = dp_ipa_enable_pipes,
  6956. .ipa_disable_pipes = dp_ipa_disable_pipes,
  6957. .ipa_set_perf_level = dp_ipa_set_perf_level
  6958. };
  6959. #endif
  6960. static struct cdp_bus_ops dp_ops_bus = {
  6961. .bus_suspend = dp_bus_suspend,
  6962. .bus_resume = dp_bus_resume
  6963. };
  6964. static struct cdp_ocb_ops dp_ops_ocb = {
  6965. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6966. };
  6967. static struct cdp_throttle_ops dp_ops_throttle = {
  6968. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6969. };
  6970. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  6971. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6972. };
  6973. static struct cdp_cfg_ops dp_ops_cfg = {
  6974. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6975. };
  6976. /*
  6977. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  6978. * @dev: physical device instance
  6979. * @peer_mac_addr: peer mac address
  6980. * @local_id: local id for the peer
  6981. * @debug_id: to track enum peer access
  6982. *
  6983. * Return: peer instance pointer
  6984. */
  6985. static inline void *
  6986. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, u8 *peer_mac_addr,
  6987. u8 *local_id, enum peer_debug_id_type debug_id)
  6988. {
  6989. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  6990. struct dp_peer *peer;
  6991. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  6992. if (!peer)
  6993. return NULL;
  6994. *local_id = peer->local_id;
  6995. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  6996. return peer;
  6997. }
  6998. /*
  6999. * dp_peer_release_ref - release peer ref count
  7000. * @peer: peer handle
  7001. * @debug_id: to track enum peer access
  7002. *
  7003. * Return: None
  7004. */
  7005. static inline
  7006. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  7007. {
  7008. dp_peer_unref_delete(peer);
  7009. }
  7010. static struct cdp_peer_ops dp_ops_peer = {
  7011. .register_peer = dp_register_peer,
  7012. .clear_peer = dp_clear_peer,
  7013. .find_peer_by_addr = dp_find_peer_by_addr,
  7014. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  7015. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  7016. .peer_release_ref = dp_peer_release_ref,
  7017. .local_peer_id = dp_local_peer_id,
  7018. .peer_find_by_local_id = dp_peer_find_by_local_id,
  7019. .peer_state_update = dp_peer_state_update,
  7020. .get_vdevid = dp_get_vdevid,
  7021. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  7022. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  7023. .get_vdev_for_peer = dp_get_vdev_for_peer,
  7024. .get_peer_state = dp_get_peer_state,
  7025. };
  7026. #endif
  7027. static struct cdp_ops dp_txrx_ops = {
  7028. .cmn_drv_ops = &dp_ops_cmn,
  7029. .ctrl_ops = &dp_ops_ctrl,
  7030. .me_ops = &dp_ops_me,
  7031. .mon_ops = &dp_ops_mon,
  7032. .host_stats_ops = &dp_ops_host_stats,
  7033. .wds_ops = &dp_ops_wds,
  7034. .raw_ops = &dp_ops_raw,
  7035. #ifdef CONFIG_WIN
  7036. .pflow_ops = &dp_ops_pflow,
  7037. #endif /* CONFIG_WIN */
  7038. #ifndef CONFIG_WIN
  7039. .misc_ops = &dp_ops_misc,
  7040. .cfg_ops = &dp_ops_cfg,
  7041. .flowctl_ops = &dp_ops_flowctl,
  7042. .l_flowctl_ops = &dp_ops_l_flowctl,
  7043. #ifdef IPA_OFFLOAD
  7044. .ipa_ops = &dp_ops_ipa,
  7045. #endif
  7046. .bus_ops = &dp_ops_bus,
  7047. .ocb_ops = &dp_ops_ocb,
  7048. .peer_ops = &dp_ops_peer,
  7049. .throttle_ops = &dp_ops_throttle,
  7050. .mob_stats_ops = &dp_ops_mob_stats,
  7051. #endif
  7052. };
  7053. /*
  7054. * dp_soc_set_txrx_ring_map()
  7055. * @dp_soc: DP handler for soc
  7056. *
  7057. * Return: Void
  7058. */
  7059. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  7060. {
  7061. uint32_t i;
  7062. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  7063. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  7064. }
  7065. }
  7066. #ifdef QCA_WIFI_QCA8074
  7067. /**
  7068. * dp_soc_attach_wifi3() - Attach txrx SOC
  7069. * @ctrl_psoc: Opaque SOC handle from control plane
  7070. * @htc_handle: Opaque HTC handle
  7071. * @hif_handle: Opaque HIF handle
  7072. * @qdf_osdev: QDF device
  7073. * @ol_ops: Offload Operations
  7074. * @device_id: Device ID
  7075. *
  7076. * Return: DP SOC handle on success, NULL on failure
  7077. */
  7078. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  7079. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  7080. struct ol_if_ops *ol_ops, uint16_t device_id)
  7081. {
  7082. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  7083. int target_type;
  7084. if (!soc) {
  7085. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7086. FL("DP SOC memory allocation failed"));
  7087. goto fail0;
  7088. }
  7089. soc->device_id = device_id;
  7090. soc->cdp_soc.ops = &dp_txrx_ops;
  7091. soc->cdp_soc.ol_ops = ol_ops;
  7092. soc->ctrl_psoc = ctrl_psoc;
  7093. soc->osdev = qdf_osdev;
  7094. soc->hif_handle = hif_handle;
  7095. soc->hal_soc = hif_get_hal_handle(hif_handle);
  7096. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  7097. soc->hal_soc, qdf_osdev);
  7098. if (!soc->htt_handle) {
  7099. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7100. FL("HTT attach failed"));
  7101. goto fail1;
  7102. }
  7103. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  7104. if (!soc->wlan_cfg_ctx) {
  7105. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7106. FL("wlan_cfg_soc_attach failed"));
  7107. goto fail2;
  7108. }
  7109. target_type = hal_get_target_type(soc->hal_soc);
  7110. switch (target_type) {
  7111. case TARGET_TYPE_QCA6290:
  7112. #ifdef QCA_WIFI_QCA6390
  7113. case TARGET_TYPE_QCA6390:
  7114. #endif
  7115. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7116. REO_DST_RING_SIZE_QCA6290);
  7117. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7118. break;
  7119. case TARGET_TYPE_QCA8074:
  7120. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7121. REO_DST_RING_SIZE_QCA8074);
  7122. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7123. soc->hw_nac_monitor_support = 1;
  7124. break;
  7125. case TARGET_TYPE_QCA8074V2:
  7126. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7127. REO_DST_RING_SIZE_QCA8074);
  7128. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  7129. soc->hw_nac_monitor_support = 1;
  7130. break;
  7131. default:
  7132. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  7133. qdf_assert_always(0);
  7134. break;
  7135. }
  7136. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  7137. cfg_get(ctrl_psoc, CFG_DP_RX_HASH));
  7138. soc->cce_disable = false;
  7139. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  7140. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7141. CDP_CFG_MAX_PEER_ID);
  7142. if (ret != -EINVAL) {
  7143. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  7144. }
  7145. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7146. CDP_CFG_CCE_DISABLE);
  7147. if (ret == 1)
  7148. soc->cce_disable = true;
  7149. }
  7150. qdf_spinlock_create(&soc->peer_ref_mutex);
  7151. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  7152. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  7153. /* fill the tx/rx cpu ring map*/
  7154. dp_soc_set_txrx_ring_map(soc);
  7155. qdf_spinlock_create(&soc->htt_stats.lock);
  7156. /* initialize work queue for stats processing */
  7157. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  7158. /*Initialize inactivity timer for wifison */
  7159. dp_init_inact_timer(soc);
  7160. return (void *)soc;
  7161. fail2:
  7162. htt_soc_detach(soc->htt_handle);
  7163. fail1:
  7164. qdf_mem_free(soc);
  7165. fail0:
  7166. return NULL;
  7167. }
  7168. #endif
  7169. /*
  7170. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  7171. *
  7172. * @soc: handle to DP soc
  7173. * @mac_id: MAC id
  7174. *
  7175. * Return: Return pdev corresponding to MAC
  7176. */
  7177. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  7178. {
  7179. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  7180. return soc->pdev_list[mac_id];
  7181. /* Typically for MCL as there only 1 PDEV*/
  7182. return soc->pdev_list[0];
  7183. }
  7184. /*
  7185. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  7186. * @soc: DP SoC context
  7187. * @max_mac_rings: No of MAC rings
  7188. *
  7189. * Return: None
  7190. */
  7191. static
  7192. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  7193. int *max_mac_rings)
  7194. {
  7195. bool dbs_enable = false;
  7196. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  7197. dbs_enable = soc->cdp_soc.ol_ops->
  7198. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  7199. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  7200. }
  7201. /*
  7202. * dp_set_pktlog_wifi3() - attach txrx vdev
  7203. * @pdev: Datapath PDEV handle
  7204. * @event: which event's notifications are being subscribed to
  7205. * @enable: WDI event subscribe or not. (True or False)
  7206. *
  7207. * Return: Success, NULL on failure
  7208. */
  7209. #ifdef WDI_EVENT_ENABLE
  7210. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  7211. bool enable)
  7212. {
  7213. struct dp_soc *soc = pdev->soc;
  7214. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  7215. int max_mac_rings = wlan_cfg_get_num_mac_rings
  7216. (pdev->wlan_cfg_ctx);
  7217. uint8_t mac_id = 0;
  7218. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  7219. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7220. FL("Max_mac_rings %d "),
  7221. max_mac_rings);
  7222. if (enable) {
  7223. switch (event) {
  7224. case WDI_EVENT_RX_DESC:
  7225. if (pdev->monitor_vdev) {
  7226. /* Nothing needs to be done if monitor mode is
  7227. * enabled
  7228. */
  7229. return 0;
  7230. }
  7231. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  7232. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  7233. htt_tlv_filter.mpdu_start = 1;
  7234. htt_tlv_filter.msdu_start = 1;
  7235. htt_tlv_filter.msdu_end = 1;
  7236. htt_tlv_filter.mpdu_end = 1;
  7237. htt_tlv_filter.packet_header = 1;
  7238. htt_tlv_filter.attention = 1;
  7239. htt_tlv_filter.ppdu_start = 1;
  7240. htt_tlv_filter.ppdu_end = 1;
  7241. htt_tlv_filter.ppdu_end_user_stats = 1;
  7242. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7243. htt_tlv_filter.ppdu_end_status_done = 1;
  7244. htt_tlv_filter.enable_fp = 1;
  7245. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7246. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7247. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7248. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7249. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7250. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7251. for (mac_id = 0; mac_id < max_mac_rings;
  7252. mac_id++) {
  7253. int mac_for_pdev =
  7254. dp_get_mac_id_for_pdev(mac_id,
  7255. pdev->pdev_id);
  7256. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7257. mac_for_pdev,
  7258. pdev->rxdma_mon_status_ring[mac_id]
  7259. .hal_srng,
  7260. RXDMA_MONITOR_STATUS,
  7261. RX_BUFFER_SIZE,
  7262. &htt_tlv_filter);
  7263. }
  7264. if (soc->reap_timer_init)
  7265. qdf_timer_mod(&soc->mon_reap_timer,
  7266. DP_INTR_POLL_TIMER_MS);
  7267. }
  7268. break;
  7269. case WDI_EVENT_LITE_RX:
  7270. if (pdev->monitor_vdev) {
  7271. /* Nothing needs to be done if monitor mode is
  7272. * enabled
  7273. */
  7274. return 0;
  7275. }
  7276. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  7277. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  7278. htt_tlv_filter.ppdu_start = 1;
  7279. htt_tlv_filter.ppdu_end = 1;
  7280. htt_tlv_filter.ppdu_end_user_stats = 1;
  7281. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7282. htt_tlv_filter.ppdu_end_status_done = 1;
  7283. htt_tlv_filter.mpdu_start = 1;
  7284. htt_tlv_filter.enable_fp = 1;
  7285. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7286. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7287. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7288. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7289. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7290. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7291. for (mac_id = 0; mac_id < max_mac_rings;
  7292. mac_id++) {
  7293. int mac_for_pdev =
  7294. dp_get_mac_id_for_pdev(mac_id,
  7295. pdev->pdev_id);
  7296. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7297. mac_for_pdev,
  7298. pdev->rxdma_mon_status_ring[mac_id]
  7299. .hal_srng,
  7300. RXDMA_MONITOR_STATUS,
  7301. RX_BUFFER_SIZE_PKTLOG_LITE,
  7302. &htt_tlv_filter);
  7303. }
  7304. if (soc->reap_timer_init)
  7305. qdf_timer_mod(&soc->mon_reap_timer,
  7306. DP_INTR_POLL_TIMER_MS);
  7307. }
  7308. break;
  7309. case WDI_EVENT_LITE_T2H:
  7310. if (pdev->monitor_vdev) {
  7311. /* Nothing needs to be done if monitor mode is
  7312. * enabled
  7313. */
  7314. return 0;
  7315. }
  7316. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7317. int mac_for_pdev = dp_get_mac_id_for_pdev(
  7318. mac_id, pdev->pdev_id);
  7319. pdev->pktlog_ppdu_stats = true;
  7320. dp_h2t_cfg_stats_msg_send(pdev,
  7321. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  7322. mac_for_pdev);
  7323. }
  7324. break;
  7325. default:
  7326. /* Nothing needs to be done for other pktlog types */
  7327. break;
  7328. }
  7329. } else {
  7330. switch (event) {
  7331. case WDI_EVENT_RX_DESC:
  7332. case WDI_EVENT_LITE_RX:
  7333. if (pdev->monitor_vdev) {
  7334. /* Nothing needs to be done if monitor mode is
  7335. * enabled
  7336. */
  7337. return 0;
  7338. }
  7339. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  7340. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  7341. for (mac_id = 0; mac_id < max_mac_rings;
  7342. mac_id++) {
  7343. int mac_for_pdev =
  7344. dp_get_mac_id_for_pdev(mac_id,
  7345. pdev->pdev_id);
  7346. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7347. mac_for_pdev,
  7348. pdev->rxdma_mon_status_ring[mac_id]
  7349. .hal_srng,
  7350. RXDMA_MONITOR_STATUS,
  7351. RX_BUFFER_SIZE,
  7352. &htt_tlv_filter);
  7353. }
  7354. if (soc->reap_timer_init)
  7355. qdf_timer_stop(&soc->mon_reap_timer);
  7356. }
  7357. break;
  7358. case WDI_EVENT_LITE_T2H:
  7359. if (pdev->monitor_vdev) {
  7360. /* Nothing needs to be done if monitor mode is
  7361. * enabled
  7362. */
  7363. return 0;
  7364. }
  7365. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  7366. * passing value 0. Once these macros will define in htt
  7367. * header file will use proper macros
  7368. */
  7369. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7370. int mac_for_pdev =
  7371. dp_get_mac_id_for_pdev(mac_id,
  7372. pdev->pdev_id);
  7373. pdev->pktlog_ppdu_stats = false;
  7374. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  7375. dp_h2t_cfg_stats_msg_send(pdev, 0,
  7376. mac_for_pdev);
  7377. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  7378. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  7379. mac_for_pdev);
  7380. } else if (pdev->enhanced_stats_en) {
  7381. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  7382. mac_for_pdev);
  7383. }
  7384. }
  7385. break;
  7386. default:
  7387. /* Nothing needs to be done for other pktlog types */
  7388. break;
  7389. }
  7390. }
  7391. return 0;
  7392. }
  7393. #endif