mmrm_res_parse.c 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2020-2021, The Linux Foundation. All rights reserved.
  4. */
  5. #include <linux/types.h>
  6. #include <linux/of_platform.h>
  7. #include "mmrm_internal.h"
  8. #include "mmrm_debug.h"
  9. #include "mmrm_clk_rsrc_mgr.h"
  10. static int mmrm_find_key_value(
  11. struct mmrm_platform_data *pdata, const char *key)
  12. {
  13. int i = 0;
  14. struct mmrm_common_data *cdata = pdata->common_data;
  15. int size = pdata->common_data_length;
  16. for (i = 0; i < size; i++) {
  17. if (!strcmp(cdata[i].key, key))
  18. return cdata[i].value;
  19. }
  20. return 0;
  21. }
  22. static int mmrm_read_clk_pltfrm_rsrc_frm_drv_data(
  23. struct mmrm_driver_data *ddata)
  24. {
  25. struct mmrm_platform_data *pdata;
  26. struct mmrm_clk_platform_resources *cres;
  27. int i = 0;
  28. pdata = ddata->platform_data;
  29. cres = &ddata->clk_res;
  30. cres->threshold = mmrm_find_key_value(pdata,
  31. "qcom,mmrm_clk_threshold");
  32. d_mpr_h("%s: configured mmrm clk threshold %d\n",
  33. __func__, cres->threshold);
  34. cres->scheme = mmrm_find_key_value(pdata,
  35. "qcom,mmrm_clk_mgr_scheme");
  36. d_mpr_h("%s: configured mmrm scheme %d\n",
  37. __func__, cres->scheme);
  38. cres->throttle_clients_data_length = pdata->throttle_clk_clients_data_length;
  39. for (i = 0; i < pdata->throttle_clk_clients_data_length; i++) {
  40. cres->clsid_threshold_clients[i] =
  41. (pdata->throttle_clk_clients_data[i].domain << 16
  42. | pdata->throttle_clk_clients_data[i].id);
  43. }
  44. return 0;
  45. }
  46. static void mmrm_free_rail_corner_table(
  47. struct mmrm_clk_platform_resources *cres)
  48. {
  49. cres->corner_set.corner_tbl = NULL;
  50. cres->corner_set.count = 0;
  51. }
  52. static int mmrm_load_mm_rail_corner_table(
  53. struct mmrm_clk_platform_resources *cres)
  54. {
  55. int rc = 0, num_corners = 0, c = 0;
  56. struct voltage_corner_set *corners = &cres->corner_set;
  57. struct platform_device *pdev = cres->pdev;
  58. num_corners = of_property_count_strings(pdev->dev.of_node,
  59. "mm-rail-corners");
  60. if (num_corners <= 0) {
  61. d_mpr_e("%s: no mm rail corners found\n",
  62. __func__);
  63. corners->count = 0;
  64. goto err_load_corner_tbl;
  65. }
  66. corners->corner_tbl = devm_kzalloc(&pdev->dev,
  67. sizeof(*corners->corner_tbl) * num_corners, GFP_KERNEL);
  68. if (!corners->corner_tbl) {
  69. d_mpr_e("%s: failed to allocate memory for corner_tbl\n",
  70. __func__);
  71. rc = -ENOMEM;
  72. goto err_load_corner_tbl;
  73. }
  74. corners->count = num_corners;
  75. d_mpr_h("%s: found %d corners\n",
  76. __func__, num_corners);
  77. for (c = 0; c < num_corners; c++) {
  78. struct corner_info *ci = &corners->corner_tbl[c];
  79. of_property_read_string_index(pdev->dev.of_node,
  80. "mm-rail-corners", c, &ci->name);
  81. of_property_read_u32_index(pdev->dev.of_node,
  82. "mm-rail-fact-volt", c, &ci->volt_factor);
  83. of_property_read_u32_index(pdev->dev.of_node,
  84. "scaling-fact-dyn", c, &ci->scaling_factor_dyn);
  85. of_property_read_u32_index(pdev->dev.of_node,
  86. "scaling-fact-leak", c, &ci->scaling_factor_leak);
  87. }
  88. /* print corner tables */
  89. for (c = 0; c < num_corners; c++) {
  90. struct corner_info *ci = &corners->corner_tbl[c];
  91. d_mpr_h(
  92. "%s: corner_name:%s volt_factor: %d sc_dyn: %d sc_leak: %d\n",
  93. __func__, ci->name, ci->volt_factor,
  94. ci->scaling_factor_dyn, ci->scaling_factor_leak);
  95. }
  96. return 0;
  97. err_load_corner_tbl:
  98. return rc;
  99. }
  100. static void mmrm_free_nom_clk_src_table(
  101. struct mmrm_clk_platform_resources *cres)
  102. {
  103. cres->nom_clk_set.clk_src_tbl = NULL;
  104. cres->nom_clk_set.count = 0;
  105. }
  106. static int mmrm_load_nom_clk_src_table(
  107. struct mmrm_clk_platform_resources *cres)
  108. {
  109. int rc = 0, num_clk_src = 0, c = 0, size_clk_src = 0, entry_offset = 4;
  110. struct platform_device *pdev = cres->pdev;
  111. struct nom_clk_src_set *clk_srcs = &cres->nom_clk_set;
  112. of_find_property(pdev->dev.of_node, "mmrm-client-info", &size_clk_src);
  113. if ((size_clk_src < sizeof(*clk_srcs->clk_src_tbl)) ||
  114. (size_clk_src % sizeof(*clk_srcs->clk_src_tbl))) {
  115. d_mpr_e("%s: invalid size(%d) of clk src table\n",
  116. __func__, size_clk_src);
  117. clk_srcs->count = 0;
  118. goto err_load_clk_src_tbl;
  119. }
  120. clk_srcs->clk_src_tbl = devm_kzalloc(&pdev->dev,
  121. size_clk_src, GFP_KERNEL);
  122. if (!clk_srcs->clk_src_tbl) {
  123. d_mpr_e("%s: failed to allocate memory for clk_src_tbl\n",
  124. __func__);
  125. rc = -ENOMEM;
  126. goto err_load_clk_src_tbl;
  127. }
  128. num_clk_src = size_clk_src / sizeof(struct nom_clk_src_info);
  129. clk_srcs->count = num_clk_src;
  130. d_mpr_h("%s: found %d clk_srcs size %d\n",
  131. __func__, num_clk_src, size_clk_src);
  132. for (c = 0; c < num_clk_src; c++) {
  133. struct nom_clk_src_info *ci = &clk_srcs->clk_src_tbl[c];
  134. of_property_read_u32_index(pdev->dev.of_node,
  135. "mmrm-client-info", (c*entry_offset), &ci->domain);
  136. of_property_read_u32_index(pdev->dev.of_node,
  137. "mmrm-client-info", (c*entry_offset+1), &ci->clk_src_id);
  138. of_property_read_u32_index(pdev->dev.of_node,
  139. "mmrm-client-info", (c*entry_offset+2),
  140. &ci->nom_dyn_pwr);
  141. of_property_read_u32_index(pdev->dev.of_node,
  142. "mmrm-client-info", (c*entry_offset+3),
  143. &ci->nom_leak_pwr);
  144. }
  145. /* print corner tables */
  146. for (c = 0; c < num_clk_src; c++) {
  147. struct nom_clk_src_info *ci = &clk_srcs->clk_src_tbl[c];
  148. d_mpr_h("%s: domain: %d clk_src: %d dyn_pwr: %d leak_pwr: %d\n",
  149. __func__, ci->domain, ci->clk_src_id, ci->nom_dyn_pwr,
  150. ci->nom_leak_pwr);
  151. }
  152. return 0;
  153. err_load_clk_src_tbl:
  154. return rc;
  155. }
  156. static int mmrm_read_clk_pltfrm_rsrc_frm_dt(
  157. struct mmrm_clk_platform_resources *cres)
  158. {
  159. int rc = 0;
  160. rc = mmrm_load_mm_rail_corner_table(cres);
  161. if (rc) {
  162. d_mpr_e("%s: failed to load mm rail corner table\n",
  163. __func__);
  164. goto err_load_mmrm_rail_table;
  165. }
  166. if (cres->scheme == CLK_MGR_SCHEME_SW) {
  167. rc = mmrm_load_nom_clk_src_table(cres);
  168. if (rc) {
  169. d_mpr_e("%s: failed to load nom clk src table\n",
  170. __func__);
  171. goto err_load_nom_clk_src_table;
  172. }
  173. } else if (cres->scheme == CLK_MGR_SCHEME_CXIPEAK) {
  174. d_mpr_e("%s: cxipeak is not supported with mmrm\n",
  175. __func__);
  176. rc = -EINVAL;
  177. goto err_load_mmrm_rail_table;
  178. }
  179. return rc;
  180. err_load_nom_clk_src_table:
  181. mmrm_free_nom_clk_src_table(cres);
  182. err_load_mmrm_rail_table:
  183. mmrm_free_rail_corner_table(cres);
  184. return rc;
  185. }
  186. int mmrm_count_clk_clients_frm_dt(struct platform_device *pdev)
  187. {
  188. u32 size_clk_src = 0, num_clk_src = 0;
  189. of_find_property(pdev->dev.of_node, "mmrm-client-info", &size_clk_src);
  190. num_clk_src = size_clk_src / sizeof(struct nom_clk_src_info);
  191. d_mpr_h("%s: found %d clk_srcs size %d\n",
  192. __func__, num_clk_src, size_clk_src);
  193. return num_clk_src;
  194. }
  195. int mmrm_read_platform_resources(struct platform_device *pdev,
  196. struct mmrm_driver_data *drv_data)
  197. {
  198. int rc = 0;
  199. if (pdev->dev.of_node) {
  200. /* clk resources */
  201. drv_data->clk_res.pdev = pdev;
  202. rc = mmrm_read_clk_pltfrm_rsrc_frm_drv_data(drv_data);
  203. if (rc) {
  204. d_mpr_e(
  205. "%s: failed to read clk platform res from driver\n",
  206. __func__);
  207. goto exit;
  208. }
  209. rc = mmrm_read_clk_pltfrm_rsrc_frm_dt(&drv_data->clk_res);
  210. if (rc) {
  211. d_mpr_e("%s: failed to read clk platform res from dt\n",
  212. __func__);
  213. goto exit;
  214. }
  215. } else {
  216. d_mpr_e("%s: of node is null\n", __func__);
  217. rc = -EINVAL;
  218. goto exit;
  219. }
  220. exit:
  221. return rc;
  222. }
  223. int mmrm_free_platform_resources(struct mmrm_driver_data *drv_data)
  224. {
  225. int rc = 0;
  226. /* free clk resources */
  227. mmrm_free_nom_clk_src_table(&drv_data->clk_res);
  228. mmrm_free_rail_corner_table(&drv_data->clk_res);
  229. return rc;
  230. }