sde_rsc.c 51 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2016-2021, The Linux Foundation. All rights reserved.
  4. */
  5. #define pr_fmt(fmt) "[sde_rsc:%s:%d]: " fmt, __func__, __LINE__
  6. #include <linux/kernel.h>
  7. #include <linux/debugfs.h>
  8. #include <linux/of.h>
  9. #include <linux/string.h>
  10. #include <linux/of_address.h>
  11. #include <linux/component.h>
  12. #include <linux/slab.h>
  13. #include <linux/mutex.h>
  14. #include <linux/of_platform.h>
  15. #include <linux/delay.h>
  16. #include <linux/uaccess.h>
  17. #include <linux/module.h>
  18. #include <soc/qcom/rpmh.h>
  19. #include <drm/drm_irq.h>
  20. #include "msm_drv.h"
  21. #include "sde_rsc_priv.h"
  22. #include "sde_dbg.h"
  23. #include "sde_trace.h"
  24. #define SDE_RSC_DRV_DBG_NAME "sde_rsc_drv"
  25. #define SDE_RSC_WRAPPER_DBG_NAME "sde_rsc_wrapper"
  26. #define SINGLE_TCS_EXECUTION_TIME_V1 1064000
  27. #define SINGLE_TCS_EXECUTION_TIME_V2 930000
  28. #define RSC_MODE_INSTRUCTION_TIME 100
  29. #define RSC_MODE_THRESHOLD_OVERHEAD 2700
  30. /**
  31. * rsc_min_threshold will be set to MIN_THRESHOLD_OVERHEAD_TIME which
  32. * takes into account back off time + overhead from RSC/RSC_WRAPPER. The
  33. * overhead buffer time is required to be greater than 14. Program it
  34. * with a higher value (3.3 ms), so it has sufficient time to complete
  35. * the sequence in rare cases.
  36. */
  37. #define MIN_THRESHOLD_OVERHEAD_TIME 64
  38. #define DEFAULT_PANEL_FPS 60
  39. #define DEFAULT_PANEL_JITTER_NUMERATOR 2
  40. #define DEFAULT_PANEL_JITTER_DENOMINATOR 1
  41. #define DEFAULT_PANEL_PREFILL_LINES 25
  42. #define DEFAULT_PANEL_VTOTAL (480 + DEFAULT_PANEL_PREFILL_LINES)
  43. #define TICKS_IN_NANO_SECOND 1000000000
  44. #define MAX_BUFFER_SIZE 256
  45. #define CMD_MODE_SWITCH_SUCCESS 0xFFFF
  46. #define VID_MODE_SWITCH_SUCCESS 0xFFFE
  47. #define CLK_MODE_SWITCH_SUCCESS 0xFFFD
  48. #define STATE_UPDATE_NOT_ALLOWED 0xFFFC
  49. /* Primary panel worst case VSYNC expected to be no less than 30fps */
  50. #define PRIMARY_VBLANK_WORST_CASE_MS 34
  51. #define DEFAULT_PANEL_MIN_V_PREFILL 35
  52. static struct sde_rsc_priv *rsc_prv_list[MAX_RSC_COUNT];
  53. static struct device *rpmh_dev[MAX_RSC_COUNT];
  54. /**
  55. * sde_rsc_client_create() - create the client for sde rsc.
  56. * Different displays like DSI, HDMI, DP, WB, etc should call this
  57. * api to register their vote for rpmh. They still need to vote for
  58. * power handle to get the clocks.
  59. * @rsc_index: A client will be created on this RSC. As of now only
  60. * SDE_RSC_INDEX is valid rsc index.
  61. * @name: Caller needs to provide some valid string to identify
  62. * the client. "primary", "dp", "hdmi" are suggested name.
  63. * @is_primary: Caller needs to provide information if client is primary
  64. * or not. Primary client votes will be redirected to
  65. * display rsc.
  66. * @vsync_source: This parameter is only valid for primary display. It provides
  67. * vsync source information
  68. *
  69. * Return: client node pointer.
  70. */
  71. struct sde_rsc_client *sde_rsc_client_create(u32 rsc_index, char *client_name,
  72. enum sde_rsc_client_type client_type, u32 vsync_source)
  73. {
  74. struct sde_rsc_client *client;
  75. struct sde_rsc_priv *rsc;
  76. static int id;
  77. if (!client_name) {
  78. pr_err("client name is null- not supported\n");
  79. return ERR_PTR(-EINVAL);
  80. } else if (rsc_index >= MAX_RSC_COUNT) {
  81. pr_err("invalid rsc index\n");
  82. return ERR_PTR(-EINVAL);
  83. } else if (!rsc_prv_list[rsc_index]) {
  84. pr_debug("rsc not probed yet or not available\n");
  85. return NULL;
  86. }
  87. rsc = rsc_prv_list[rsc_index];
  88. client = kzalloc(sizeof(struct sde_rsc_client), GFP_KERNEL);
  89. if (!client)
  90. return ERR_PTR(-ENOMEM);
  91. mutex_lock(&rsc->client_lock);
  92. strlcpy(client->name, client_name, MAX_RSC_CLIENT_NAME_LEN);
  93. client->current_state = SDE_RSC_IDLE_STATE;
  94. client->rsc_index = rsc_index;
  95. client->id = id;
  96. client->client_type = client_type;
  97. if (client->client_type == SDE_RSC_PRIMARY_DISP_CLIENT) {
  98. rsc->primary_client = client;
  99. rsc->vsync_source = vsync_source;
  100. }
  101. pr_debug("client %s rsc index:%d client_type:%d\n", client_name,
  102. rsc_index, client->client_type);
  103. list_add(&client->list, &rsc->client_list);
  104. id++;
  105. mutex_unlock(&rsc->client_lock);
  106. return client;
  107. }
  108. EXPORT_SYMBOL(sde_rsc_client_create);
  109. /**
  110. * sde_rsc_client_destroy() - Destroy the sde rsc client.
  111. *
  112. * @client: Client pointer provided by sde_rsc_client_create().
  113. *
  114. * Return: none
  115. */
  116. void sde_rsc_client_destroy(struct sde_rsc_client *client)
  117. {
  118. struct sde_rsc_priv *rsc;
  119. enum sde_rsc_state state;
  120. if (!client) {
  121. pr_debug("invalid client\n");
  122. goto end;
  123. } else if (client->rsc_index >= MAX_RSC_COUNT) {
  124. pr_err("invalid rsc index\n");
  125. goto end;
  126. }
  127. pr_debug("client %s destroyed\n", client->name);
  128. rsc = rsc_prv_list[client->rsc_index];
  129. if (!rsc)
  130. goto end;
  131. mutex_lock(&rsc->client_lock);
  132. state = client->current_state;
  133. mutex_unlock(&rsc->client_lock);
  134. if (state != SDE_RSC_IDLE_STATE) {
  135. int wait_vblank_crtc_id;
  136. sde_rsc_client_state_update(client, SDE_RSC_IDLE_STATE, NULL,
  137. SDE_RSC_INVALID_CRTC_ID, &wait_vblank_crtc_id);
  138. /* if vblank wait required at shutdown, use a simple sleep */
  139. if (wait_vblank_crtc_id != SDE_RSC_INVALID_CRTC_ID) {
  140. pr_err("unexpected sleep required on crtc %d at rsc client destroy\n",
  141. wait_vblank_crtc_id);
  142. SDE_EVT32(client->id, state, rsc->current_state,
  143. client->crtc_id, wait_vblank_crtc_id,
  144. SDE_EVTLOG_ERROR);
  145. msleep(PRIMARY_VBLANK_WORST_CASE_MS);
  146. }
  147. }
  148. mutex_lock(&rsc->client_lock);
  149. list_del_init(&client->list);
  150. mutex_unlock(&rsc->client_lock);
  151. kfree(client);
  152. end:
  153. return;
  154. }
  155. EXPORT_SYMBOL(sde_rsc_client_destroy);
  156. struct sde_rsc_event *sde_rsc_register_event(int rsc_index, uint32_t event_type,
  157. void (*cb_func)(uint32_t event_type, void *usr), void *usr)
  158. {
  159. struct sde_rsc_event *evt;
  160. struct sde_rsc_priv *rsc;
  161. if (rsc_index >= MAX_RSC_COUNT) {
  162. pr_err("invalid rsc index:%d\n", rsc_index);
  163. return ERR_PTR(-EINVAL);
  164. } else if (!rsc_prv_list[rsc_index]) {
  165. pr_err("rsc idx:%d not probed yet or not available\n",
  166. rsc_index);
  167. return ERR_PTR(-EINVAL);
  168. } else if (!cb_func || !event_type) {
  169. pr_err("no event or cb func\n");
  170. return ERR_PTR(-EINVAL);
  171. }
  172. rsc = rsc_prv_list[rsc_index];
  173. evt = kzalloc(sizeof(struct sde_rsc_event), GFP_KERNEL);
  174. if (!evt)
  175. return ERR_PTR(-ENOMEM);
  176. evt->event_type = event_type;
  177. evt->rsc_index = rsc_index;
  178. evt->usr = usr;
  179. evt->cb_func = cb_func;
  180. pr_debug("event register type:%d rsc index:%d\n",
  181. event_type, rsc_index);
  182. mutex_lock(&rsc->client_lock);
  183. list_add(&evt->list, &rsc->event_list);
  184. mutex_unlock(&rsc->client_lock);
  185. return evt;
  186. }
  187. EXPORT_SYMBOL(sde_rsc_register_event);
  188. void sde_rsc_unregister_event(struct sde_rsc_event *event)
  189. {
  190. struct sde_rsc_priv *rsc;
  191. if (!event) {
  192. pr_debug("invalid event client\n");
  193. goto end;
  194. } else if (event->rsc_index >= MAX_RSC_COUNT) {
  195. pr_err("invalid rsc index\n");
  196. goto end;
  197. }
  198. pr_debug("event client destroyed\n");
  199. rsc = rsc_prv_list[event->rsc_index];
  200. if (!rsc)
  201. goto end;
  202. mutex_lock(&rsc->client_lock);
  203. list_del_init(&event->list);
  204. mutex_unlock(&rsc->client_lock);
  205. kfree(event);
  206. end:
  207. return;
  208. }
  209. EXPORT_SYMBOL(sde_rsc_unregister_event);
  210. bool is_sde_rsc_available(int rsc_index)
  211. {
  212. if (rsc_index >= MAX_RSC_COUNT) {
  213. pr_err("invalid rsc index:%d\n", rsc_index);
  214. return false;
  215. } else if (!rsc_prv_list[rsc_index]) {
  216. pr_debug("rsc idx:%d not probed yet or not available\n",
  217. rsc_index);
  218. return false;
  219. }
  220. return true;
  221. }
  222. EXPORT_SYMBOL(is_sde_rsc_available);
  223. enum sde_rsc_state get_sde_rsc_current_state(int rsc_index)
  224. {
  225. struct sde_rsc_priv *rsc;
  226. if (rsc_index >= MAX_RSC_COUNT) {
  227. pr_err("invalid rsc index:%d\n", rsc_index);
  228. return SDE_RSC_IDLE_STATE;
  229. } else if (!rsc_prv_list[rsc_index]) {
  230. pr_err("rsc idx:%d not probed yet or not available\n",
  231. rsc_index);
  232. return SDE_RSC_IDLE_STATE;
  233. }
  234. rsc = rsc_prv_list[rsc_index];
  235. return rsc->current_state;
  236. }
  237. EXPORT_SYMBOL(get_sde_rsc_current_state);
  238. static u32 sde_rsc_timer_calculate(struct sde_rsc_priv *rsc,
  239. struct sde_rsc_cmd_config *cmd_config, enum sde_rsc_state state)
  240. {
  241. const u32 cxo_period_ns = 52;
  242. u64 rsc_backoff_time_ns = rsc->backoff_time_ns;
  243. u64 rsc_mode_threshold_time_ns = rsc->mode_threshold_time_ns;
  244. u64 rsc_time_slot_0_ns = rsc->time_slot_0_ns;
  245. u64 rsc_time_slot_1_ns;
  246. const u64 pdc_jitter = 20; /* 20% more */
  247. u64 frame_time_ns, frame_jitter;
  248. u64 line_time_ns, prefill_time_ns;
  249. u64 pdc_backoff_time_ns;
  250. s64 total;
  251. int ret = 0;
  252. u32 default_prefill_lines;
  253. if (cmd_config)
  254. memcpy(&rsc->cmd_config, cmd_config, sizeof(*cmd_config));
  255. /* calculate for 640x480 60 fps resolution by default */
  256. if (!rsc->cmd_config.fps)
  257. rsc->cmd_config.fps = DEFAULT_PANEL_FPS;
  258. if (!rsc->cmd_config.jitter_numer)
  259. rsc->cmd_config.jitter_numer = DEFAULT_PANEL_JITTER_NUMERATOR;
  260. if (!rsc->cmd_config.jitter_denom)
  261. rsc->cmd_config.jitter_denom = DEFAULT_PANEL_JITTER_DENOMINATOR;
  262. if (!rsc->cmd_config.vtotal)
  263. rsc->cmd_config.vtotal = DEFAULT_PANEL_VTOTAL;
  264. default_prefill_lines = (rsc->cmd_config.fps *
  265. DEFAULT_PANEL_MIN_V_PREFILL) / DEFAULT_PANEL_FPS;
  266. if (!rsc->cmd_config.prefill_lines)
  267. rsc->cmd_config.prefill_lines = default_prefill_lines;
  268. pr_debug("frame fps:%d jitter_numer:%d jitter_denom:%d vtotal:%d prefill lines:%d\n",
  269. rsc->cmd_config.fps, rsc->cmd_config.jitter_numer,
  270. rsc->cmd_config.jitter_denom, rsc->cmd_config.vtotal,
  271. rsc->cmd_config.prefill_lines);
  272. /* 1 nano second */
  273. frame_time_ns = TICKS_IN_NANO_SECOND;
  274. frame_time_ns = div_u64(frame_time_ns, rsc->cmd_config.fps);
  275. frame_jitter = frame_time_ns * rsc->cmd_config.jitter_numer;
  276. frame_jitter = div_u64(frame_jitter, rsc->cmd_config.jitter_denom);
  277. /* convert it to percentage */
  278. frame_jitter = div_u64(frame_jitter, 100);
  279. line_time_ns = frame_time_ns;
  280. line_time_ns = div_u64(line_time_ns, rsc->cmd_config.vtotal);
  281. prefill_time_ns = line_time_ns * rsc->cmd_config.prefill_lines;
  282. total = frame_time_ns - frame_jitter - prefill_time_ns;
  283. if (total < 0) {
  284. pr_err("invalid total time period time:%llu jiter_time:%llu blanking time:%llu\n",
  285. frame_time_ns, frame_jitter, prefill_time_ns);
  286. total = 0;
  287. }
  288. total = div_u64(total, cxo_period_ns);
  289. rsc->timer_config.static_wakeup_time_ns = total;
  290. pr_debug("frame time:%llu frame jiter_time:%llu\n",
  291. frame_time_ns, frame_jitter);
  292. pr_debug("line time:%llu prefill time ps:%llu\n",
  293. line_time_ns, prefill_time_ns);
  294. pr_debug("static wakeup time:%lld cxo:%u\n", total, cxo_period_ns);
  295. pdc_backoff_time_ns = rsc_backoff_time_ns;
  296. rsc_backoff_time_ns = div_u64(rsc_backoff_time_ns, cxo_period_ns);
  297. rsc->timer_config.rsc_backoff_time_ns = (u32) rsc_backoff_time_ns;
  298. pdc_backoff_time_ns *= pdc_jitter;
  299. pdc_backoff_time_ns = div_u64(pdc_backoff_time_ns, 100);
  300. rsc->timer_config.pdc_backoff_time_ns = (u32) pdc_backoff_time_ns;
  301. rsc_mode_threshold_time_ns =
  302. div_u64(rsc_mode_threshold_time_ns, cxo_period_ns);
  303. rsc->timer_config.rsc_mode_threshold_time_ns
  304. = (u32) rsc_mode_threshold_time_ns;
  305. /* time_slot_0 for mode0 latency */
  306. rsc_time_slot_0_ns = div_u64(rsc_time_slot_0_ns, cxo_period_ns);
  307. rsc->timer_config.rsc_time_slot_0_ns = (u32) rsc_time_slot_0_ns;
  308. /* time_slot_1 for mode1 latency - 1 fps */
  309. rsc_time_slot_1_ns = div_u64(TICKS_IN_NANO_SECOND, cxo_period_ns);
  310. rsc->timer_config.rsc_time_slot_1_ns = (u32) rsc_time_slot_1_ns;
  311. /* mode 2 is infinite */
  312. rsc->timer_config.rsc_time_slot_2_ns = 0xFFFFFFFF;
  313. rsc->timer_config.min_threshold_time_ns = MIN_THRESHOLD_OVERHEAD_TIME;
  314. rsc->timer_config.bwi_threshold_time_ns =
  315. rsc->timer_config.rsc_time_slot_0_ns;
  316. /* timer update should be called with client call */
  317. if (cmd_config && rsc->hw_ops.timer_update) {
  318. ret = rsc->hw_ops.timer_update(rsc);
  319. if (ret)
  320. pr_err("sde rsc: hw timer update failed ret:%d\n", ret);
  321. /* rsc init should be called during rsc probe - one time only */
  322. } else if (rsc->hw_ops.init) {
  323. ret = rsc->hw_ops.init(rsc);
  324. if (ret)
  325. pr_err("sde rsc: hw init failed ret:%d\n", ret);
  326. }
  327. return ret;
  328. }
  329. static int sde_rsc_resource_disable(struct sde_rsc_priv *rsc)
  330. {
  331. struct sde_power_handle *phandle;
  332. struct dss_module_power *mp;
  333. if (!rsc) {
  334. pr_err("invalid drv data\n");
  335. return -EINVAL;
  336. }
  337. if (atomic_read(&rsc->resource_refcount) == 0) {
  338. pr_err("%pS: invalid rsc resource disable call\n",
  339. __builtin_return_address(0));
  340. return -EINVAL;
  341. }
  342. if (atomic_dec_return(&rsc->resource_refcount) != 0)
  343. return 0;
  344. phandle = &rsc->phandle;
  345. mp = &phandle->mp;
  346. msm_dss_enable_clk(mp->clk_config, mp->num_clk, false);
  347. sde_power_scale_reg_bus(phandle, VOTE_INDEX_DISABLE, false);
  348. msm_dss_enable_vreg(mp->vreg_config, mp->num_vreg, false);
  349. return 0;
  350. }
  351. static int sde_rsc_resource_enable(struct sde_rsc_priv *rsc)
  352. {
  353. struct sde_power_handle *phandle;
  354. struct dss_module_power *mp;
  355. int rc = 0;
  356. if (!rsc) {
  357. pr_err("invalid drv data\n");
  358. return -EINVAL;
  359. }
  360. if (atomic_inc_return(&rsc->resource_refcount) != 1)
  361. return 0;
  362. phandle = &rsc->phandle;
  363. mp = &phandle->mp;
  364. rc = msm_dss_enable_vreg(mp->vreg_config, mp->num_vreg, true);
  365. if (rc) {
  366. pr_err("failed to enable vregs rc=%d\n", rc);
  367. goto end;
  368. }
  369. rc = sde_power_scale_reg_bus(phandle, VOTE_INDEX_LOW, false);
  370. if (rc) {
  371. pr_err("failed to set reg bus vote rc=%d\n", rc);
  372. goto reg_bus_hdl_err;
  373. }
  374. rc = msm_dss_enable_clk(mp->clk_config, mp->num_clk, true);
  375. if (rc) {
  376. pr_err("clock enable failed rc:%d\n", rc);
  377. goto clk_err;
  378. }
  379. return rc;
  380. clk_err:
  381. sde_power_scale_reg_bus(phandle, VOTE_INDEX_DISABLE, false);
  382. reg_bus_hdl_err:
  383. msm_dss_enable_vreg(mp->vreg_config, mp->num_vreg, false);
  384. end:
  385. atomic_dec(&rsc->resource_refcount);
  386. return rc;
  387. }
  388. static int sde_rsc_switch_to_cmd(struct sde_rsc_priv *rsc,
  389. struct sde_rsc_cmd_config *config,
  390. struct sde_rsc_client *caller_client,
  391. int *wait_vblank_crtc_id)
  392. {
  393. struct sde_rsc_client *client;
  394. int rc = STATE_UPDATE_NOT_ALLOWED;
  395. if (!rsc->primary_client) {
  396. pr_err("primary client not available for cmd state switch\n");
  397. rc = -EINVAL;
  398. goto end;
  399. } else if (caller_client != rsc->primary_client) {
  400. pr_err("primary client state:%d not cmd state request\n",
  401. rsc->primary_client->current_state);
  402. rc = -EINVAL;
  403. goto end;
  404. }
  405. /* update timers - might not be available at next switch */
  406. if (config)
  407. sde_rsc_timer_calculate(rsc, config, SDE_RSC_CMD_STATE);
  408. /**
  409. * rsc clients can still send config at any time. If a config is
  410. * received during cmd_state then vsync_wait will execute with the logic
  411. * below. If a config is received when rsc is in AMC mode; A mode
  412. * switch will do the vsync wait. updated checks still support all cases
  413. * for dynamic mode switch and inline rotation.
  414. */
  415. if (rsc->current_state == SDE_RSC_CMD_STATE) {
  416. rc = 0;
  417. if (config && rsc->version < SDE_RSC_REV_3)
  418. goto vsync_wait;
  419. else
  420. goto end;
  421. }
  422. /* any non-primary clk state client blocks the cmd state switch */
  423. list_for_each_entry(client, &rsc->client_list, list)
  424. if (client->current_state == SDE_RSC_CLK_STATE &&
  425. client->client_type == SDE_RSC_EXTERNAL_DISP_CLIENT)
  426. goto end;
  427. if (rsc->hw_ops.state_update) {
  428. rc = rsc->hw_ops.state_update(rsc, SDE_RSC_CMD_STATE);
  429. if (!rc)
  430. rpmh_mode_solver_set(rsc->rpmh_dev, true);
  431. }
  432. /* vsync wait not needed during VID->CMD switch (rev 4+ HW only) */
  433. if (rsc->current_state == SDE_RSC_VID_STATE &&
  434. rsc->version >= SDE_RSC_REV_4) {
  435. rc = 0;
  436. goto end;
  437. }
  438. vsync_wait:
  439. /* indicate wait for vsync for vid to cmd state switch & cfg update */
  440. if (!rc && (rsc->current_state == SDE_RSC_VID_STATE ||
  441. rsc->current_state == SDE_RSC_CMD_STATE)) {
  442. rsc->post_poms = true;
  443. /* clear VSYNC timestamp for indication when update completes */
  444. if (rsc->hw_ops.hw_vsync)
  445. rsc->hw_ops.hw_vsync(rsc, VSYNC_ENABLE, NULL, 0, 0);
  446. if (!wait_vblank_crtc_id) {
  447. pr_err("invalid crtc id wait pointer, client %d\n",
  448. caller_client->id);
  449. SDE_EVT32(caller_client->id, rsc->current_state,
  450. caller_client->crtc_id,
  451. wait_vblank_crtc_id, SDE_EVTLOG_ERROR);
  452. msleep(PRIMARY_VBLANK_WORST_CASE_MS);
  453. } else {
  454. *wait_vblank_crtc_id = rsc->primary_client->crtc_id;
  455. }
  456. }
  457. end:
  458. return rc;
  459. }
  460. static int sde_rsc_switch_to_clk(struct sde_rsc_priv *rsc,
  461. int *wait_vblank_crtc_id)
  462. {
  463. struct sde_rsc_client *client;
  464. int rc = STATE_UPDATE_NOT_ALLOWED;
  465. bool multi_display_active = false;
  466. bool vid_display_active = false, cmd_display_active = false;
  467. list_for_each_entry(client, &rsc->client_list, list) {
  468. if (client->current_state == SDE_RSC_CLK_STATE &&
  469. client->client_type == SDE_RSC_EXTERNAL_DISP_CLIENT)
  470. multi_display_active = true;
  471. else if (client->current_state == SDE_RSC_VID_STATE)
  472. vid_display_active = true;
  473. else if (client->current_state == SDE_RSC_CMD_STATE)
  474. cmd_display_active = true;
  475. }
  476. pr_debug("multi_display:%d vid_display:%d cmd_display:%d\n",
  477. multi_display_active, vid_display_active, cmd_display_active);
  478. if (!multi_display_active && (vid_display_active || cmd_display_active))
  479. goto end;
  480. if (rsc->hw_ops.state_update) {
  481. rc = rsc->hw_ops.state_update(rsc, SDE_RSC_CLK_STATE);
  482. if (!rc)
  483. rpmh_mode_solver_set(rsc->rpmh_dev, false);
  484. }
  485. /* indicate wait for vsync for cmd/vid to clk state switch */
  486. if (!rc && rsc->primary_client &&
  487. (rsc->current_state == SDE_RSC_CMD_STATE ||
  488. rsc->current_state == SDE_RSC_VID_STATE)) {
  489. /* clear VSYNC timestamp for indication when update completes */
  490. if (rsc->hw_ops.hw_vsync)
  491. rsc->hw_ops.hw_vsync(rsc, VSYNC_ENABLE, NULL, 0, 0);
  492. if (!wait_vblank_crtc_id) {
  493. pr_err("invalid crtc id wait pointer provided\n");
  494. msleep(PRIMARY_VBLANK_WORST_CASE_MS);
  495. } else {
  496. *wait_vblank_crtc_id = rsc->primary_client->crtc_id;
  497. /* increase refcount, so we wait for the next vsync */
  498. atomic_inc(&rsc->rsc_vsync_wait);
  499. SDE_EVT32(atomic_read(&rsc->rsc_vsync_wait));
  500. }
  501. } else if (atomic_read(&rsc->rsc_vsync_wait)) {
  502. SDE_EVT32(rsc->primary_client, rsc->current_state,
  503. atomic_read(&rsc->rsc_vsync_wait));
  504. /* Wait for the vsync, if the refcount is set */
  505. rc = wait_event_timeout(rsc->rsc_vsync_waitq,
  506. atomic_read(&rsc->rsc_vsync_wait) == 0,
  507. msecs_to_jiffies(PRIMARY_VBLANK_WORST_CASE_MS*2));
  508. if (!rc) {
  509. pr_err("Timeout waiting for vsync\n");
  510. rc = -ETIMEDOUT;
  511. SDE_EVT32(atomic_read(&rsc->rsc_vsync_wait), rc,
  512. SDE_EVTLOG_ERROR);
  513. } else {
  514. SDE_EVT32(atomic_read(&rsc->rsc_vsync_wait), rc);
  515. rc = 0;
  516. }
  517. }
  518. end:
  519. return rc;
  520. }
  521. static int sde_rsc_switch_to_vid(struct sde_rsc_priv *rsc,
  522. struct sde_rsc_cmd_config *config,
  523. struct sde_rsc_client *caller_client,
  524. int *wait_vblank_crtc_id)
  525. {
  526. struct sde_rsc_client *client;
  527. int rc = STATE_UPDATE_NOT_ALLOWED;
  528. if (!rsc->primary_client) {
  529. pr_err("primary client not available for vid state switch\n");
  530. rc = -EINVAL;
  531. goto end;
  532. } else if (caller_client != rsc->primary_client) {
  533. pr_err("primary client state:%d not vid state request\n",
  534. rsc->primary_client->current_state);
  535. rc = -EINVAL;
  536. goto end;
  537. }
  538. /* update timers - might not be available at next switch */
  539. if (config)
  540. sde_rsc_timer_calculate(rsc, config, SDE_RSC_VID_STATE);
  541. /**
  542. * rsc clients can still send config at any time. If a config is
  543. * received during vid_state then vsync_wait will execute with the logic
  544. * below.
  545. */
  546. if (rsc->current_state == SDE_RSC_VID_STATE) {
  547. rc = 0;
  548. if (config && rsc->version < SDE_RSC_REV_3)
  549. goto vsync_wait;
  550. else
  551. goto end;
  552. }
  553. /* any non-primary clk state client blocks the vid state switch */
  554. list_for_each_entry(client, &rsc->client_list, list)
  555. if (client->current_state == SDE_RSC_CLK_STATE &&
  556. client->client_type == SDE_RSC_EXTERNAL_DISP_CLIENT)
  557. goto end;
  558. if (rsc->hw_ops.state_update) {
  559. rc = rsc->hw_ops.state_update(rsc, SDE_RSC_VID_STATE);
  560. if (!rc)
  561. rpmh_mode_solver_set(rsc->rpmh_dev,
  562. rsc->version >= SDE_RSC_REV_3);
  563. }
  564. /* vsync wait not needed during CMD->VID switch (rev 4+ HW only) */
  565. if (rsc->current_state == SDE_RSC_CMD_STATE &&
  566. rsc->version >= SDE_RSC_REV_4) {
  567. rc = 0;
  568. goto end;
  569. }
  570. vsync_wait:
  571. /* indicate wait for vsync for vid to cmd state switch & cfg update */
  572. if (!rc && (rsc->current_state == SDE_RSC_VID_STATE ||
  573. rsc->current_state == SDE_RSC_CMD_STATE)) {
  574. rsc->post_poms = true;
  575. /* clear VSYNC timestamp for indication when update completes */
  576. if (rsc->hw_ops.hw_vsync)
  577. rsc->hw_ops.hw_vsync(rsc, VSYNC_ENABLE, NULL, 0, 0);
  578. if (!wait_vblank_crtc_id) {
  579. pr_err("invalid crtc id wait pointer, client %d\n",
  580. caller_client->id);
  581. SDE_EVT32(caller_client->id, rsc->current_state,
  582. caller_client->crtc_id,
  583. wait_vblank_crtc_id, SDE_EVTLOG_ERROR);
  584. msleep(PRIMARY_VBLANK_WORST_CASE_MS);
  585. } else {
  586. *wait_vblank_crtc_id = rsc->primary_client->crtc_id;
  587. }
  588. }
  589. end:
  590. return rc;
  591. }
  592. static int sde_rsc_switch_to_idle(struct sde_rsc_priv *rsc,
  593. struct sde_rsc_cmd_config *config,
  594. struct sde_rsc_client *caller_client,
  595. int *wait_vblank_crtc_id)
  596. {
  597. struct sde_rsc_client *client;
  598. int rc = STATE_UPDATE_NOT_ALLOWED;
  599. bool clk_client_active = false, multi_display_active = false;
  600. bool vid_display_active = false, cmd_display_active = false;
  601. /*
  602. * following code needs to run the loop through each
  603. * client because they might be in different order
  604. * sorting is not possible; only preference is available
  605. */
  606. list_for_each_entry(client, &rsc->client_list, list) {
  607. if (client->current_state == SDE_RSC_CLK_STATE &&
  608. client->client_type == SDE_RSC_EXTERNAL_DISP_CLIENT)
  609. multi_display_active = true;
  610. else if (client->current_state == SDE_RSC_CLK_STATE &&
  611. client->client_type == SDE_RSC_CLK_CLIENT)
  612. clk_client_active = true;
  613. else if (client->current_state == SDE_RSC_VID_STATE)
  614. vid_display_active = true;
  615. else if (client->current_state == SDE_RSC_CMD_STATE)
  616. cmd_display_active = true;
  617. pr_debug("client state:%d type:%d\n",
  618. client->current_state, client->client_type);
  619. }
  620. pr_debug("multi_display:%d clk_client:%d vid_display:%d cmd_display:%d\n",
  621. multi_display_active, clk_client_active, vid_display_active,
  622. cmd_display_active);
  623. if (vid_display_active && !multi_display_active) {
  624. rc = sde_rsc_switch_to_vid(rsc, NULL, rsc->primary_client,
  625. wait_vblank_crtc_id);
  626. if (!rc)
  627. rc = VID_MODE_SWITCH_SUCCESS;
  628. } else if (cmd_display_active && !multi_display_active) {
  629. rc = sde_rsc_switch_to_cmd(rsc, NULL, rsc->primary_client,
  630. wait_vblank_crtc_id);
  631. if (!rc)
  632. rc = CMD_MODE_SWITCH_SUCCESS;
  633. } else if (clk_client_active) {
  634. rc = sde_rsc_switch_to_clk(rsc, wait_vblank_crtc_id);
  635. if (!rc)
  636. rc = CLK_MODE_SWITCH_SUCCESS;
  637. } else if (rsc->hw_ops.state_update) {
  638. rc = rsc->hw_ops.state_update(rsc, SDE_RSC_IDLE_STATE);
  639. rsc->post_poms = false;
  640. if (!rc)
  641. rpmh_mode_solver_set(rsc->rpmh_dev, true);
  642. }
  643. return rc;
  644. }
  645. /**
  646. * sde_rsc_client_get_vsync_refcount() - returns the status of the vsync
  647. * refcount, to signal if the client needs to reset the refcounting logic
  648. * @client: Client pointer provided by sde_rsc_client_create().
  649. *
  650. * Return: value of the vsync refcount.
  651. */
  652. int sde_rsc_client_get_vsync_refcount(
  653. struct sde_rsc_client *caller_client)
  654. {
  655. struct sde_rsc_priv *rsc;
  656. if (!caller_client) {
  657. pr_err("invalid client for rsc state update\n");
  658. return -EINVAL;
  659. } else if (caller_client->rsc_index >= MAX_RSC_COUNT) {
  660. pr_err("invalid rsc index\n");
  661. return -EINVAL;
  662. }
  663. rsc = rsc_prv_list[caller_client->rsc_index];
  664. if (!rsc)
  665. return 0;
  666. return atomic_read(&rsc->rsc_vsync_wait);
  667. }
  668. /**
  669. * sde_rsc_client_reset_vsync_refcount() - reduces the refcounting
  670. * logic that waits for the vsync.
  671. * @client: Client pointer provided by sde_rsc_client_create().
  672. *
  673. * Return: zero if refcount was already zero.
  674. */
  675. int sde_rsc_client_reset_vsync_refcount(
  676. struct sde_rsc_client *caller_client)
  677. {
  678. struct sde_rsc_priv *rsc;
  679. int ret;
  680. if (!caller_client) {
  681. pr_err("invalid client for rsc state update\n");
  682. return -EINVAL;
  683. } else if (caller_client->rsc_index >= MAX_RSC_COUNT) {
  684. pr_err("invalid rsc index\n");
  685. return -EINVAL;
  686. }
  687. rsc = rsc_prv_list[caller_client->rsc_index];
  688. if (!rsc)
  689. return 0;
  690. ret = atomic_add_unless(&rsc->rsc_vsync_wait, -1, 0);
  691. wake_up_all(&rsc->rsc_vsync_waitq);
  692. SDE_EVT32(atomic_read(&rsc->rsc_vsync_wait));
  693. return ret;
  694. }
  695. /**
  696. * sde_rsc_client_is_state_update_complete() - check if state update is complete
  697. * RSC state transition is not complete until HW receives VBLANK signal. This
  698. * function checks RSC HW to determine whether that signal has been received.
  699. * @client: Client pointer provided by sde_rsc_client_create().
  700. *
  701. * Return: true if the state update has completed.
  702. */
  703. bool sde_rsc_client_is_state_update_complete(
  704. struct sde_rsc_client *caller_client)
  705. {
  706. struct sde_rsc_priv *rsc;
  707. u32 vsync_timestamp0 = 0;
  708. if (!caller_client) {
  709. pr_err("invalid client for rsc state update\n");
  710. return false;
  711. } else if (caller_client->rsc_index >= MAX_RSC_COUNT) {
  712. pr_err("invalid rsc index\n");
  713. return false;
  714. }
  715. rsc = rsc_prv_list[caller_client->rsc_index];
  716. if (!rsc)
  717. return false;
  718. /**
  719. * state updates clear VSYNC timestamp, check if a new one arrived.
  720. * use VSYNC mode 0 (CMD TE) always for this, per HW recommendation.
  721. */
  722. if (rsc->hw_ops.hw_vsync)
  723. vsync_timestamp0 = rsc->hw_ops.hw_vsync(rsc, VSYNC_READ_VSYNC0,
  724. NULL, 0, 0);
  725. return vsync_timestamp0 != 0;
  726. }
  727. /**
  728. * sde_rsc_client_state_update() - rsc client state update
  729. * Video mode, cmd mode and clk state are suppoed as modes. A client need to
  730. * set this property during panel config time. A switching client can set the
  731. * property to change the state
  732. *
  733. * @client: Client pointer provided by sde_rsc_client_create().
  734. * @state: Client state - video/cmd
  735. * @config: fps, vtotal, porches, etc configuration for command mode
  736. * panel
  737. * @crtc_id: current client's crtc id
  738. * @wait_vblank_crtc_id: Output parameter. If set to non-zero, rsc hw
  739. * state update requires a wait for one vblank on
  740. * the primary crtc. In that case, this output
  741. * param will be set to the crtc on which to wait.
  742. * If SDE_RSC_INVALID_CRTC_ID, no wait necessary
  743. *
  744. * Return: error code.
  745. */
  746. int sde_rsc_client_state_update(struct sde_rsc_client *caller_client,
  747. enum sde_rsc_state state,
  748. struct sde_rsc_cmd_config *config, int crtc_id,
  749. int *wait_vblank_crtc_id)
  750. {
  751. int rc = 0;
  752. struct sde_rsc_priv *rsc;
  753. if (!caller_client) {
  754. pr_err("invalid client for rsc state update\n");
  755. return -EINVAL;
  756. } else if (caller_client->rsc_index >= MAX_RSC_COUNT) {
  757. pr_err("invalid rsc index\n");
  758. return -EINVAL;
  759. }
  760. rsc = rsc_prv_list[caller_client->rsc_index];
  761. if (!rsc)
  762. return -EINVAL;
  763. if (wait_vblank_crtc_id)
  764. *wait_vblank_crtc_id = SDE_RSC_INVALID_CRTC_ID;
  765. mutex_lock(&rsc->client_lock);
  766. SDE_EVT32_VERBOSE(caller_client->id, caller_client->current_state,
  767. state, rsc->current_state, SDE_EVTLOG_FUNC_ENTRY);
  768. pr_debug("%pS: rsc state:%d request client:%s state:%d\n",
  769. __builtin_return_address(0), rsc->current_state,
  770. caller_client->name, state);
  771. /**
  772. * This can only happen if splash is active or qsync is enabled.
  773. * In both cases timers need to be updated for when a transition to
  774. * solver occurs. Update timers now as config might not be available
  775. * at next switch. Updates for cmd/vid are handled when switching to
  776. * those states.
  777. */
  778. if (config && (state == SDE_RSC_CLK_STATE) &&
  779. (caller_client == rsc->primary_client))
  780. sde_rsc_timer_calculate(rsc, config, state);
  781. if ((state == SDE_RSC_VID_STATE) && (rsc->version >= SDE_RSC_REV_3))
  782. state = SDE_RSC_CLK_STATE;
  783. caller_client->crtc_id = crtc_id;
  784. caller_client->current_state = state;
  785. if ((rsc->current_state == state) && !config) {
  786. SDE_EVT32(caller_client->id, caller_client->current_state,
  787. state, rsc->current_state, SDE_EVTLOG_FUNC_CASE3);
  788. goto end;
  789. }
  790. if (rsc->current_state == SDE_RSC_IDLE_STATE)
  791. sde_rsc_resource_enable(rsc);
  792. switch (state) {
  793. case SDE_RSC_IDLE_STATE:
  794. rc = sde_rsc_switch_to_idle(rsc, NULL, rsc->primary_client,
  795. wait_vblank_crtc_id);
  796. if (rc == CMD_MODE_SWITCH_SUCCESS) {
  797. state = SDE_RSC_CMD_STATE;
  798. rc = 0;
  799. } else if (rc == VID_MODE_SWITCH_SUCCESS) {
  800. state = SDE_RSC_VID_STATE;
  801. rc = 0;
  802. } else if (rc == CLK_MODE_SWITCH_SUCCESS) {
  803. state = SDE_RSC_CLK_STATE;
  804. rc = 0;
  805. }
  806. break;
  807. case SDE_RSC_CMD_STATE:
  808. rc = sde_rsc_switch_to_cmd(rsc, config, caller_client,
  809. wait_vblank_crtc_id);
  810. break;
  811. case SDE_RSC_VID_STATE:
  812. rc = sde_rsc_switch_to_vid(rsc, config, caller_client,
  813. wait_vblank_crtc_id);
  814. break;
  815. case SDE_RSC_CLK_STATE:
  816. rc = sde_rsc_switch_to_clk(rsc, wait_vblank_crtc_id);
  817. break;
  818. default:
  819. pr_err("invalid state handling %d\n", state);
  820. break;
  821. }
  822. if (rc == STATE_UPDATE_NOT_ALLOWED) {
  823. rc = 0;
  824. SDE_EVT32(caller_client->id, caller_client->current_state,
  825. state, rsc->current_state, rc, SDE_EVTLOG_FUNC_CASE1);
  826. goto clk_disable;
  827. } else if (rc) {
  828. pr_debug("state:%d update failed rc:%d\n", state, rc);
  829. SDE_EVT32(caller_client->id, caller_client->current_state,
  830. state, rsc->current_state, rc, SDE_EVTLOG_FUNC_CASE2);
  831. goto clk_disable;
  832. }
  833. pr_debug("state switch successfully complete: %d\n", state);
  834. SDE_ATRACE_INT("rsc_state", state);
  835. SDE_EVT32(caller_client->id, caller_client->current_state,
  836. state, rsc->current_state, SDE_EVTLOG_FUNC_EXIT);
  837. rsc->current_state = state;
  838. rsc->update_tcs_content = true;
  839. clk_disable:
  840. if (rsc->current_state == SDE_RSC_IDLE_STATE)
  841. sde_rsc_resource_disable(rsc);
  842. end:
  843. mutex_unlock(&rsc->client_lock);
  844. return rc;
  845. }
  846. EXPORT_SYMBOL(sde_rsc_client_state_update);
  847. /**
  848. * sde_rsc_client_vote() - ab/ib vote from rsc client
  849. *
  850. * @client: Client pointer provided by sde_rsc_client_create().
  851. * @bus_id: data bus for which to be voted
  852. * @ab: aggregated bandwidth vote from client.
  853. * @ib: instant bandwidth vote from client.
  854. *
  855. * Return: error code.
  856. */
  857. int sde_rsc_client_vote(struct sde_rsc_client *caller_client,
  858. u32 bus_id, u64 ab_vote, u64 ib_vote)
  859. {
  860. int rsc_index;
  861. struct sde_rsc_priv *rsc;
  862. if (caller_client && caller_client->rsc_index >= MAX_RSC_COUNT) {
  863. pr_err("invalid rsc client or client index\n");
  864. return -EINVAL;
  865. }
  866. rsc_index = caller_client ? caller_client->rsc_index : SDE_RSC_INDEX;
  867. rsc = rsc_prv_list[rsc_index];
  868. if (!rsc || bus_id >= SDE_POWER_HANDLE_DBUS_ID_MAX)
  869. return -EINVAL;
  870. pr_debug("client:%s ab:%llu ib:%llu\n",
  871. caller_client ? caller_client->name : "unknown",
  872. ab_vote, ib_vote);
  873. mutex_lock(&rsc->client_lock);
  874. rsc->bw_config.new_ab_vote[bus_id] = ab_vote;
  875. rsc->bw_config.new_ib_vote[bus_id] = ib_vote;
  876. mutex_unlock(&rsc->client_lock);
  877. return 0;
  878. }
  879. EXPORT_SYMBOL(sde_rsc_client_vote);
  880. int sde_rsc_client_trigger_vote(struct sde_rsc_client *caller_client,
  881. bool delta_vote)
  882. {
  883. int rc = 0, rsc_index, i;
  884. struct sde_rsc_priv *rsc;
  885. bool bw_increase = false;
  886. if (caller_client && caller_client->rsc_index >= MAX_RSC_COUNT) {
  887. pr_err("invalid rsc index\n");
  888. return -EINVAL;
  889. }
  890. rsc_index = caller_client ? caller_client->rsc_index : SDE_RSC_INDEX;
  891. rsc = rsc_prv_list[rsc_index];
  892. if (!rsc)
  893. return -EINVAL;
  894. pr_debug("client:%s trigger bw delta vote:%d\n",
  895. caller_client ? caller_client->name : "unknown", delta_vote);
  896. mutex_lock(&rsc->client_lock);
  897. if (!delta_vote && !rsc->update_tcs_content &&
  898. (rsc->current_state == SDE_RSC_CLK_STATE))
  899. goto end;
  900. for (i = 0; i < SDE_POWER_HANDLE_DBUS_ID_MAX && delta_vote; i++) {
  901. if (rsc->bw_config.new_ab_vote[i] > rsc->bw_config.ab_vote[i] ||
  902. rsc->bw_config.new_ib_vote[i] > rsc->bw_config.ib_vote[i])
  903. bw_increase = true;
  904. rsc->bw_config.ab_vote[i] = rsc->bw_config.new_ab_vote[i];
  905. rsc->bw_config.ib_vote[i] = rsc->bw_config.new_ib_vote[i];
  906. }
  907. rc = sde_rsc_resource_enable(rsc);
  908. if (rc < 0)
  909. goto end;
  910. if (delta_vote) {
  911. if (rsc->hw_ops.tcs_wait) {
  912. rc = rsc->hw_ops.tcs_wait(rsc);
  913. if (rc) {
  914. pr_err("tcs is still busy; can't send command\n");
  915. if (rsc->hw_ops.tcs_use_ok)
  916. rsc->hw_ops.tcs_use_ok(rsc);
  917. goto tcs_wait_failed;
  918. }
  919. }
  920. rpmh_invalidate(rsc->rpmh_dev);
  921. for (i = 0; i < SDE_POWER_HANDLE_DBUS_ID_MAX; i++)
  922. sde_power_data_bus_set_quota(&rsc->phandle,
  923. i, rsc->bw_config.ab_vote[i],
  924. rsc->bw_config.ib_vote[i]);
  925. rpmh_write_sleep_and_wake(rsc->rpmh_dev);
  926. }
  927. if (rsc->hw_ops.bwi_status &&
  928. (rsc->current_state == SDE_RSC_CMD_STATE ||
  929. rsc->current_state == SDE_RSC_VID_STATE))
  930. rsc->hw_ops.bwi_status(rsc, bw_increase);
  931. else if (rsc->hw_ops.tcs_use_ok)
  932. rsc->hw_ops.tcs_use_ok(rsc);
  933. rsc->update_tcs_content = false;
  934. tcs_wait_failed:
  935. sde_rsc_resource_disable(rsc);
  936. end:
  937. mutex_unlock(&rsc->client_lock);
  938. return rc;
  939. }
  940. EXPORT_SYMBOL(sde_rsc_client_trigger_vote);
  941. #if defined(CONFIG_DEBUG_FS)
  942. void sde_rsc_debug_dump(u32 mux_sel)
  943. {
  944. struct sde_rsc_priv *rsc;
  945. rsc = rsc_prv_list[SDE_RSC_INDEX];
  946. if (!rsc)
  947. return;
  948. /* this must be called with rsc clocks enabled */
  949. if (rsc->hw_ops.debug_dump)
  950. rsc->hw_ops.debug_dump(rsc, mux_sel);
  951. }
  952. static int _sde_debugfs_status_show(struct seq_file *s, void *data)
  953. {
  954. struct sde_rsc_priv *rsc;
  955. struct sde_rsc_client *client;
  956. int ret;
  957. if (!s || !s->private)
  958. return -EINVAL;
  959. rsc = s->private;
  960. mutex_lock(&rsc->client_lock);
  961. seq_printf(s, "rsc current state:%d\n", rsc->current_state);
  962. seq_printf(s, "wraper backoff time(ns):%d\n",
  963. rsc->timer_config.static_wakeup_time_ns);
  964. seq_printf(s, "rsc backoff time(ns):%d\n",
  965. rsc->timer_config.rsc_backoff_time_ns);
  966. seq_printf(s, "pdc backoff time(ns):%d\n",
  967. rsc->timer_config.pdc_backoff_time_ns);
  968. seq_printf(s, "rsc mode threshold time(ns):%d\n",
  969. rsc->timer_config.rsc_mode_threshold_time_ns);
  970. seq_printf(s, "rsc time slot 0(ns):%d\n",
  971. rsc->timer_config.rsc_time_slot_0_ns);
  972. seq_printf(s, "rsc time slot 1(ns):%d\n",
  973. rsc->timer_config.rsc_time_slot_1_ns);
  974. seq_printf(s, "frame fps:%d jitter_numer:%d jitter_denom:%d vtotal:%d prefill lines:%d\n",
  975. rsc->cmd_config.fps, rsc->cmd_config.jitter_numer,
  976. rsc->cmd_config.jitter_denom,
  977. rsc->cmd_config.vtotal, rsc->cmd_config.prefill_lines);
  978. seq_puts(s, "\n");
  979. list_for_each_entry(client, &rsc->client_list, list)
  980. seq_printf(s, "\t client:%s state:%d\n",
  981. client->name, client->current_state);
  982. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  983. pr_debug("debug node is not supported during idle state\n");
  984. seq_puts(s, "hw state is not supported during idle pc\n");
  985. goto end;
  986. }
  987. if (rsc->hw_ops.debug_show) {
  988. ret = rsc->hw_ops.debug_show(s, rsc);
  989. if (ret)
  990. pr_err("sde rsc: hw debug failed ret:%d\n", ret);
  991. }
  992. end:
  993. mutex_unlock(&rsc->client_lock);
  994. return 0;
  995. }
  996. static int _sde_debugfs_status_open(struct inode *inode, struct file *file)
  997. {
  998. return single_open(file, _sde_debugfs_status_show, inode->i_private);
  999. }
  1000. static int _sde_debugfs_counters_show(struct seq_file *s, void *data)
  1001. {
  1002. struct sde_rsc_priv *rsc = s->private;
  1003. u32 counters[NUM_RSC_PROFILING_COUNTERS];
  1004. int i, ret;
  1005. if (!rsc)
  1006. return -EINVAL;
  1007. if (!rsc->hw_ops.get_counters) {
  1008. seq_puts(s, "counters are not supported on this target\n");
  1009. return 0;
  1010. }
  1011. memset(counters, 0, sizeof(counters));
  1012. mutex_lock(&rsc->client_lock);
  1013. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  1014. pr_debug("counters are not supported during idle state\n");
  1015. seq_puts(s, "no access to counters during idle pc\n");
  1016. goto end;
  1017. }
  1018. ret = rsc->hw_ops.get_counters(rsc, counters);
  1019. if (ret) {
  1020. pr_err("sde rsc: get_counters failed ret:%d\n", ret);
  1021. seq_puts(s, "failed to retrieve counts!\n");
  1022. goto end;
  1023. }
  1024. seq_puts(s, "rsc profiling counters:\n");
  1025. for (i = 0; i < NUM_RSC_PROFILING_COUNTERS; ++i)
  1026. seq_printf(s, "\tmode[%d] = 0x%08x:\n", i, counters[i]);
  1027. end:
  1028. mutex_unlock(&rsc->client_lock);
  1029. return 0;
  1030. }
  1031. static int _sde_debugfs_counters_open(struct inode *inode, struct file *file)
  1032. {
  1033. return single_open(file, _sde_debugfs_counters_show, inode->i_private);
  1034. }
  1035. static int _sde_debugfs_generic_noseek_open(struct inode *inode,
  1036. struct file *file)
  1037. {
  1038. /* non-seekable */
  1039. file->private_data = inode->i_private;
  1040. return nonseekable_open(inode, file);
  1041. }
  1042. static ssize_t _sde_debugfs_profiling_read(struct file *file, char __user *buf,
  1043. size_t count, loff_t *ppos)
  1044. {
  1045. struct sde_rsc_priv *rsc = file->private_data;
  1046. size_t max_size = min_t(size_t, count, MAX_BUFFER_SIZE);
  1047. char buffer[MAX_BUFFER_SIZE];
  1048. int blen = 0;
  1049. if (*ppos || !rsc)
  1050. return 0;
  1051. if (!rsc->hw_ops.setup_counters) {
  1052. blen += scnprintf(&buffer[blen], max_size - blen,
  1053. "counters are not supported on this target\n");
  1054. goto end;
  1055. }
  1056. mutex_lock(&rsc->client_lock);
  1057. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  1058. pr_debug("counters are not supported during idle state\n");
  1059. blen += scnprintf(&buffer[blen], max_size - blen,
  1060. "no access to counters during idle pc\n");
  1061. goto unlock;
  1062. }
  1063. blen += scnprintf(&buffer[blen], max_size - blen,
  1064. "%s\n", rsc->profiling_en ? "Y" : "N");
  1065. unlock:
  1066. mutex_unlock(&rsc->client_lock);
  1067. end:
  1068. if (copy_to_user(buf, buffer, blen))
  1069. return -EFAULT;
  1070. *ppos += blen;
  1071. return blen;
  1072. }
  1073. static ssize_t _sde_debugfs_profiling_write(struct file *file,
  1074. const char __user *p, size_t count, loff_t *ppos)
  1075. {
  1076. struct sde_rsc_priv *rsc = file->private_data;
  1077. bool input_valid, input_value;
  1078. char *input;
  1079. int rc;
  1080. if (!rsc || !rsc->hw_ops.setup_counters || !count ||
  1081. count > MAX_COUNT_SIZE_SUPPORTED)
  1082. return 0;
  1083. input = kmalloc(count + 1, GFP_KERNEL);
  1084. if (!input)
  1085. return -ENOMEM;
  1086. if (copy_from_user(input, p, count)) {
  1087. kfree(input);
  1088. return -EFAULT;
  1089. }
  1090. input[count] = '\0';
  1091. switch (input[0]) {
  1092. case 'y':
  1093. case 'Y':
  1094. case '1':
  1095. input_valid = true;
  1096. input_value = true;
  1097. break;
  1098. case 'n':
  1099. case 'N':
  1100. case '0':
  1101. input_valid = true;
  1102. input_value = false;
  1103. break;
  1104. default:
  1105. input_valid = false;
  1106. count = 0;
  1107. break;
  1108. }
  1109. mutex_lock(&rsc->client_lock);
  1110. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  1111. pr_debug("debug node is not supported during idle state\n");
  1112. count = 0;
  1113. goto end;
  1114. }
  1115. pr_debug("input %s, profiling_en: %d\n",
  1116. input_valid ? "valid" : "invalid", rsc->profiling_en);
  1117. if (input_valid) {
  1118. rsc->profiling_en = input_value;
  1119. rc = rsc->hw_ops.setup_counters(rsc, rsc->profiling_en);
  1120. if (rc)
  1121. pr_err("setup_counters failed, rc:%d\n", rc);
  1122. }
  1123. end:
  1124. mutex_unlock(&rsc->client_lock);
  1125. kfree(input);
  1126. return count;
  1127. }
  1128. static ssize_t _sde_debugfs_mode_ctrl_read(struct file *file, char __user *buf,
  1129. size_t count, loff_t *ppos)
  1130. {
  1131. struct sde_rsc_priv *rsc = file->private_data;
  1132. char buffer[MAX_BUFFER_SIZE];
  1133. int blen = 0;
  1134. size_t max_size = min_t(size_t, count, MAX_BUFFER_SIZE);
  1135. if (*ppos || !rsc || !rsc->hw_ops.mode_ctrl)
  1136. return 0;
  1137. mutex_lock(&rsc->client_lock);
  1138. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  1139. pr_debug("debug node is not supported during idle state\n");
  1140. blen = scnprintf(buffer, max_size,
  1141. "hw state is not supported during idle pc\n");
  1142. goto end;
  1143. }
  1144. blen = rsc->hw_ops.mode_ctrl(rsc, MODE_READ, buffer, max_size, 0);
  1145. end:
  1146. mutex_unlock(&rsc->client_lock);
  1147. if (blen <= 0)
  1148. return 0;
  1149. if (blen > count) {
  1150. blen = count;
  1151. buffer[count - 1] = '\0';
  1152. }
  1153. if (copy_to_user(buf, buffer, blen))
  1154. return -EFAULT;
  1155. *ppos += blen;
  1156. return blen;
  1157. }
  1158. static ssize_t _sde_debugfs_mode_ctrl_write(struct file *file,
  1159. const char __user *p, size_t count, loff_t *ppos)
  1160. {
  1161. struct sde_rsc_priv *rsc = file->private_data;
  1162. char *input;
  1163. u32 mode_state = 0;
  1164. int rc;
  1165. if (!rsc || !rsc->hw_ops.mode_ctrl || !count ||
  1166. count > MAX_COUNT_SIZE_SUPPORTED)
  1167. return 0;
  1168. input = kmalloc(count + 1, GFP_KERNEL);
  1169. if (!input)
  1170. return -ENOMEM;
  1171. if (copy_from_user(input, p, count)) {
  1172. kfree(input);
  1173. return -EFAULT;
  1174. }
  1175. input[count] = '\0';
  1176. rc = kstrtoint(input, 0, &mode_state);
  1177. if (rc) {
  1178. pr_err("mode_state: int conversion failed rc:%d\n", rc);
  1179. goto end;
  1180. }
  1181. pr_debug("mode_state: %d\n", mode_state);
  1182. mode_state &= 0x7;
  1183. if (mode_state != ALL_MODES_DISABLED &&
  1184. mode_state != ALL_MODES_ENABLED &&
  1185. mode_state != ONLY_MODE_0_ENABLED &&
  1186. mode_state != ONLY_MODE_0_1_ENABLED) {
  1187. pr_err("invalid mode:%d combination\n", mode_state);
  1188. goto end;
  1189. }
  1190. mutex_lock(&rsc->client_lock);
  1191. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  1192. pr_debug("debug node is not supported during idle state\n");
  1193. goto state_check;
  1194. }
  1195. rsc->hw_ops.mode_ctrl(rsc, MODE_UPDATE, NULL, 0, mode_state);
  1196. state_check:
  1197. mutex_unlock(&rsc->client_lock);
  1198. end:
  1199. kfree(input);
  1200. return count;
  1201. }
  1202. static ssize_t _sde_debugfs_vsync_mode_read(struct file *file, char __user *buf,
  1203. size_t count, loff_t *ppos)
  1204. {
  1205. struct sde_rsc_priv *rsc = file->private_data;
  1206. char buffer[MAX_BUFFER_SIZE];
  1207. int blen = 0;
  1208. size_t max_size = min_t(size_t, count, MAX_BUFFER_SIZE);
  1209. if (*ppos || !rsc || !rsc->hw_ops.hw_vsync)
  1210. return 0;
  1211. mutex_lock(&rsc->client_lock);
  1212. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  1213. pr_debug("debug node is not supported during idle state\n");
  1214. blen = scnprintf(buffer, max_size,
  1215. "hw state is not supported during idle pc\n");
  1216. goto end;
  1217. }
  1218. blen = rsc->hw_ops.hw_vsync(rsc, VSYNC_READ, buffer, max_size, 0);
  1219. end:
  1220. mutex_unlock(&rsc->client_lock);
  1221. if (blen <= 0)
  1222. return 0;
  1223. if (blen > count) {
  1224. blen = count;
  1225. buffer[count - 1] = '\0';
  1226. }
  1227. if (copy_to_user(buf, buffer, blen))
  1228. return -EFAULT;
  1229. *ppos += blen;
  1230. return blen;
  1231. }
  1232. static ssize_t _sde_debugfs_vsync_mode_write(struct file *file,
  1233. const char __user *p, size_t count, loff_t *ppos)
  1234. {
  1235. struct sde_rsc_priv *rsc = file->private_data;
  1236. char *input;
  1237. u32 vsync_state = 0;
  1238. int rc;
  1239. if (!rsc || !rsc->hw_ops.hw_vsync || !count ||
  1240. count > MAX_COUNT_SIZE_SUPPORTED)
  1241. return 0;
  1242. input = kmalloc(count + 1, GFP_KERNEL);
  1243. if (!input)
  1244. return -ENOMEM;
  1245. if (copy_from_user(input, p, count)) {
  1246. kfree(input);
  1247. return -EFAULT;
  1248. }
  1249. input[count] = '\0';
  1250. rc = kstrtoint(input, 0, &vsync_state);
  1251. if (rc) {
  1252. pr_err("vsync_state: int conversion failed rc:%d\n", rc);
  1253. goto end;
  1254. }
  1255. pr_debug("vsync_state: %d\n", vsync_state);
  1256. vsync_state &= 0x7;
  1257. mutex_lock(&rsc->client_lock);
  1258. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  1259. pr_debug("debug node is not supported during idle state\n");
  1260. goto state_check;
  1261. }
  1262. if (vsync_state)
  1263. rsc->hw_ops.hw_vsync(rsc, VSYNC_ENABLE, NULL,
  1264. 0, vsync_state - 1);
  1265. else
  1266. rsc->hw_ops.hw_vsync(rsc, VSYNC_DISABLE, NULL, 0, 0);
  1267. state_check:
  1268. mutex_unlock(&rsc->client_lock);
  1269. end:
  1270. kfree(input);
  1271. return count;
  1272. }
  1273. static const struct file_operations debugfs_status_fops = {
  1274. .open = _sde_debugfs_status_open,
  1275. .read = seq_read,
  1276. .llseek = seq_lseek,
  1277. .release = single_release,
  1278. };
  1279. static const struct file_operations mode_control_fops = {
  1280. .open = _sde_debugfs_generic_noseek_open,
  1281. .read = _sde_debugfs_mode_ctrl_read,
  1282. .write = _sde_debugfs_mode_ctrl_write,
  1283. };
  1284. static const struct file_operations vsync_status_fops = {
  1285. .open = _sde_debugfs_generic_noseek_open,
  1286. .read = _sde_debugfs_vsync_mode_read,
  1287. .write = _sde_debugfs_vsync_mode_write,
  1288. };
  1289. static const struct file_operations profiling_enable_fops = {
  1290. .open = _sde_debugfs_generic_noseek_open,
  1291. .read = _sde_debugfs_profiling_read,
  1292. .write = _sde_debugfs_profiling_write,
  1293. };
  1294. static const struct file_operations profiling_counts_fops = {
  1295. .open = _sde_debugfs_counters_open,
  1296. .read = seq_read,
  1297. .llseek = seq_lseek,
  1298. .release = single_release,
  1299. };
  1300. static void _sde_rsc_init_debugfs(struct sde_rsc_priv *rsc, char *name)
  1301. {
  1302. rsc->debugfs_root = debugfs_create_dir(name, NULL);
  1303. if (!rsc->debugfs_root)
  1304. return;
  1305. /* don't error check these */
  1306. debugfs_create_file("status", 0400, rsc->debugfs_root, rsc,
  1307. &debugfs_status_fops);
  1308. debugfs_create_file("mode_control", 0600, rsc->debugfs_root, rsc,
  1309. &mode_control_fops);
  1310. debugfs_create_file("vsync_mode", 0600, rsc->debugfs_root, rsc,
  1311. &vsync_status_fops);
  1312. if (rsc->profiling_supp) {
  1313. debugfs_create_file("profiling_en", 0600, rsc->debugfs_root,
  1314. rsc, &profiling_enable_fops);
  1315. debugfs_create_file("profiling_counts", 0400,
  1316. rsc->debugfs_root, rsc,
  1317. &profiling_counts_fops);
  1318. }
  1319. debugfs_create_x32("debug_mode", 0600, rsc->debugfs_root,
  1320. &rsc->debug_mode);
  1321. }
  1322. #else
  1323. static void _sde_rsc_init_debugfs(struct sde_rsc_priv *rsc, char *name)
  1324. {
  1325. }
  1326. #endif /* defined(CONFIG_DEBUG_FS) */
  1327. static void sde_rsc_deinit(struct platform_device *pdev,
  1328. struct sde_rsc_priv *rsc)
  1329. {
  1330. if (!rsc)
  1331. return;
  1332. sde_rsc_resource_disable(rsc);
  1333. if (rsc->sw_fs_enabled)
  1334. regulator_disable(rsc->fs);
  1335. if (rsc->fs)
  1336. devm_regulator_put(rsc->fs);
  1337. if (rsc->wrapper_io.base)
  1338. msm_dss_iounmap(&rsc->wrapper_io);
  1339. if (rsc->drv_io.base)
  1340. msm_dss_iounmap(&rsc->drv_io);
  1341. sde_power_resource_deinit(pdev, &rsc->phandle);
  1342. debugfs_remove_recursive(rsc->debugfs_root);
  1343. kfree(rsc);
  1344. }
  1345. /**
  1346. * sde_rsc_get_io_resources - collect register ranges for the device to
  1347. * perform access control on TUI transition
  1348. * @io_res: io resource list
  1349. * @data: payload data provided during msm_register_vm_event
  1350. * Returns: zero on success
  1351. */
  1352. static int sde_rsc_get_io_resources(struct msm_io_res *io_res, void *data)
  1353. {
  1354. int rc = 0;
  1355. struct sde_rsc_priv *rsc = (struct sde_rsc_priv *)data;
  1356. struct platform_device *pdev = to_platform_device(rsc->dev);
  1357. rc = msm_dss_get_io_mem(pdev, &io_res->mem);
  1358. if (rc) {
  1359. pr_err("failed to get rsc io mem, rc = %d\n", rc);
  1360. return rc;
  1361. }
  1362. return 0;
  1363. }
  1364. /**
  1365. * sde_rsc_bind - bind rsc device with controlling device
  1366. * @dev: Pointer to base of platform device
  1367. * @master: Pointer to container of drm device
  1368. * @data: Pointer to private data
  1369. * Returns: Zero on success
  1370. */
  1371. static int sde_rsc_bind(struct device *dev,
  1372. struct device *master,
  1373. void *data)
  1374. {
  1375. struct sde_rsc_priv *rsc;
  1376. struct drm_device *drm;
  1377. struct platform_device *pdev = to_platform_device(dev);
  1378. struct msm_vm_ops vm_event_ops = {
  1379. .vm_get_io_resources = sde_rsc_get_io_resources,
  1380. };
  1381. if (!dev || !pdev || !master) {
  1382. pr_err("invalid param(s), dev %pK, pdev %pK, master %pK\n",
  1383. dev, pdev, master);
  1384. return -EINVAL;
  1385. }
  1386. drm = dev_get_drvdata(master);
  1387. rsc = platform_get_drvdata(pdev);
  1388. if (!drm || !rsc) {
  1389. pr_err("invalid param(s), drm %pK, rsc %pK\n",
  1390. drm, rsc);
  1391. return -EINVAL;
  1392. }
  1393. sde_dbg_reg_register_base(SDE_RSC_DRV_DBG_NAME, rsc->drv_io.base,
  1394. rsc->drv_io.len, msm_get_phys_addr(pdev, "drv"), SDE_DBG_RSC);
  1395. sde_dbg_reg_register_base(SDE_RSC_WRAPPER_DBG_NAME, rsc->wrapper_io.base,
  1396. rsc->wrapper_io.len, msm_get_phys_addr(pdev, "wrapper"), SDE_DBG_RSC);
  1397. msm_register_vm_event(master, dev, &vm_event_ops, (void *)rsc);
  1398. return 0;
  1399. }
  1400. /**
  1401. * sde_rsc_unbind - unbind rsc from controlling device
  1402. * @dev: Pointer to base of platform device
  1403. * @master: Pointer to container of drm device
  1404. * @data: Pointer to private data
  1405. */
  1406. static void sde_rsc_unbind(struct device *dev,
  1407. struct device *master, void *data)
  1408. {
  1409. struct sde_rsc_priv *rsc;
  1410. struct platform_device *pdev = to_platform_device(dev);
  1411. if (!dev || !pdev) {
  1412. pr_err("invalid param(s)\n");
  1413. return;
  1414. }
  1415. rsc = platform_get_drvdata(pdev);
  1416. if (!rsc) {
  1417. pr_err("invalid display rsc\n");
  1418. return;
  1419. }
  1420. msm_unregister_vm_event(master, dev);
  1421. }
  1422. static const struct component_ops sde_rsc_comp_ops = {
  1423. .bind = sde_rsc_bind,
  1424. .unbind = sde_rsc_unbind,
  1425. };
  1426. static int sde_rsc_probe(struct platform_device *pdev)
  1427. {
  1428. int ret;
  1429. struct sde_rsc_priv *rsc;
  1430. static int counter;
  1431. char name[MAX_RSC_CLIENT_NAME_LEN];
  1432. if (counter >= MAX_RSC_COUNT) {
  1433. pr_err("sde rsc supports probe till MAX_RSC_COUNT=%d devices\n",
  1434. MAX_RSC_COUNT);
  1435. return -EINVAL;
  1436. }
  1437. rsc = kzalloc(sizeof(*rsc), GFP_KERNEL);
  1438. if (!rsc) {
  1439. ret = -ENOMEM;
  1440. goto rsc_alloc_fail;
  1441. }
  1442. platform_set_drvdata(pdev, rsc);
  1443. rsc->dev = &pdev->dev;
  1444. of_property_read_u32(pdev->dev.of_node, "qcom,sde-rsc-version",
  1445. &rsc->version);
  1446. if (rsc->version >= SDE_RSC_REV_2)
  1447. rsc->single_tcs_execution_time = SINGLE_TCS_EXECUTION_TIME_V2;
  1448. else
  1449. rsc->single_tcs_execution_time = SINGLE_TCS_EXECUTION_TIME_V1;
  1450. if (rsc->version >= SDE_RSC_REV_3) {
  1451. rsc->time_slot_0_ns = rsc->single_tcs_execution_time
  1452. + RSC_MODE_INSTRUCTION_TIME;
  1453. rsc->backoff_time_ns = RSC_MODE_INSTRUCTION_TIME;
  1454. rsc->mode_threshold_time_ns = rsc->time_slot_0_ns;
  1455. } else {
  1456. rsc->time_slot_0_ns = (rsc->single_tcs_execution_time * 2)
  1457. + RSC_MODE_INSTRUCTION_TIME;
  1458. rsc->backoff_time_ns = rsc->single_tcs_execution_time
  1459. + RSC_MODE_INSTRUCTION_TIME;
  1460. rsc->mode_threshold_time_ns = rsc->backoff_time_ns
  1461. + RSC_MODE_THRESHOLD_OVERHEAD;
  1462. }
  1463. if (rsc->version >= SDE_RSC_REV_4)
  1464. rsc->profiling_supp = true;
  1465. ret = sde_power_resource_init(pdev, &rsc->phandle);
  1466. if (ret) {
  1467. pr_err("sde rsc:power resource init failed ret:%d\n", ret);
  1468. goto sde_rsc_fail;
  1469. }
  1470. rsc->rpmh_dev = rpmh_dev[SDE_RSC_INDEX + counter];
  1471. if (IS_ERR_OR_NULL(rsc->rpmh_dev)) {
  1472. ret = !rsc->rpmh_dev ? -EINVAL : PTR_ERR(rsc->rpmh_dev);
  1473. rsc->rpmh_dev = NULL;
  1474. pr_err("rpmh device node is not available ret:%d\n", ret);
  1475. goto sde_rsc_fail;
  1476. }
  1477. ret = msm_dss_ioremap_byname(pdev, &rsc->wrapper_io, "wrapper");
  1478. if (ret) {
  1479. pr_err("sde rsc: wrapper io data mapping failed ret=%d\n", ret);
  1480. goto sde_rsc_fail;
  1481. }
  1482. ret = msm_dss_ioremap_byname(pdev, &rsc->drv_io, "drv");
  1483. if (ret) {
  1484. pr_err("sde rsc: drv io data mapping failed ret:%d\n", ret);
  1485. goto sde_rsc_fail;
  1486. }
  1487. rsc->fs = devm_regulator_get(&pdev->dev, "vdd");
  1488. if (IS_ERR_OR_NULL(rsc->fs)) {
  1489. rsc->fs = NULL;
  1490. pr_err("unable to get regulator\n");
  1491. goto sde_rsc_fail;
  1492. }
  1493. if (rsc->version >= SDE_RSC_REV_3)
  1494. ret = sde_rsc_hw_register_v3(rsc);
  1495. else
  1496. ret = sde_rsc_hw_register(rsc);
  1497. if (ret) {
  1498. pr_err("sde rsc: hw register failed ret:%d\n", ret);
  1499. goto sde_rsc_fail;
  1500. }
  1501. ret = regulator_enable(rsc->fs);
  1502. if (ret) {
  1503. pr_err("sde rsc: fs on failed ret:%d\n", ret);
  1504. goto sde_rsc_fail;
  1505. }
  1506. rsc->sw_fs_enabled = true;
  1507. ret = sde_rsc_resource_enable(rsc);
  1508. if (ret < 0) {
  1509. pr_err("failed to enable sde rsc power resources rc:%d\n", ret);
  1510. goto sde_rsc_fail;
  1511. }
  1512. if (sde_rsc_timer_calculate(rsc, NULL, SDE_RSC_IDLE_STATE))
  1513. goto sde_rsc_fail;
  1514. sde_rsc_resource_disable(rsc);
  1515. INIT_LIST_HEAD(&rsc->client_list);
  1516. INIT_LIST_HEAD(&rsc->event_list);
  1517. mutex_init(&rsc->client_lock);
  1518. init_waitqueue_head(&rsc->rsc_vsync_waitq);
  1519. atomic_set(&rsc->resource_refcount, 0);
  1520. pr_info("sde rsc index:%d probed successfully\n",
  1521. SDE_RSC_INDEX + counter);
  1522. rsc_prv_list[SDE_RSC_INDEX + counter] = rsc;
  1523. snprintf(name, MAX_RSC_CLIENT_NAME_LEN, "%s%d", "sde_rsc", counter);
  1524. _sde_rsc_init_debugfs(rsc, name);
  1525. counter++;
  1526. ret = component_add(&pdev->dev, &sde_rsc_comp_ops);
  1527. if (ret)
  1528. pr_debug("component add failed, ret=%d\n", ret);
  1529. ret = 0;
  1530. return ret;
  1531. sde_rsc_fail:
  1532. sde_rsc_deinit(pdev, rsc);
  1533. rsc_alloc_fail:
  1534. return ret;
  1535. }
  1536. static int sde_rsc_remove(struct platform_device *pdev)
  1537. {
  1538. struct sde_rsc_priv *rsc = platform_get_drvdata(pdev);
  1539. sde_rsc_deinit(pdev, rsc);
  1540. return 0;
  1541. }
  1542. static int sde_rsc_rpmh_probe(struct platform_device *pdev)
  1543. {
  1544. int ret = 0;
  1545. uint32_t index = 0;
  1546. ret = of_property_read_u32(pdev->dev.of_node, "cell-index", &index);
  1547. if (ret) {
  1548. pr_err("unable to find sde rsc cell index\n");
  1549. return ret;
  1550. } else if (index >= MAX_RSC_COUNT) {
  1551. pr_err("invalid cell index for sde rsc:%d\n", index);
  1552. return -EINVAL;
  1553. }
  1554. rpmh_dev[index] = &pdev->dev;
  1555. return 0;
  1556. }
  1557. int sde_rsc_rpmh_remove(struct platform_device *pdev)
  1558. {
  1559. int i;
  1560. for (i = 0; i < MAX_RSC_COUNT; i++)
  1561. rpmh_dev[i] = NULL;
  1562. return 0;
  1563. }
  1564. static const struct of_device_id dt_match[] = {
  1565. { .compatible = "qcom,sde-rsc"},
  1566. {},
  1567. };
  1568. static struct platform_driver sde_rsc_platform_driver = {
  1569. .probe = sde_rsc_probe,
  1570. .remove = sde_rsc_remove,
  1571. .driver = {
  1572. .name = "sde_rsc",
  1573. .of_match_table = dt_match,
  1574. .suppress_bind_attrs = true,
  1575. },
  1576. };
  1577. static const struct of_device_id sde_rsc_rpmh_match[] = {
  1578. {.compatible = "qcom,sde-rsc-rpmh"},
  1579. {},
  1580. };
  1581. static struct platform_driver sde_rsc_rpmh_driver = {
  1582. .probe = sde_rsc_rpmh_probe,
  1583. .remove = sde_rsc_rpmh_remove,
  1584. .driver = {
  1585. .name = "sde_rsc_rpmh",
  1586. .of_match_table = sde_rsc_rpmh_match,
  1587. },
  1588. };
  1589. void __init sde_rsc_register(void)
  1590. {
  1591. platform_driver_register(&sde_rsc_platform_driver);
  1592. }
  1593. void __exit sde_rsc_unregister(void)
  1594. {
  1595. platform_driver_unregister(&sde_rsc_platform_driver);
  1596. }
  1597. void __init sde_rsc_rpmh_register(void)
  1598. {
  1599. platform_driver_register(&sde_rsc_rpmh_driver);
  1600. }