dp_rx_mon_status.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498
  1. /*
  2. * Copyright (c) 2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "dp_types.h"
  19. #include "dp_rx.h"
  20. #include "dp_peer.h"
  21. #include "hal_rx.h"
  22. #include "hal_api.h"
  23. #include "qdf_trace.h"
  24. #include "qdf_nbuf.h"
  25. #include "hal_api_mon.h"
  26. #include "ieee80211.h"
  27. #include "dp_rx_mon.h"
  28. #include "dp_internal.h"
  29. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  30. /**
  31. * dp_rx_mon_status_process_tlv() - Process status TLV in status
  32. * buffer on Rx status Queue posted by status SRNG processing.
  33. * @soc: core txrx main context
  34. * @mac_id: mac_id which is one of 3 mac_ids _ring
  35. *
  36. * Return: none
  37. */
  38. static inline void
  39. dp_rx_mon_status_process_tlv(struct dp_soc *soc, uint32_t mac_id,
  40. uint32_t quota)
  41. {
  42. struct dp_pdev *pdev = soc->pdev_list[mac_id];
  43. struct hal_rx_ppdu_info *ppdu_info;
  44. qdf_nbuf_t status_nbuf;
  45. uint8_t *rx_tlv;
  46. uint8_t *rx_tlv_start;
  47. uint32_t tlv_status = HAL_TLV_STATUS_DUMMY;
  48. #ifdef DP_INTR_POLL_BASED
  49. if (!pdev)
  50. return;
  51. #endif
  52. ppdu_info = &pdev->ppdu_info;
  53. if (pdev->mon_ppdu_status != DP_PPDU_STATUS_START)
  54. return;
  55. while (!qdf_nbuf_is_queue_empty(&pdev->rx_status_q)) {
  56. status_nbuf = qdf_nbuf_queue_remove(&pdev->rx_status_q);
  57. rx_tlv = qdf_nbuf_data(status_nbuf);
  58. rx_tlv_start = rx_tlv;
  59. #if defined(CONFIG_WIN) && WDI_EVENT_ENABLE
  60. #ifndef REMOVE_PKT_LOG
  61. dp_wdi_event_handler(WDI_EVENT_RX_DESC, soc,
  62. status_nbuf, HTT_INVALID_PEER, WDI_NO_VAL, mac_id);
  63. #endif
  64. #endif
  65. if (pdev->monitor_vdev != NULL) {
  66. do {
  67. tlv_status = hal_rx_status_get_tlv_info(rx_tlv,
  68. ppdu_info);
  69. rx_tlv = hal_rx_status_get_next_tlv(rx_tlv);
  70. if ((rx_tlv - rx_tlv_start) >= RX_BUFFER_SIZE)
  71. break;
  72. } while (tlv_status == HAL_TLV_STATUS_PPDU_NOT_DONE);
  73. }
  74. qdf_nbuf_free(status_nbuf);
  75. if (tlv_status == HAL_TLV_STATUS_PPDU_DONE) {
  76. pdev->mon_ppdu_status = DP_PPDU_STATUS_DONE;
  77. dp_rx_mon_dest_process(soc, mac_id, quota);
  78. pdev->mon_ppdu_status = DP_PPDU_STATUS_START;
  79. }
  80. }
  81. return;
  82. }
  83. /*
  84. * dp_rx_mon_status_srng_process() - Process monitor status ring
  85. * post the status ring buffer to Rx status Queue for later
  86. * processing when status ring is filled with status TLV.
  87. * Allocate a new buffer to status ring if the filled buffer
  88. * is posted.
  89. *
  90. * @soc: core txrx main context
  91. * @mac_id: mac_id which is one of 3 mac_ids
  92. * @quota: No. of ring entry that can be serviced in one shot.
  93. * Return: uint32_t: No. of ring entry that is processed.
  94. */
  95. static inline uint32_t
  96. dp_rx_mon_status_srng_process(struct dp_soc *soc, uint32_t mac_id,
  97. uint32_t quota)
  98. {
  99. struct dp_pdev *pdev = soc->pdev_list[mac_id];
  100. void *hal_soc;
  101. void *mon_status_srng;
  102. void *rxdma_mon_status_ring_entry;
  103. QDF_STATUS status;
  104. uint32_t work_done = 0;
  105. #ifdef DP_INTR_POLL_BASED
  106. if (!pdev)
  107. return work_done;
  108. #endif
  109. mon_status_srng = pdev->rxdma_mon_status_ring.hal_srng;
  110. qdf_assert(mon_status_srng);
  111. hal_soc = soc->hal_soc;
  112. qdf_assert(hal_soc);
  113. if (qdf_unlikely(hal_srng_access_start(hal_soc, mon_status_srng)))
  114. goto done;
  115. /* mon_status_ring_desc => WBM_BUFFER_RING STRUCT =>
  116. * BUFFER_ADDR_INFO STRUCT
  117. */
  118. while (qdf_likely((rxdma_mon_status_ring_entry =
  119. hal_srng_src_peek(hal_soc, mon_status_srng))
  120. && quota--)) {
  121. uint32_t rx_buf_cookie;
  122. qdf_nbuf_t status_nbuf;
  123. struct dp_rx_desc *rx_desc;
  124. uint8_t *status_buf;
  125. qdf_dma_addr_t paddr;
  126. uint64_t buf_addr;
  127. buf_addr =
  128. (HAL_RX_BUFFER_ADDR_31_0_GET(
  129. rxdma_mon_status_ring_entry) |
  130. ((uint64_t)(HAL_RX_BUFFER_ADDR_39_32_GET(
  131. rxdma_mon_status_ring_entry)) << 32));
  132. if (qdf_likely(buf_addr)) {
  133. rx_buf_cookie =
  134. HAL_RX_BUF_COOKIE_GET(
  135. rxdma_mon_status_ring_entry);
  136. rx_desc = dp_rx_cookie_2_va_mon_status(soc,
  137. rx_buf_cookie);
  138. qdf_assert(rx_desc);
  139. status_nbuf = rx_desc->nbuf;
  140. qdf_nbuf_sync_for_cpu(soc->osdev, status_nbuf,
  141. QDF_DMA_FROM_DEVICE);
  142. status_buf = qdf_nbuf_data(status_nbuf);
  143. status = hal_get_rx_status_done(status_buf);
  144. if (status != QDF_STATUS_SUCCESS) {
  145. QDF_TRACE(QDF_MODULE_ID_DP,
  146. QDF_TRACE_LEVEL_WARN,
  147. "[%s][%d] status not done",
  148. __func__, __LINE__);
  149. break;
  150. }
  151. qdf_nbuf_set_pktlen(status_nbuf, RX_BUFFER_SIZE);
  152. qdf_nbuf_unmap_single(soc->osdev, status_nbuf,
  153. QDF_DMA_FROM_DEVICE);
  154. /* Put the status_nbuf to queue */
  155. qdf_nbuf_queue_add(&pdev->rx_status_q, status_nbuf);
  156. } else {
  157. union dp_rx_desc_list_elem_t *desc_list = NULL;
  158. union dp_rx_desc_list_elem_t *tail = NULL;
  159. struct rx_desc_pool *rx_desc_pool;
  160. uint32_t num_alloc_desc;
  161. rx_desc_pool = &soc->rx_desc_status[mac_id];
  162. num_alloc_desc = dp_rx_get_free_desc_list(soc, mac_id,
  163. rx_desc_pool,
  164. 1,
  165. &desc_list,
  166. &tail);
  167. rx_desc = &desc_list->rx_desc;
  168. }
  169. /* Allocate a new skb */
  170. status_nbuf = qdf_nbuf_alloc(pdev->osif_pdev, RX_BUFFER_SIZE,
  171. RX_BUFFER_RESERVATION, RX_BUFFER_ALIGNMENT, FALSE);
  172. status_buf = qdf_nbuf_data(status_nbuf);
  173. hal_clear_rx_status_done(status_buf);
  174. qdf_nbuf_map_single(soc->osdev, status_nbuf,
  175. QDF_DMA_BIDIRECTIONAL);
  176. paddr = qdf_nbuf_get_frag_paddr(status_nbuf, 0);
  177. rx_desc->nbuf = status_nbuf;
  178. rx_desc->in_use = 1;
  179. hal_rxdma_buff_addr_info_set(rxdma_mon_status_ring_entry,
  180. paddr, rx_desc->cookie, HAL_RX_BUF_RBM_SW3_BM);
  181. rxdma_mon_status_ring_entry =
  182. hal_srng_src_get_next(hal_soc, mon_status_srng);
  183. work_done++;
  184. }
  185. done:
  186. hal_srng_access_end(hal_soc, mon_status_srng);
  187. return work_done;
  188. }
  189. /*
  190. * dp_rx_mon_status_process() - Process monitor status ring and
  191. * TLV in status ring.
  192. *
  193. * @soc: core txrx main context
  194. * @mac_id: mac_id which is one of 3 mac_ids
  195. * @quota: No. of ring entry that can be serviced in one shot.
  196. * Return: uint32_t: No. of ring entry that is processed.
  197. */
  198. static inline uint32_t
  199. dp_rx_mon_status_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota) {
  200. uint32_t work_done;
  201. work_done = dp_rx_mon_status_srng_process(soc, mac_id, quota);
  202. quota -= work_done;
  203. dp_rx_mon_status_process_tlv(soc, mac_id, quota);
  204. return work_done;
  205. }
  206. /**
  207. * dp_mon_process() - Main monitor mode processing roution.
  208. * This call monitor status ring process then monitor
  209. * destination ring process.
  210. * Called from the bottom half (tasklet/NET_RX_SOFTIRQ)
  211. * @soc: core txrx main context
  212. * @mac_id: mac_id which is one of 3 mac_ids
  213. * @quota: No. of status ring entry that can be serviced in one shot.
  214. * Return: uint32_t: No. of ring entry that is processed.
  215. */
  216. uint32_t
  217. dp_mon_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota) {
  218. return dp_rx_mon_status_process(soc, mac_id, quota);
  219. }
  220. /**
  221. * dp_rx_pdev_mon_detach() - detach dp rx for status ring
  222. * @pdev: core txrx pdev context
  223. *
  224. * This function will detach DP RX status ring from
  225. * main device context. will free DP Rx resources for
  226. * status ring
  227. *
  228. * Return: QDF_STATUS_SUCCESS: success
  229. * QDF_STATUS_E_RESOURCES: Error return
  230. */
  231. QDF_STATUS
  232. dp_rx_pdev_mon_status_detach(struct dp_pdev *pdev)
  233. {
  234. uint8_t pdev_id = pdev->pdev_id;
  235. struct dp_soc *soc = pdev->soc;
  236. struct rx_desc_pool *rx_desc_pool;
  237. rx_desc_pool = &soc->rx_desc_status[pdev_id];
  238. dp_rx_desc_pool_free(soc, pdev_id, rx_desc_pool);
  239. return QDF_STATUS_SUCCESS;
  240. }
  241. /*
  242. * dp_rx_buffers_replenish() - replenish monitor status ring with
  243. * rx nbufs called during dp rx
  244. * monitor status ring initialization
  245. *
  246. * @soc: core txrx main context
  247. * @mac_id: mac_id which is one of 3 mac_ids
  248. * @dp_rxdma_srng: dp monitor status circular ring
  249. * @rx_desc_pool; Pointer to Rx descriptor pool
  250. * @num_req_buffers: number of buffer to be replenished
  251. * @desc_list: list of descs if called from dp rx monitor status
  252. * process or NULL during dp rx initialization or
  253. * out of buffer interrupt
  254. * @tail: tail of descs list
  255. * @owner: who owns the nbuf (host, NSS etc...)
  256. * Return: return success or failure
  257. */
  258. static inline
  259. QDF_STATUS dp_rx_mon_status_buffers_replenish(struct dp_soc *dp_soc,
  260. uint32_t mac_id,
  261. struct dp_srng *dp_rxdma_srng,
  262. struct rx_desc_pool *rx_desc_pool,
  263. uint32_t num_req_buffers,
  264. union dp_rx_desc_list_elem_t **desc_list,
  265. union dp_rx_desc_list_elem_t **tail,
  266. uint8_t owner)
  267. {
  268. uint32_t num_alloc_desc;
  269. uint16_t num_desc_to_free = 0;
  270. uint32_t num_entries_avail;
  271. uint32_t count;
  272. int sync_hw_ptr = 1;
  273. qdf_dma_addr_t paddr;
  274. qdf_nbuf_t rx_netbuf;
  275. void *rxdma_ring_entry;
  276. union dp_rx_desc_list_elem_t *next;
  277. void *rxdma_srng;
  278. uint8_t *status_buf;
  279. rxdma_srng = dp_rxdma_srng->hal_srng;
  280. qdf_assert(rxdma_srng);
  281. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  282. "[%s][%d] requested %d buffers for replenish\n",
  283. __func__, __LINE__, num_req_buffers);
  284. /*
  285. * if desc_list is NULL, allocate the descs from freelist
  286. */
  287. if (!(*desc_list)) {
  288. num_alloc_desc = dp_rx_get_free_desc_list(dp_soc, mac_id,
  289. rx_desc_pool,
  290. num_req_buffers,
  291. desc_list,
  292. tail);
  293. if (!num_alloc_desc) {
  294. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  295. "[%s][%d] no free rx_descs in freelist\n",
  296. __func__, __LINE__);
  297. return QDF_STATUS_E_NOMEM;
  298. }
  299. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  300. "[%s][%d] %d rx desc allocated\n", __func__, __LINE__,
  301. num_alloc_desc);
  302. num_req_buffers = num_alloc_desc;
  303. }
  304. hal_srng_access_start(dp_soc->hal_soc, rxdma_srng);
  305. num_entries_avail = hal_srng_src_num_avail(dp_soc->hal_soc,
  306. rxdma_srng, sync_hw_ptr);
  307. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  308. "[%s][%d] no of availble entries in rxdma ring: %d\n",
  309. __func__, __LINE__, num_entries_avail);
  310. if (num_entries_avail < num_req_buffers) {
  311. num_desc_to_free = num_req_buffers - num_entries_avail;
  312. num_req_buffers = num_entries_avail;
  313. }
  314. for (count = 0; count < num_req_buffers; count++) {
  315. rxdma_ring_entry = hal_srng_src_get_next(dp_soc->hal_soc,
  316. rxdma_srng);
  317. rx_netbuf = qdf_nbuf_alloc(dp_soc->osdev,
  318. RX_BUFFER_SIZE,
  319. RX_BUFFER_RESERVATION,
  320. RX_BUFFER_ALIGNMENT,
  321. FALSE);
  322. status_buf = qdf_nbuf_data(rx_netbuf);
  323. hal_clear_rx_status_done(status_buf);
  324. memset(status_buf, 0, RX_BUFFER_SIZE);
  325. qdf_nbuf_map_single(dp_soc->osdev, rx_netbuf,
  326. QDF_DMA_BIDIRECTIONAL);
  327. paddr = qdf_nbuf_get_frag_paddr(rx_netbuf, 0);
  328. next = (*desc_list)->next;
  329. (*desc_list)->rx_desc.nbuf = rx_netbuf;
  330. (*desc_list)->rx_desc.in_use = 1;
  331. hal_rxdma_buff_addr_info_set(rxdma_ring_entry, paddr,
  332. (*desc_list)->rx_desc.cookie, owner);
  333. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  334. "[%s][%d] rx_desc=%p, cookie=%d, nbuf=%p, \
  335. status_buf=%p paddr=%p\n",
  336. __func__, __LINE__, &(*desc_list)->rx_desc,
  337. (*desc_list)->rx_desc.cookie, rx_netbuf,
  338. status_buf, (void *)paddr);
  339. *desc_list = next;
  340. }
  341. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  342. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  343. "successfully replenished %d buffers\n", num_req_buffers);
  344. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  345. "%d rx desc added back to free list\n", num_desc_to_free);
  346. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  347. "[%s][%d] desc_list=%p, tail=%p rx_desc=%p, cookie=%d\n",
  348. __func__, __LINE__, desc_list, tail, &(*desc_list)->rx_desc,
  349. (*desc_list)->rx_desc.cookie);
  350. /*
  351. * add any available free desc back to the free list
  352. */
  353. if (*desc_list) {
  354. dp_rx_add_desc_list_to_free_list(dp_soc, desc_list, tail,
  355. mac_id, rx_desc_pool);
  356. }
  357. return QDF_STATUS_SUCCESS;
  358. }
  359. /**
  360. * dp_rx_pdev_mon_status_attach() - attach DP RX monitor status ring
  361. * @pdev: core txrx pdev context
  362. *
  363. * This function will attach a DP RX monitor status ring into pDEV
  364. * and replenish monitor status ring with buffer.
  365. *
  366. * Return: QDF_STATUS_SUCCESS: success
  367. * QDF_STATUS_E_RESOURCES: Error return
  368. */
  369. QDF_STATUS
  370. dp_rx_pdev_mon_status_attach(struct dp_pdev *pdev) {
  371. uint8_t pdev_id = pdev->pdev_id;
  372. struct dp_soc *soc = pdev->soc;
  373. union dp_rx_desc_list_elem_t *desc_list = NULL;
  374. union dp_rx_desc_list_elem_t *tail = NULL;
  375. struct dp_srng *rxdma_srng;
  376. uint32_t rxdma_entries;
  377. struct rx_desc_pool *rx_desc_pool;
  378. QDF_STATUS status;
  379. rxdma_srng = &pdev->rxdma_mon_status_ring;
  380. rxdma_entries = rxdma_srng->alloc_size/hal_srng_get_entrysize(
  381. soc->hal_soc, RXDMA_MONITOR_STATUS);
  382. rx_desc_pool = &soc->rx_desc_status[pdev_id];
  383. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  384. "%s: Mon RX Status Pool[%d] allocation size=%d\n",
  385. __func__, pdev_id, rxdma_entries);
  386. status = dp_rx_desc_pool_alloc(soc, pdev_id, rxdma_entries+1,
  387. rx_desc_pool);
  388. if (!QDF_IS_STATUS_SUCCESS(status)) {
  389. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  390. "%s: dp_rx_desc_pool_alloc() failed \n", __func__);
  391. return status;
  392. }
  393. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  394. "%s: Mon RX Status Buffers Replenish pdev_id=%d\n",
  395. __func__, pdev_id);
  396. status = dp_rx_mon_status_buffers_replenish(soc, pdev_id, rxdma_srng,
  397. rx_desc_pool, rxdma_entries, &desc_list, &tail,
  398. HAL_RX_BUF_RBM_SW3_BM);
  399. if (!QDF_IS_STATUS_SUCCESS(status)) {
  400. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  401. "%s: dp_rx_buffers_replenish() failed \n", __func__);
  402. return status;
  403. }
  404. qdf_nbuf_queue_init(&pdev->rx_status_q);
  405. pdev->mon_ppdu_status = DP_PPDU_STATUS_START;
  406. qdf_mem_zero(&(pdev->ppdu_info.rx_status),
  407. sizeof(pdev->ppdu_info.rx_status));
  408. return QDF_STATUS_SUCCESS;
  409. }