Dosyaya git
Jigarkumar Zala 49dfccf260 msm: camera: csiphy: Remove unnecessary delay from reset sequence
Lane enable register reset is not required any delay to reflect the
change. This change removes the unnecesaary delay from lane_enable
register. Also, adding 1us of delay between back to back write in
SW reset register along with condition based refelction of delay.

CRs-Fixed: 2671221
Change-Id: I010570045a97fc1489a84d22ebd39df6f6f14f0a
Signed-off-by: Jigarkumar Zala <jzala@codeaurora.org>
2020-04-28 13:22:16 -07:00
Açıklama
Hiçbir açıklama sağlanmadı
226 MiB
Dil
C 98.7%
C++ 0.9%
Makefile 0.3%
Starlark 0.1%