hal_rh_generic_api.h 67 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #ifndef _HAL_RH_GENERIC_API_H_
  20. #define _HAL_RH_GENERIC_API_H_
  21. #include "hal_tx.h"
  22. #include "hal_rh_tx.h"
  23. #include "hal_rh_rx.h"
  24. #include <htt.h>
  25. #ifdef QCA_UNDECODED_METADATA_SUPPORT
  26. static inline void
  27. hal_rx_get_phyrx_abort(struct hal_soc *hal, void *rx_tlv,
  28. struct hal_rx_ppdu_info *ppdu_info){
  29. switch (hal->target_type) {
  30. case TARGET_TYPE_QCN9000:
  31. ppdu_info->rx_status.phyrx_abort =
  32. HAL_RX_GET(rx_tlv, RXPCU_PPDU_END_INFO_2,
  33. PHYRX_ABORT_REQUEST_INFO_VALID);
  34. ppdu_info->rx_status.phyrx_abort_reason =
  35. HAL_RX_GET(rx_tlv, UNIFIED_RXPCU_PPDU_END_INFO_11,
  36. PHYRX_ABORT_REQUEST_INFO_DETAILS_PHYRX_ABORT_REASON);
  37. break;
  38. default:
  39. break;
  40. }
  41. }
  42. static inline void
  43. hal_rx_get_ht_sig_info(struct hal_rx_ppdu_info *ppdu_info,
  44. uint8_t *ht_sig_info)
  45. {
  46. ppdu_info->rx_status.ht_length =
  47. HAL_RX_GET(ht_sig_info, HT_SIG_INFO_0, LENGTH);
  48. ppdu_info->rx_status.smoothing =
  49. HAL_RX_GET(ht_sig_info, HT_SIG_INFO_1, SMOOTHING);
  50. ppdu_info->rx_status.not_sounding =
  51. HAL_RX_GET(ht_sig_info, HT_SIG_INFO_1, NOT_SOUNDING);
  52. ppdu_info->rx_status.aggregation =
  53. HAL_RX_GET(ht_sig_info, HT_SIG_INFO_1, AGGREGATION);
  54. ppdu_info->rx_status.ht_stbc =
  55. HAL_RX_GET(ht_sig_info, HT_SIG_INFO_1, STBC);
  56. ppdu_info->rx_status.ht_crc =
  57. HAL_RX_GET(ht_sig_info, HT_SIG_INFO_1, CRC);
  58. }
  59. static inline void
  60. hal_rx_get_l_sig_a_info(struct hal_rx_ppdu_info *ppdu_info,
  61. uint8_t *l_sig_a_info)
  62. {
  63. ppdu_info->rx_status.l_sig_length =
  64. HAL_RX_GET(l_sig_a_info, L_SIG_A_INFO_0, LENGTH);
  65. ppdu_info->rx_status.l_sig_a_parity =
  66. HAL_RX_GET(l_sig_a_info, L_SIG_A_INFO_0, PARITY);
  67. ppdu_info->rx_status.l_sig_a_pkt_type =
  68. HAL_RX_GET(l_sig_a_info, L_SIG_A_INFO_0, PKT_TYPE);
  69. ppdu_info->rx_status.l_sig_a_implicit_sounding =
  70. HAL_RX_GET(l_sig_a_info, L_SIG_A_INFO_0,
  71. CAPTURED_IMPLICIT_SOUNDING);
  72. }
  73. static inline void
  74. hal_rx_get_vht_sig_a_info(struct hal_rx_ppdu_info *ppdu_info,
  75. uint8_t *vht_sig_a_info)
  76. {
  77. ppdu_info->rx_status.vht_no_txop_ps =
  78. HAL_RX_GET(vht_sig_a_info, VHT_SIG_A_INFO_0,
  79. TXOP_PS_NOT_ALLOWED);
  80. ppdu_info->rx_status.vht_crc =
  81. HAL_RX_GET(vht_sig_a_info, VHT_SIG_A_INFO_1, CRC);
  82. }
  83. static inline void
  84. hal_rx_get_crc_he_sig_a_su_info(struct hal_rx_ppdu_info *ppdu_info,
  85. uint8_t *he_sig_a_su_info) {
  86. ppdu_info->rx_status.he_crc =
  87. HAL_RX_GET(he_sig_a_su_info, HE_SIG_A_SU_INFO_1, CRC);
  88. }
  89. static inline void
  90. hal_rx_get_crc_he_sig_a_mu_dl_info(struct hal_rx_ppdu_info *ppdu_info,
  91. uint8_t *he_sig_a_mu_dl_info) {
  92. ppdu_info->rx_status.he_crc =
  93. HAL_RX_GET(he_sig_a_mu_dl_info, HE_SIG_A_MU_DL_INFO_1, CRC);
  94. }
  95. #else
  96. static inline void
  97. hal_rx_get_phyrx_abort(struct hal_soc *hal, void *rx_tlv,
  98. struct hal_rx_ppdu_info *ppdu_info)
  99. {
  100. }
  101. static inline void
  102. hal_rx_get_ht_sig_info(struct hal_rx_ppdu_info *ppdu_info,
  103. uint8_t *ht_sig_info)
  104. {
  105. }
  106. static inline void
  107. hal_rx_get_l_sig_a_info(struct hal_rx_ppdu_info *ppdu_info,
  108. uint8_t *l_sig_a_info)
  109. {
  110. }
  111. static inline void
  112. hal_rx_get_vht_sig_a_info(struct hal_rx_ppdu_info *ppdu_info,
  113. uint8_t *vht_sig_a_info)
  114. {
  115. }
  116. static inline void
  117. hal_rx_get_crc_he_sig_a_su_info(struct hal_rx_ppdu_info *ppdu_info,
  118. uint8_t *he_sig_a_su_info)
  119. {
  120. }
  121. static inline void
  122. hal_rx_get_crc_he_sig_a_mu_dl_info(struct hal_rx_ppdu_info *ppdu_info,
  123. uint8_t *he_sig_a_mu_dl_info)
  124. {
  125. }
  126. #endif /* QCA_UNDECODED_METADATA_SUPPORT */
  127. /**
  128. * hal_tx_desc_set_buf_addr_generic_rh - Fill Buffer Address information
  129. * in Tx Descriptor
  130. * @desc: Handle to Tx Descriptor
  131. * @paddr: Physical Address
  132. * @rbm_id: Return Buffer Manager ID
  133. * @desc_id: Descriptor ID
  134. * @type: 0 - Address points to a MSDU buffer
  135. * 1 - Address points to MSDU extension descriptor
  136. *
  137. * Return: void
  138. */
  139. static inline void
  140. hal_tx_desc_set_buf_addr_generic_rh(void *desc, dma_addr_t paddr,
  141. uint8_t rbm_id, uint32_t desc_id,
  142. uint8_t type)
  143. {
  144. /* Set buffer_addr_info.buffer_addr_31_0 */
  145. HAL_SET_FLD(desc, UNIFIED_TCL_DATA_CMD_0,
  146. BUFFER_ADDR_INFO_BUF_ADDR_INFO) =
  147. HAL_TX_SM(UNIFIED_BUFFER_ADDR_INFO_0, BUFFER_ADDR_31_0, paddr);
  148. /* Set buffer_addr_info.buffer_addr_39_32 */
  149. HAL_SET_FLD(desc, UNIFIED_TCL_DATA_CMD_1,
  150. BUFFER_ADDR_INFO_BUF_ADDR_INFO) |=
  151. HAL_TX_SM(UNIFIED_BUFFER_ADDR_INFO_1, BUFFER_ADDR_39_32,
  152. (((uint64_t)paddr) >> 32));
  153. /* Set buffer_addr_info.return_buffer_manager = rbm id */
  154. HAL_SET_FLD(desc, UNIFIED_TCL_DATA_CMD_1,
  155. BUFFER_ADDR_INFO_BUF_ADDR_INFO) |=
  156. HAL_TX_SM(UNIFIED_BUFFER_ADDR_INFO_1,
  157. RETURN_BUFFER_MANAGER, rbm_id);
  158. /* Set buffer_addr_info.sw_buffer_cookie = desc_id */
  159. HAL_SET_FLD(desc, UNIFIED_TCL_DATA_CMD_1,
  160. BUFFER_ADDR_INFO_BUF_ADDR_INFO) |=
  161. HAL_TX_SM(UNIFIED_BUFFER_ADDR_INFO_1, SW_BUFFER_COOKIE,
  162. desc_id);
  163. /* Set Buffer or Ext Descriptor Type */
  164. HAL_SET_FLD(desc, UNIFIED_TCL_DATA_CMD_2,
  165. BUF_OR_EXT_DESC_TYPE) |=
  166. HAL_TX_SM(UNIFIED_TCL_DATA_CMD_2, BUF_OR_EXT_DESC_TYPE, type);
  167. }
  168. #if defined(QCA_WIFI_QCA6290_11AX_MU_UL) && defined(QCA_WIFI_QCA6290_11AX)
  169. /**
  170. * hal_rx_handle_other_tlvs() - handle special TLVs like MU_UL
  171. * @tlv_tag: Taf of the TLVs
  172. * @rx_tlv: the pointer to the TLVs
  173. * @ppdu_info: pointer to ppdu_info
  174. *
  175. * Return: true if the tlv is handled, false if not
  176. */
  177. static inline bool
  178. hal_rx_handle_other_tlvs(uint32_t tlv_tag, void *rx_tlv,
  179. struct hal_rx_ppdu_info *ppdu_info)
  180. {
  181. uint32_t value;
  182. switch (tlv_tag) {
  183. case WIFIPHYRX_HE_SIG_A_MU_UL_E:
  184. {
  185. uint8_t *he_sig_a_mu_ul_info =
  186. (uint8_t *)rx_tlv +
  187. HAL_RX_OFFSET(PHYRX_HE_SIG_A_MU_UL_0,
  188. HE_SIG_A_MU_UL_INFO_PHYRX_HE_SIG_A_MU_UL_INFO_DETAILS);
  189. ppdu_info->rx_status.he_flags = 1;
  190. value = HAL_RX_GET(he_sig_a_mu_ul_info, HE_SIG_A_MU_UL_INFO_0,
  191. FORMAT_INDICATION);
  192. if (value == 0) {
  193. ppdu_info->rx_status.he_data1 =
  194. QDF_MON_STATUS_HE_TRIG_FORMAT_TYPE;
  195. } else {
  196. ppdu_info->rx_status.he_data1 =
  197. QDF_MON_STATUS_HE_SU_FORMAT_TYPE;
  198. }
  199. /* data1 */
  200. ppdu_info->rx_status.he_data1 |=
  201. QDF_MON_STATUS_HE_BSS_COLOR_KNOWN |
  202. QDF_MON_STATUS_HE_DL_UL_KNOWN |
  203. QDF_MON_STATUS_HE_DATA_BW_RU_KNOWN;
  204. /* data2 */
  205. ppdu_info->rx_status.he_data2 |=
  206. QDF_MON_STATUS_TXOP_KNOWN;
  207. /*data3*/
  208. value = HAL_RX_GET(he_sig_a_mu_ul_info,
  209. HE_SIG_A_MU_UL_INFO_0, BSS_COLOR_ID);
  210. ppdu_info->rx_status.he_data3 = value;
  211. /* 1 for UL and 0 for DL */
  212. value = 1;
  213. value = value << QDF_MON_STATUS_DL_UL_SHIFT;
  214. ppdu_info->rx_status.he_data3 |= value;
  215. /*data4*/
  216. value = HAL_RX_GET(he_sig_a_mu_ul_info, HE_SIG_A_MU_UL_INFO_0,
  217. SPATIAL_REUSE);
  218. ppdu_info->rx_status.he_data4 = value;
  219. /*data5*/
  220. value = HAL_RX_GET(he_sig_a_mu_ul_info,
  221. HE_SIG_A_MU_UL_INFO_0, TRANSMIT_BW);
  222. ppdu_info->rx_status.he_data5 = value;
  223. ppdu_info->rx_status.bw = value;
  224. /*data6*/
  225. value = HAL_RX_GET(he_sig_a_mu_ul_info, HE_SIG_A_MU_UL_INFO_1,
  226. TXOP_DURATION);
  227. value = value << QDF_MON_STATUS_TXOP_SHIFT;
  228. ppdu_info->rx_status.he_data6 |= value;
  229. return true;
  230. }
  231. default:
  232. return false;
  233. }
  234. }
  235. #else
  236. static inline bool
  237. hal_rx_handle_other_tlvs(uint32_t tlv_tag, void *rx_tlv,
  238. struct hal_rx_ppdu_info *ppdu_info)
  239. {
  240. return false;
  241. }
  242. #endif /* QCA_WIFI_QCA6290_11AX_MU_UL && QCA_WIFI_QCA6290_11AX */
  243. #if defined(RX_PPDU_END_USER_STATS_1_OFDMA_INFO_VALID_OFFSET) && \
  244. defined(RX_PPDU_END_USER_STATS_22_SW_RESPONSE_REFERENCE_PTR_EXT_OFFSET)
  245. static inline void
  246. hal_rx_handle_mu_ul_info(void *rx_tlv,
  247. struct mon_rx_user_status *mon_rx_user_status)
  248. {
  249. mon_rx_user_status->mu_ul_user_v0_word0 =
  250. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_11,
  251. SW_RESPONSE_REFERENCE_PTR);
  252. mon_rx_user_status->mu_ul_user_v0_word1 =
  253. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_22,
  254. SW_RESPONSE_REFERENCE_PTR_EXT);
  255. }
  256. static inline void
  257. hal_rx_populate_byte_count(void *rx_tlv, void *ppduinfo,
  258. struct mon_rx_user_status *mon_rx_user_status)
  259. {
  260. uint32_t mpdu_ok_byte_count;
  261. uint32_t mpdu_err_byte_count;
  262. mpdu_ok_byte_count = HAL_RX_GET(rx_tlv,
  263. RX_PPDU_END_USER_STATS_17,
  264. MPDU_OK_BYTE_COUNT);
  265. mpdu_err_byte_count = HAL_RX_GET(rx_tlv,
  266. RX_PPDU_END_USER_STATS_19,
  267. MPDU_ERR_BYTE_COUNT);
  268. mon_rx_user_status->mpdu_ok_byte_count = mpdu_ok_byte_count;
  269. mon_rx_user_status->mpdu_err_byte_count = mpdu_err_byte_count;
  270. }
  271. #else
  272. static inline void
  273. hal_rx_handle_mu_ul_info(void *rx_tlv,
  274. struct mon_rx_user_status *mon_rx_user_status)
  275. {
  276. }
  277. static inline void
  278. hal_rx_populate_byte_count(void *rx_tlv, void *ppduinfo,
  279. struct mon_rx_user_status *mon_rx_user_status)
  280. {
  281. struct hal_rx_ppdu_info *ppdu_info =
  282. (struct hal_rx_ppdu_info *)ppduinfo;
  283. /* HKV1: doesn't support mpdu byte count */
  284. mon_rx_user_status->mpdu_ok_byte_count = ppdu_info->rx_status.ppdu_len;
  285. mon_rx_user_status->mpdu_err_byte_count = 0;
  286. }
  287. #endif
  288. static inline void
  289. hal_rx_populate_mu_user_info(void *rx_tlv, void *ppduinfo, uint32_t user_id,
  290. struct mon_rx_user_status *mon_rx_user_status)
  291. {
  292. struct mon_rx_info *mon_rx_info;
  293. struct mon_rx_user_info *mon_rx_user_info;
  294. struct hal_rx_ppdu_info *ppdu_info =
  295. (struct hal_rx_ppdu_info *)ppduinfo;
  296. mon_rx_info = &ppdu_info->rx_info;
  297. mon_rx_user_info = &ppdu_info->rx_user_info[user_id];
  298. mon_rx_user_info->qos_control_info_valid =
  299. mon_rx_info->qos_control_info_valid;
  300. mon_rx_user_info->qos_control = mon_rx_info->qos_control;
  301. mon_rx_user_status->ast_index = ppdu_info->rx_status.ast_index;
  302. mon_rx_user_status->tid = ppdu_info->rx_status.tid;
  303. mon_rx_user_status->tcp_msdu_count =
  304. ppdu_info->rx_status.tcp_msdu_count;
  305. mon_rx_user_status->udp_msdu_count =
  306. ppdu_info->rx_status.udp_msdu_count;
  307. mon_rx_user_status->other_msdu_count =
  308. ppdu_info->rx_status.other_msdu_count;
  309. mon_rx_user_status->frame_control = ppdu_info->rx_status.frame_control;
  310. mon_rx_user_status->frame_control_info_valid =
  311. ppdu_info->rx_status.frame_control_info_valid;
  312. mon_rx_user_status->data_sequence_control_info_valid =
  313. ppdu_info->rx_status.data_sequence_control_info_valid;
  314. mon_rx_user_status->first_data_seq_ctrl =
  315. ppdu_info->rx_status.first_data_seq_ctrl;
  316. mon_rx_user_status->preamble_type = ppdu_info->rx_status.preamble_type;
  317. mon_rx_user_status->ht_flags = ppdu_info->rx_status.ht_flags;
  318. mon_rx_user_status->rtap_flags = ppdu_info->rx_status.rtap_flags;
  319. mon_rx_user_status->vht_flags = ppdu_info->rx_status.vht_flags;
  320. mon_rx_user_status->he_flags = ppdu_info->rx_status.he_flags;
  321. mon_rx_user_status->rs_flags = ppdu_info->rx_status.rs_flags;
  322. mon_rx_user_status->mpdu_cnt_fcs_ok =
  323. ppdu_info->com_info.mpdu_cnt_fcs_ok;
  324. mon_rx_user_status->mpdu_cnt_fcs_err =
  325. ppdu_info->com_info.mpdu_cnt_fcs_err;
  326. qdf_mem_copy(&mon_rx_user_status->mpdu_fcs_ok_bitmap,
  327. &ppdu_info->com_info.mpdu_fcs_ok_bitmap,
  328. HAL_RX_NUM_WORDS_PER_PPDU_BITMAP *
  329. sizeof(ppdu_info->com_info.mpdu_fcs_ok_bitmap[0]));
  330. hal_rx_populate_byte_count(rx_tlv, ppdu_info, mon_rx_user_status);
  331. }
  332. #define HAL_RX_UPDATE_RSSI_PER_CHAIN_BW(chain, word_1, word_2, \
  333. ppdu_info, rssi_info_tlv) \
  334. { \
  335. ppdu_info->rx_status.rssi_chain[chain][0] = \
  336. HAL_RX_GET(rssi_info_tlv, RECEIVE_RSSI_INFO_##word_1,\
  337. RSSI_PRI20_CHAIN##chain); \
  338. ppdu_info->rx_status.rssi_chain[chain][1] = \
  339. HAL_RX_GET(rssi_info_tlv, RECEIVE_RSSI_INFO_##word_1,\
  340. RSSI_EXT20_CHAIN##chain); \
  341. ppdu_info->rx_status.rssi_chain[chain][2] = \
  342. HAL_RX_GET(rssi_info_tlv, RECEIVE_RSSI_INFO_##word_1,\
  343. RSSI_EXT40_LOW20_CHAIN##chain); \
  344. ppdu_info->rx_status.rssi_chain[chain][3] = \
  345. HAL_RX_GET(rssi_info_tlv, RECEIVE_RSSI_INFO_##word_1,\
  346. RSSI_EXT40_HIGH20_CHAIN##chain); \
  347. ppdu_info->rx_status.rssi_chain[chain][4] = \
  348. HAL_RX_GET(rssi_info_tlv, RECEIVE_RSSI_INFO_##word_2,\
  349. RSSI_EXT80_LOW20_CHAIN##chain); \
  350. ppdu_info->rx_status.rssi_chain[chain][5] = \
  351. HAL_RX_GET(rssi_info_tlv, RECEIVE_RSSI_INFO_##word_2,\
  352. RSSI_EXT80_LOW_HIGH20_CHAIN##chain); \
  353. ppdu_info->rx_status.rssi_chain[chain][6] = \
  354. HAL_RX_GET(rssi_info_tlv, RECEIVE_RSSI_INFO_##word_2,\
  355. RSSI_EXT80_HIGH_LOW20_CHAIN##chain); \
  356. ppdu_info->rx_status.rssi_chain[chain][7] = \
  357. HAL_RX_GET(rssi_info_tlv, RECEIVE_RSSI_INFO_##word_2,\
  358. RSSI_EXT80_HIGH20_CHAIN##chain); \
  359. } \
  360. #define HAL_RX_PPDU_UPDATE_RSSI(ppdu_info, rssi_info_tlv) \
  361. {HAL_RX_UPDATE_RSSI_PER_CHAIN_BW(0, 0, 1, ppdu_info, rssi_info_tlv) \
  362. HAL_RX_UPDATE_RSSI_PER_CHAIN_BW(1, 2, 3, ppdu_info, rssi_info_tlv) \
  363. HAL_RX_UPDATE_RSSI_PER_CHAIN_BW(2, 4, 5, ppdu_info, rssi_info_tlv) \
  364. HAL_RX_UPDATE_RSSI_PER_CHAIN_BW(3, 6, 7, ppdu_info, rssi_info_tlv) \
  365. HAL_RX_UPDATE_RSSI_PER_CHAIN_BW(4, 8, 9, ppdu_info, rssi_info_tlv) \
  366. HAL_RX_UPDATE_RSSI_PER_CHAIN_BW(5, 10, 11, ppdu_info, rssi_info_tlv) \
  367. HAL_RX_UPDATE_RSSI_PER_CHAIN_BW(6, 12, 13, ppdu_info, rssi_info_tlv) \
  368. HAL_RX_UPDATE_RSSI_PER_CHAIN_BW(7, 14, 15, ppdu_info, rssi_info_tlv)} \
  369. static inline uint32_t
  370. hal_rx_update_rssi_chain(struct hal_rx_ppdu_info *ppdu_info,
  371. uint8_t *rssi_info_tlv)
  372. {
  373. HAL_RX_PPDU_UPDATE_RSSI(ppdu_info, rssi_info_tlv)
  374. return 0;
  375. }
  376. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  377. static inline void
  378. hal_get_qos_control(void *rx_tlv,
  379. struct hal_rx_ppdu_info *ppdu_info)
  380. {
  381. ppdu_info->rx_info.qos_control_info_valid =
  382. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_3,
  383. QOS_CONTROL_INFO_VALID);
  384. if (ppdu_info->rx_info.qos_control_info_valid)
  385. ppdu_info->rx_info.qos_control =
  386. HAL_RX_GET(rx_tlv,
  387. RX_PPDU_END_USER_STATS_5,
  388. QOS_CONTROL_FIELD);
  389. }
  390. static inline void
  391. hal_get_mac_addr1(uint8_t *rx_mpdu_start,
  392. struct hal_rx_ppdu_info *ppdu_info)
  393. {
  394. if ((ppdu_info->sw_frame_group_id
  395. == HAL_MPDU_SW_FRAME_GROUP_MGMT_PROBE_REQ) ||
  396. (ppdu_info->sw_frame_group_id ==
  397. HAL_MPDU_SW_FRAME_GROUP_CTRL_RTS)) {
  398. ppdu_info->rx_info.mac_addr1_valid =
  399. HAL_RX_GET_MAC_ADDR1_VALID(rx_mpdu_start);
  400. *(uint32_t *)&ppdu_info->rx_info.mac_addr1[0] =
  401. HAL_RX_GET(rx_mpdu_start,
  402. RX_MPDU_INFO_15,
  403. MAC_ADDR_AD1_31_0);
  404. if (ppdu_info->sw_frame_group_id ==
  405. HAL_MPDU_SW_FRAME_GROUP_CTRL_RTS) {
  406. *(uint32_t *)&ppdu_info->rx_info.mac_addr1[4] =
  407. HAL_RX_GET(rx_mpdu_start,
  408. RX_MPDU_INFO_16,
  409. MAC_ADDR_AD1_47_32);
  410. }
  411. }
  412. }
  413. #else
  414. static inline void
  415. hal_get_qos_control(void *rx_tlv,
  416. struct hal_rx_ppdu_info *ppdu_info)
  417. {
  418. }
  419. static inline void
  420. hal_get_mac_addr1(uint8_t *rx_mpdu_start,
  421. struct hal_rx_ppdu_info *ppdu_info)
  422. {
  423. }
  424. #endif
  425. #ifdef QCA_SUPPORT_SCAN_SPCL_VAP_STATS
  426. static inline void
  427. hal_update_frame_type_cnt(uint8_t *rx_mpdu_start,
  428. struct hal_rx_ppdu_info *ppdu_info)
  429. {
  430. uint16_t frame_ctrl;
  431. uint8_t fc_type;
  432. if (HAL_RX_GET_FC_VALID(rx_mpdu_start)) {
  433. frame_ctrl = HAL_RX_GET(rx_mpdu_start,
  434. RX_MPDU_INFO_14,
  435. MPDU_FRAME_CONTROL_FIELD);
  436. fc_type = HAL_RX_GET_FRAME_CTRL_TYPE(frame_ctrl);
  437. if (fc_type == HAL_RX_FRAME_CTRL_TYPE_MGMT)
  438. ppdu_info->frm_type_info.rx_mgmt_cnt++;
  439. else if (fc_type == HAL_RX_FRAME_CTRL_TYPE_CTRL)
  440. ppdu_info->frm_type_info.rx_ctrl_cnt++;
  441. else if (fc_type == HAL_RX_FRAME_CTRL_TYPE_DATA)
  442. ppdu_info->frm_type_info.rx_data_cnt++;
  443. }
  444. }
  445. #else
  446. static inline void
  447. hal_update_frame_type_cnt(uint8_t *rx_mpdu_start,
  448. struct hal_rx_ppdu_info *ppdu_info)
  449. {
  450. }
  451. #endif
  452. /**
  453. * hal_rx_status_get_tlv_info_generic_rh() - process receive info TLV
  454. * @rx_tlv_hdr: pointer to TLV header
  455. * @ppduinfo: pointer to ppdu_info
  456. * @hal_soc_hdl: HAL SOC handle
  457. * @nbuf: pkt buffer
  458. *
  459. * Return: HAL_TLV_STATUS_PPDU_NOT_DONE or HAL_TLV_STATUS_PPDU_DONE from tlv
  460. */
  461. static inline uint32_t
  462. hal_rx_status_get_tlv_info_generic_rh(void *rx_tlv_hdr, void *ppduinfo,
  463. hal_soc_handle_t hal_soc_hdl,
  464. qdf_nbuf_t nbuf)
  465. {
  466. struct hal_soc *hal = (struct hal_soc *)hal_soc_hdl;
  467. uint32_t tlv_tag, user_id, tlv_len, value;
  468. uint8_t group_id = 0;
  469. uint8_t he_dcm = 0;
  470. uint8_t he_stbc = 0;
  471. uint16_t he_gi = 0;
  472. uint16_t he_ltf = 0;
  473. void *rx_tlv;
  474. bool unhandled = false;
  475. struct mon_rx_user_status *mon_rx_user_status;
  476. struct hal_rx_ppdu_info *ppdu_info =
  477. (struct hal_rx_ppdu_info *)ppduinfo;
  478. tlv_tag = HAL_RX_GET_USER_TLV32_TYPE(rx_tlv_hdr);
  479. user_id = HAL_RX_GET_USER_TLV32_USERID(rx_tlv_hdr);
  480. tlv_len = HAL_RX_GET_USER_TLV32_LEN(rx_tlv_hdr);
  481. rx_tlv = (uint8_t *)rx_tlv_hdr + HAL_RX_TLV32_HDR_SIZE;
  482. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  483. rx_tlv, tlv_len);
  484. switch (tlv_tag) {
  485. case WIFIRX_PPDU_START_E:
  486. {
  487. if (qdf_unlikely(ppdu_info->com_info.last_ppdu_id ==
  488. HAL_RX_GET(rx_tlv, RX_PPDU_START_0, PHY_PPDU_ID)))
  489. hal_err("Matching ppdu_id(%u) detected",
  490. ppdu_info->com_info.last_ppdu_id);
  491. /* Reset ppdu_info before processing the ppdu */
  492. qdf_mem_zero(ppdu_info,
  493. sizeof(struct hal_rx_ppdu_info));
  494. ppdu_info->com_info.last_ppdu_id =
  495. ppdu_info->com_info.ppdu_id =
  496. HAL_RX_GET(rx_tlv, RX_PPDU_START_0,
  497. PHY_PPDU_ID);
  498. /* channel number is set in PHY meta data */
  499. ppdu_info->rx_status.chan_num =
  500. (HAL_RX_GET(rx_tlv, RX_PPDU_START_1,
  501. SW_PHY_META_DATA) & 0x0000FFFF);
  502. ppdu_info->rx_status.chan_freq =
  503. (HAL_RX_GET(rx_tlv, RX_PPDU_START_1,
  504. SW_PHY_META_DATA) & 0xFFFF0000) >> 16;
  505. if (ppdu_info->rx_status.chan_num) {
  506. ppdu_info->rx_status.chan_freq =
  507. hal_rx_radiotap_num_to_freq(
  508. ppdu_info->rx_status.chan_num,
  509. ppdu_info->rx_status.chan_freq);
  510. }
  511. ppdu_info->com_info.ppdu_timestamp =
  512. HAL_RX_GET(rx_tlv, RX_PPDU_START_2,
  513. PPDU_START_TIMESTAMP);
  514. ppdu_info->rx_status.ppdu_timestamp =
  515. ppdu_info->com_info.ppdu_timestamp;
  516. ppdu_info->rx_state = HAL_RX_MON_PPDU_START;
  517. break;
  518. }
  519. case WIFIRX_PPDU_START_USER_INFO_E:
  520. break;
  521. case WIFIRX_PPDU_END_E:
  522. dp_nofl_debug("[%s][%d] ppdu_end_e len=%d",
  523. __func__, __LINE__, tlv_len);
  524. /* This is followed by sub-TLVs of PPDU_END */
  525. ppdu_info->rx_state = HAL_RX_MON_PPDU_END;
  526. break;
  527. case WIFIPHYRX_PKT_END_E:
  528. hal_rx_get_rtt_info(hal_soc_hdl, rx_tlv, ppdu_info);
  529. break;
  530. case WIFIRXPCU_PPDU_END_INFO_E:
  531. ppdu_info->rx_status.rx_antenna =
  532. HAL_RX_GET(rx_tlv, RXPCU_PPDU_END_INFO_2, RX_ANTENNA);
  533. ppdu_info->rx_status.tsft =
  534. HAL_RX_GET(rx_tlv, RXPCU_PPDU_END_INFO_1,
  535. WB_TIMESTAMP_UPPER_32);
  536. ppdu_info->rx_status.tsft = (ppdu_info->rx_status.tsft << 32) |
  537. HAL_RX_GET(rx_tlv, RXPCU_PPDU_END_INFO_0,
  538. WB_TIMESTAMP_LOWER_32);
  539. ppdu_info->rx_status.duration =
  540. HAL_RX_GET(rx_tlv, UNIFIED_RXPCU_PPDU_END_INFO_8,
  541. RX_PPDU_DURATION);
  542. hal_rx_get_bb_info(hal_soc_hdl, rx_tlv, ppdu_info);
  543. hal_rx_get_phyrx_abort(hal, rx_tlv, ppdu_info);
  544. break;
  545. /*
  546. * WIFIRX_PPDU_END_USER_STATS_E comes for each user received.
  547. * for MU, based on num users we see this tlv that many times.
  548. */
  549. case WIFIRX_PPDU_END_USER_STATS_E:
  550. {
  551. unsigned long tid = 0;
  552. uint16_t seq = 0;
  553. ppdu_info->rx_status.ast_index =
  554. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_4,
  555. AST_INDEX);
  556. tid = HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_12,
  557. RECEIVED_QOS_DATA_TID_BITMAP);
  558. ppdu_info->rx_status.tid = qdf_find_first_bit(&tid,
  559. sizeof(tid) * 8);
  560. if (ppdu_info->rx_status.tid == (sizeof(tid) * 8))
  561. ppdu_info->rx_status.tid = HAL_TID_INVALID;
  562. ppdu_info->rx_status.tcp_msdu_count =
  563. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_9,
  564. TCP_MSDU_COUNT) +
  565. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_10,
  566. TCP_ACK_MSDU_COUNT);
  567. ppdu_info->rx_status.udp_msdu_count =
  568. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_9,
  569. UDP_MSDU_COUNT);
  570. ppdu_info->rx_status.other_msdu_count =
  571. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_10,
  572. OTHER_MSDU_COUNT);
  573. if (ppdu_info->sw_frame_group_id
  574. != HAL_MPDU_SW_FRAME_GROUP_NULL_DATA) {
  575. ppdu_info->rx_status.frame_control_info_valid =
  576. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_3,
  577. FRAME_CONTROL_INFO_VALID);
  578. if (ppdu_info->rx_status.frame_control_info_valid)
  579. ppdu_info->rx_status.frame_control =
  580. HAL_RX_GET(rx_tlv,
  581. RX_PPDU_END_USER_STATS_4,
  582. FRAME_CONTROL_FIELD);
  583. hal_get_qos_control(rx_tlv, ppdu_info);
  584. }
  585. ppdu_info->rx_status.data_sequence_control_info_valid =
  586. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_3,
  587. DATA_SEQUENCE_CONTROL_INFO_VALID);
  588. seq = HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_5,
  589. FIRST_DATA_SEQ_CTRL);
  590. if (ppdu_info->rx_status.data_sequence_control_info_valid)
  591. ppdu_info->rx_status.first_data_seq_ctrl = seq;
  592. ppdu_info->rx_status.preamble_type =
  593. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_3,
  594. HT_CONTROL_FIELD_PKT_TYPE);
  595. switch (ppdu_info->rx_status.preamble_type) {
  596. case HAL_RX_PKT_TYPE_11N:
  597. ppdu_info->rx_status.ht_flags = 1;
  598. ppdu_info->rx_status.rtap_flags |= HT_SGI_PRESENT;
  599. break;
  600. case HAL_RX_PKT_TYPE_11AC:
  601. ppdu_info->rx_status.vht_flags = 1;
  602. break;
  603. case HAL_RX_PKT_TYPE_11AX:
  604. ppdu_info->rx_status.he_flags = 1;
  605. break;
  606. default:
  607. break;
  608. }
  609. ppdu_info->com_info.mpdu_cnt_fcs_ok =
  610. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_3,
  611. MPDU_CNT_FCS_OK);
  612. ppdu_info->com_info.mpdu_cnt_fcs_err =
  613. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_2,
  614. MPDU_CNT_FCS_ERR);
  615. if ((ppdu_info->com_info.mpdu_cnt_fcs_ok |
  616. ppdu_info->com_info.mpdu_cnt_fcs_err) > 1)
  617. ppdu_info->rx_status.rs_flags |= IEEE80211_AMPDU_FLAG;
  618. else
  619. ppdu_info->rx_status.rs_flags &=
  620. (~IEEE80211_AMPDU_FLAG);
  621. ppdu_info->com_info.mpdu_fcs_ok_bitmap[0] =
  622. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_7,
  623. FCS_OK_BITMAP_31_0);
  624. ppdu_info->com_info.mpdu_fcs_ok_bitmap[1] =
  625. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_8,
  626. FCS_OK_BITMAP_63_32);
  627. if (user_id < HAL_MAX_UL_MU_USERS) {
  628. mon_rx_user_status =
  629. &ppdu_info->rx_user_status[user_id];
  630. hal_rx_handle_mu_ul_info(rx_tlv, mon_rx_user_status);
  631. ppdu_info->com_info.num_users++;
  632. hal_rx_populate_mu_user_info(rx_tlv, ppdu_info,
  633. user_id,
  634. mon_rx_user_status);
  635. }
  636. break;
  637. }
  638. case WIFIRX_PPDU_END_USER_STATS_EXT_E:
  639. ppdu_info->com_info.mpdu_fcs_ok_bitmap[2] =
  640. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_EXT_1,
  641. FCS_OK_BITMAP_95_64);
  642. ppdu_info->com_info.mpdu_fcs_ok_bitmap[3] =
  643. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_EXT_2,
  644. FCS_OK_BITMAP_127_96);
  645. ppdu_info->com_info.mpdu_fcs_ok_bitmap[4] =
  646. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_EXT_3,
  647. FCS_OK_BITMAP_159_128);
  648. ppdu_info->com_info.mpdu_fcs_ok_bitmap[5] =
  649. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_EXT_4,
  650. FCS_OK_BITMAP_191_160);
  651. ppdu_info->com_info.mpdu_fcs_ok_bitmap[6] =
  652. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_EXT_5,
  653. FCS_OK_BITMAP_223_192);
  654. ppdu_info->com_info.mpdu_fcs_ok_bitmap[7] =
  655. HAL_RX_GET(rx_tlv, RX_PPDU_END_USER_STATS_EXT_6,
  656. FCS_OK_BITMAP_255_224);
  657. break;
  658. case WIFIRX_PPDU_END_STATUS_DONE_E:
  659. return HAL_TLV_STATUS_PPDU_DONE;
  660. case WIFIDUMMY_E:
  661. return HAL_TLV_STATUS_BUF_DONE;
  662. case WIFIPHYRX_HT_SIG_E:
  663. {
  664. uint8_t *ht_sig_info = (uint8_t *)rx_tlv +
  665. HAL_RX_OFFSET(UNIFIED_PHYRX_HT_SIG_0,
  666. HT_SIG_INFO_PHYRX_HT_SIG_INFO_DETAILS);
  667. value = HAL_RX_GET(ht_sig_info, HT_SIG_INFO_1,
  668. FEC_CODING);
  669. ppdu_info->rx_status.ldpc = (value == HAL_SU_MU_CODING_LDPC) ?
  670. 1 : 0;
  671. ppdu_info->rx_status.mcs = HAL_RX_GET(ht_sig_info,
  672. HT_SIG_INFO_0, MCS);
  673. ppdu_info->rx_status.ht_mcs = ppdu_info->rx_status.mcs;
  674. ppdu_info->rx_status.bw = HAL_RX_GET(ht_sig_info,
  675. HT_SIG_INFO_0, CBW);
  676. ppdu_info->rx_status.sgi = HAL_RX_GET(ht_sig_info,
  677. HT_SIG_INFO_1, SHORT_GI);
  678. ppdu_info->rx_status.reception_type = HAL_RX_TYPE_SU;
  679. ppdu_info->rx_status.nss = ((ppdu_info->rx_status.mcs) >>
  680. HT_SIG_SU_NSS_SHIFT) + 1;
  681. ppdu_info->rx_status.mcs &= ((1 << HT_SIG_SU_NSS_SHIFT) - 1);
  682. hal_rx_get_ht_sig_info(ppdu_info, ht_sig_info);
  683. break;
  684. }
  685. case WIFIPHYRX_L_SIG_B_E:
  686. {
  687. uint8_t *l_sig_b_info = (uint8_t *)rx_tlv +
  688. HAL_RX_OFFSET(UNIFIED_PHYRX_L_SIG_B_0,
  689. L_SIG_B_INFO_PHYRX_L_SIG_B_INFO_DETAILS);
  690. value = HAL_RX_GET(l_sig_b_info, L_SIG_B_INFO_0, RATE);
  691. ppdu_info->rx_status.l_sig_b_info = *((uint32_t *)l_sig_b_info);
  692. switch (value) {
  693. case 1:
  694. ppdu_info->rx_status.rate = HAL_11B_RATE_3MCS;
  695. ppdu_info->rx_status.mcs = HAL_LEGACY_MCS3;
  696. break;
  697. case 2:
  698. ppdu_info->rx_status.rate = HAL_11B_RATE_2MCS;
  699. ppdu_info->rx_status.mcs = HAL_LEGACY_MCS2;
  700. break;
  701. case 3:
  702. ppdu_info->rx_status.rate = HAL_11B_RATE_1MCS;
  703. ppdu_info->rx_status.mcs = HAL_LEGACY_MCS1;
  704. break;
  705. case 4:
  706. ppdu_info->rx_status.rate = HAL_11B_RATE_0MCS;
  707. ppdu_info->rx_status.mcs = HAL_LEGACY_MCS0;
  708. break;
  709. case 5:
  710. ppdu_info->rx_status.rate = HAL_11B_RATE_6MCS;
  711. ppdu_info->rx_status.mcs = HAL_LEGACY_MCS6;
  712. break;
  713. case 6:
  714. ppdu_info->rx_status.rate = HAL_11B_RATE_5MCS;
  715. ppdu_info->rx_status.mcs = HAL_LEGACY_MCS5;
  716. break;
  717. case 7:
  718. ppdu_info->rx_status.rate = HAL_11B_RATE_4MCS;
  719. ppdu_info->rx_status.mcs = HAL_LEGACY_MCS4;
  720. break;
  721. default:
  722. break;
  723. }
  724. ppdu_info->rx_status.cck_flag = 1;
  725. ppdu_info->rx_status.reception_type = HAL_RX_TYPE_SU;
  726. break;
  727. }
  728. case WIFIPHYRX_L_SIG_A_E:
  729. {
  730. uint8_t *l_sig_a_info = (uint8_t *)rx_tlv +
  731. HAL_RX_OFFSET(UNIFIED_PHYRX_L_SIG_A_0,
  732. L_SIG_A_INFO_PHYRX_L_SIG_A_INFO_DETAILS);
  733. value = HAL_RX_GET(l_sig_a_info, L_SIG_A_INFO_0, RATE);
  734. ppdu_info->rx_status.l_sig_a_info = *((uint32_t *)l_sig_a_info);
  735. switch (value) {
  736. case 8:
  737. ppdu_info->rx_status.rate = HAL_11A_RATE_0MCS;
  738. ppdu_info->rx_status.mcs = HAL_LEGACY_MCS0;
  739. break;
  740. case 9:
  741. ppdu_info->rx_status.rate = HAL_11A_RATE_1MCS;
  742. ppdu_info->rx_status.mcs = HAL_LEGACY_MCS1;
  743. break;
  744. case 10:
  745. ppdu_info->rx_status.rate = HAL_11A_RATE_2MCS;
  746. ppdu_info->rx_status.mcs = HAL_LEGACY_MCS2;
  747. break;
  748. case 11:
  749. ppdu_info->rx_status.rate = HAL_11A_RATE_3MCS;
  750. ppdu_info->rx_status.mcs = HAL_LEGACY_MCS3;
  751. break;
  752. case 12:
  753. ppdu_info->rx_status.rate = HAL_11A_RATE_4MCS;
  754. ppdu_info->rx_status.mcs = HAL_LEGACY_MCS4;
  755. break;
  756. case 13:
  757. ppdu_info->rx_status.rate = HAL_11A_RATE_5MCS;
  758. ppdu_info->rx_status.mcs = HAL_LEGACY_MCS5;
  759. break;
  760. case 14:
  761. ppdu_info->rx_status.rate = HAL_11A_RATE_6MCS;
  762. ppdu_info->rx_status.mcs = HAL_LEGACY_MCS6;
  763. break;
  764. case 15:
  765. ppdu_info->rx_status.rate = HAL_11A_RATE_7MCS;
  766. ppdu_info->rx_status.mcs = HAL_LEGACY_MCS7;
  767. break;
  768. default:
  769. break;
  770. }
  771. ppdu_info->rx_status.ofdm_flag = 1;
  772. ppdu_info->rx_status.reception_type = HAL_RX_TYPE_SU;
  773. hal_rx_get_l_sig_a_info(ppdu_info, l_sig_a_info);
  774. break;
  775. }
  776. case WIFIPHYRX_VHT_SIG_A_E:
  777. {
  778. uint8_t *vht_sig_a_info = (uint8_t *)rx_tlv +
  779. HAL_RX_OFFSET(UNIFIED_PHYRX_VHT_SIG_A_0,
  780. VHT_SIG_A_INFO_PHYRX_VHT_SIG_A_INFO_DETAILS);
  781. value = HAL_RX_GET(vht_sig_a_info, VHT_SIG_A_INFO_1,
  782. SU_MU_CODING);
  783. ppdu_info->rx_status.ldpc = (value == HAL_SU_MU_CODING_LDPC) ?
  784. 1 : 0;
  785. group_id = HAL_RX_GET(vht_sig_a_info, VHT_SIG_A_INFO_0,
  786. GROUP_ID);
  787. ppdu_info->rx_status.vht_flag_values5 = group_id;
  788. ppdu_info->rx_status.mcs = HAL_RX_GET(vht_sig_a_info,
  789. VHT_SIG_A_INFO_1, MCS);
  790. ppdu_info->rx_status.sgi = HAL_RX_GET(vht_sig_a_info,
  791. VHT_SIG_A_INFO_1, GI_SETTING);
  792. switch (hal->target_type) {
  793. case TARGET_TYPE_QCA8074:
  794. case TARGET_TYPE_QCA8074V2:
  795. case TARGET_TYPE_QCA6018:
  796. case TARGET_TYPE_QCA5018:
  797. case TARGET_TYPE_QCN9000:
  798. case TARGET_TYPE_QCN6122:
  799. #ifdef QCA_WIFI_QCA6390
  800. case TARGET_TYPE_QCA6390:
  801. #endif
  802. case TARGET_TYPE_QCA6490:
  803. ppdu_info->rx_status.is_stbc =
  804. HAL_RX_GET(vht_sig_a_info,
  805. VHT_SIG_A_INFO_0, STBC);
  806. value = HAL_RX_GET(vht_sig_a_info,
  807. VHT_SIG_A_INFO_0, N_STS);
  808. value = value & VHT_SIG_SU_NSS_MASK;
  809. if (ppdu_info->rx_status.is_stbc && (value > 0))
  810. value = ((value + 1) >> 1) - 1;
  811. ppdu_info->rx_status.nss =
  812. ((value & VHT_SIG_SU_NSS_MASK) + 1);
  813. break;
  814. case TARGET_TYPE_QCA6290:
  815. #if !defined(QCA_WIFI_QCA6290_11AX)
  816. ppdu_info->rx_status.is_stbc =
  817. HAL_RX_GET(vht_sig_a_info,
  818. VHT_SIG_A_INFO_0, STBC);
  819. value = HAL_RX_GET(vht_sig_a_info,
  820. VHT_SIG_A_INFO_0, N_STS);
  821. value = value & VHT_SIG_SU_NSS_MASK;
  822. if (ppdu_info->rx_status.is_stbc && (value > 0))
  823. value = ((value + 1) >> 1) - 1;
  824. ppdu_info->rx_status.nss =
  825. ((value & VHT_SIG_SU_NSS_MASK) + 1);
  826. #else
  827. ppdu_info->rx_status.nss = 0;
  828. #endif
  829. break;
  830. case TARGET_TYPE_QCA6750:
  831. ppdu_info->rx_status.nss = 0;
  832. break;
  833. default:
  834. break;
  835. }
  836. ppdu_info->rx_status.vht_flag_values3[0] =
  837. (((ppdu_info->rx_status.mcs) << 4)
  838. | ppdu_info->rx_status.nss);
  839. ppdu_info->rx_status.bw = HAL_RX_GET(vht_sig_a_info,
  840. VHT_SIG_A_INFO_0, BANDWIDTH);
  841. ppdu_info->rx_status.vht_flag_values2 =
  842. ppdu_info->rx_status.bw;
  843. ppdu_info->rx_status.vht_flag_values4 =
  844. HAL_RX_GET(vht_sig_a_info,
  845. VHT_SIG_A_INFO_1, SU_MU_CODING);
  846. ppdu_info->rx_status.beamformed = HAL_RX_GET(vht_sig_a_info,
  847. VHT_SIG_A_INFO_1, BEAMFORMED);
  848. if (group_id == 0 || group_id == 63)
  849. ppdu_info->rx_status.reception_type = HAL_RX_TYPE_SU;
  850. else
  851. ppdu_info->rx_status.reception_type =
  852. HAL_RX_TYPE_MU_MIMO;
  853. hal_rx_get_vht_sig_a_info(ppdu_info, vht_sig_a_info);
  854. break;
  855. }
  856. case WIFIPHYRX_HE_SIG_A_SU_E:
  857. {
  858. uint8_t *he_sig_a_su_info = (uint8_t *)rx_tlv +
  859. HAL_RX_OFFSET(UNIFIED_PHYRX_HE_SIG_A_SU_0,
  860. HE_SIG_A_SU_INFO_PHYRX_HE_SIG_A_SU_INFO_DETAILS);
  861. ppdu_info->rx_status.he_flags = 1;
  862. value = HAL_RX_GET(he_sig_a_su_info, HE_SIG_A_SU_INFO_0,
  863. FORMAT_INDICATION);
  864. if (value == 0) {
  865. ppdu_info->rx_status.he_data1 =
  866. QDF_MON_STATUS_HE_TRIG_FORMAT_TYPE;
  867. } else {
  868. ppdu_info->rx_status.he_data1 =
  869. QDF_MON_STATUS_HE_SU_FORMAT_TYPE;
  870. }
  871. /* data1 */
  872. ppdu_info->rx_status.he_data1 |=
  873. QDF_MON_STATUS_HE_BSS_COLOR_KNOWN |
  874. QDF_MON_STATUS_HE_BEAM_CHANGE_KNOWN |
  875. QDF_MON_STATUS_HE_DL_UL_KNOWN |
  876. QDF_MON_STATUS_HE_MCS_KNOWN |
  877. QDF_MON_STATUS_HE_DCM_KNOWN |
  878. QDF_MON_STATUS_HE_CODING_KNOWN |
  879. QDF_MON_STATUS_HE_LDPC_EXTRA_SYMBOL_KNOWN |
  880. QDF_MON_STATUS_HE_STBC_KNOWN |
  881. QDF_MON_STATUS_HE_DATA_BW_RU_KNOWN |
  882. QDF_MON_STATUS_HE_DOPPLER_KNOWN;
  883. /* data2 */
  884. ppdu_info->rx_status.he_data2 =
  885. QDF_MON_STATUS_HE_GI_KNOWN;
  886. ppdu_info->rx_status.he_data2 |=
  887. QDF_MON_STATUS_TXBF_KNOWN |
  888. QDF_MON_STATUS_PE_DISAMBIGUITY_KNOWN |
  889. QDF_MON_STATUS_TXOP_KNOWN |
  890. QDF_MON_STATUS_LTF_SYMBOLS_KNOWN |
  891. QDF_MON_STATUS_PRE_FEC_PADDING_KNOWN |
  892. QDF_MON_STATUS_MIDABLE_PERIODICITY_KNOWN;
  893. /* data3 */
  894. value = HAL_RX_GET(he_sig_a_su_info,
  895. HE_SIG_A_SU_INFO_0, BSS_COLOR_ID);
  896. ppdu_info->rx_status.he_data3 = value;
  897. value = HAL_RX_GET(he_sig_a_su_info,
  898. HE_SIG_A_SU_INFO_0, BEAM_CHANGE);
  899. value = value << QDF_MON_STATUS_BEAM_CHANGE_SHIFT;
  900. ppdu_info->rx_status.he_data3 |= value;
  901. value = HAL_RX_GET(he_sig_a_su_info,
  902. HE_SIG_A_SU_INFO_0, DL_UL_FLAG);
  903. value = value << QDF_MON_STATUS_DL_UL_SHIFT;
  904. ppdu_info->rx_status.he_data3 |= value;
  905. value = HAL_RX_GET(he_sig_a_su_info,
  906. HE_SIG_A_SU_INFO_0, TRANSMIT_MCS);
  907. ppdu_info->rx_status.mcs = value;
  908. value = value << QDF_MON_STATUS_TRANSMIT_MCS_SHIFT;
  909. ppdu_info->rx_status.he_data3 |= value;
  910. value = HAL_RX_GET(he_sig_a_su_info,
  911. HE_SIG_A_SU_INFO_0, DCM);
  912. he_dcm = value;
  913. value = value << QDF_MON_STATUS_DCM_SHIFT;
  914. ppdu_info->rx_status.he_data3 |= value;
  915. value = HAL_RX_GET(he_sig_a_su_info,
  916. HE_SIG_A_SU_INFO_1, CODING);
  917. ppdu_info->rx_status.ldpc = (value == HAL_SU_MU_CODING_LDPC) ?
  918. 1 : 0;
  919. value = value << QDF_MON_STATUS_CODING_SHIFT;
  920. ppdu_info->rx_status.he_data3 |= value;
  921. value = HAL_RX_GET(he_sig_a_su_info,
  922. HE_SIG_A_SU_INFO_1,
  923. LDPC_EXTRA_SYMBOL);
  924. value = value << QDF_MON_STATUS_LDPC_EXTRA_SYMBOL_SHIFT;
  925. ppdu_info->rx_status.he_data3 |= value;
  926. value = HAL_RX_GET(he_sig_a_su_info,
  927. HE_SIG_A_SU_INFO_1, STBC);
  928. he_stbc = value;
  929. value = value << QDF_MON_STATUS_STBC_SHIFT;
  930. ppdu_info->rx_status.he_data3 |= value;
  931. /* data4 */
  932. value = HAL_RX_GET(he_sig_a_su_info, HE_SIG_A_SU_INFO_0,
  933. SPATIAL_REUSE);
  934. ppdu_info->rx_status.he_data4 = value;
  935. /* data5 */
  936. value = HAL_RX_GET(he_sig_a_su_info,
  937. HE_SIG_A_SU_INFO_0, TRANSMIT_BW);
  938. ppdu_info->rx_status.he_data5 = value;
  939. ppdu_info->rx_status.bw = value;
  940. value = HAL_RX_GET(he_sig_a_su_info,
  941. HE_SIG_A_SU_INFO_0, CP_LTF_SIZE);
  942. switch (value) {
  943. case 0:
  944. he_gi = HE_GI_0_8;
  945. he_ltf = HE_LTF_1_X;
  946. break;
  947. case 1:
  948. he_gi = HE_GI_0_8;
  949. he_ltf = HE_LTF_2_X;
  950. break;
  951. case 2:
  952. he_gi = HE_GI_1_6;
  953. he_ltf = HE_LTF_2_X;
  954. break;
  955. case 3:
  956. if (he_dcm && he_stbc) {
  957. he_gi = HE_GI_0_8;
  958. he_ltf = HE_LTF_4_X;
  959. } else {
  960. he_gi = HE_GI_3_2;
  961. he_ltf = HE_LTF_4_X;
  962. }
  963. break;
  964. }
  965. ppdu_info->rx_status.sgi = he_gi;
  966. ppdu_info->rx_status.ltf_size = he_ltf;
  967. hal_get_radiotap_he_gi_ltf(&he_gi, &he_ltf);
  968. value = he_gi << QDF_MON_STATUS_GI_SHIFT;
  969. ppdu_info->rx_status.he_data5 |= value;
  970. value = he_ltf << QDF_MON_STATUS_HE_LTF_SIZE_SHIFT;
  971. ppdu_info->rx_status.he_data5 |= value;
  972. value = HAL_RX_GET(he_sig_a_su_info, HE_SIG_A_SU_INFO_0, NSTS);
  973. value = (value << QDF_MON_STATUS_HE_LTF_SYM_SHIFT);
  974. ppdu_info->rx_status.he_data5 |= value;
  975. value = HAL_RX_GET(he_sig_a_su_info, HE_SIG_A_SU_INFO_1,
  976. PACKET_EXTENSION_A_FACTOR);
  977. value = value << QDF_MON_STATUS_PRE_FEC_PAD_SHIFT;
  978. ppdu_info->rx_status.he_data5 |= value;
  979. value = HAL_RX_GET(he_sig_a_su_info, HE_SIG_A_SU_INFO_1, TXBF);
  980. value = value << QDF_MON_STATUS_TXBF_SHIFT;
  981. ppdu_info->rx_status.he_data5 |= value;
  982. value = HAL_RX_GET(he_sig_a_su_info, HE_SIG_A_SU_INFO_1,
  983. PACKET_EXTENSION_PE_DISAMBIGUITY);
  984. value = value << QDF_MON_STATUS_PE_DISAMBIGUITY_SHIFT;
  985. ppdu_info->rx_status.he_data5 |= value;
  986. /* data6 */
  987. value = HAL_RX_GET(he_sig_a_su_info, HE_SIG_A_SU_INFO_0, NSTS);
  988. value++;
  989. ppdu_info->rx_status.nss = value;
  990. ppdu_info->rx_status.he_data6 = value;
  991. value = HAL_RX_GET(he_sig_a_su_info, HE_SIG_A_SU_INFO_1,
  992. DOPPLER_INDICATION);
  993. value = value << QDF_MON_STATUS_DOPPLER_SHIFT;
  994. ppdu_info->rx_status.he_data6 |= value;
  995. value = HAL_RX_GET(he_sig_a_su_info, HE_SIG_A_SU_INFO_1,
  996. TXOP_DURATION);
  997. value = value << QDF_MON_STATUS_TXOP_SHIFT;
  998. ppdu_info->rx_status.he_data6 |= value;
  999. ppdu_info->rx_status.beamformed = HAL_RX_GET(he_sig_a_su_info,
  1000. HE_SIG_A_SU_INFO_1, TXBF);
  1001. ppdu_info->rx_status.reception_type = HAL_RX_TYPE_SU;
  1002. hal_rx_get_crc_he_sig_a_su_info(ppdu_info, he_sig_a_su_info);
  1003. break;
  1004. }
  1005. case WIFIPHYRX_HE_SIG_A_MU_DL_E:
  1006. {
  1007. uint8_t *he_sig_a_mu_dl_info = (uint8_t *)rx_tlv +
  1008. HAL_RX_OFFSET(UNIFIED_PHYRX_HE_SIG_A_MU_DL_0,
  1009. HE_SIG_A_MU_DL_INFO_PHYRX_HE_SIG_A_MU_DL_INFO_DETAILS);
  1010. ppdu_info->rx_status.he_mu_flags = 1;
  1011. /* HE Flags */
  1012. /*data1*/
  1013. ppdu_info->rx_status.he_data1 =
  1014. QDF_MON_STATUS_HE_MU_FORMAT_TYPE;
  1015. ppdu_info->rx_status.he_data1 |=
  1016. QDF_MON_STATUS_HE_BSS_COLOR_KNOWN |
  1017. QDF_MON_STATUS_HE_DL_UL_KNOWN |
  1018. QDF_MON_STATUS_HE_LDPC_EXTRA_SYMBOL_KNOWN |
  1019. QDF_MON_STATUS_HE_STBC_KNOWN |
  1020. QDF_MON_STATUS_HE_DATA_BW_RU_KNOWN |
  1021. QDF_MON_STATUS_HE_DOPPLER_KNOWN;
  1022. /* data2 */
  1023. ppdu_info->rx_status.he_data2 =
  1024. QDF_MON_STATUS_HE_GI_KNOWN;
  1025. ppdu_info->rx_status.he_data2 |=
  1026. QDF_MON_STATUS_LTF_SYMBOLS_KNOWN |
  1027. QDF_MON_STATUS_PRE_FEC_PADDING_KNOWN |
  1028. QDF_MON_STATUS_PE_DISAMBIGUITY_KNOWN |
  1029. QDF_MON_STATUS_TXOP_KNOWN |
  1030. QDF_MON_STATUS_MIDABLE_PERIODICITY_KNOWN;
  1031. /*data3*/
  1032. value = HAL_RX_GET(he_sig_a_mu_dl_info,
  1033. HE_SIG_A_MU_DL_INFO_0, BSS_COLOR_ID);
  1034. ppdu_info->rx_status.he_data3 = value;
  1035. value = HAL_RX_GET(he_sig_a_mu_dl_info,
  1036. HE_SIG_A_MU_DL_INFO_0, DL_UL_FLAG);
  1037. value = value << QDF_MON_STATUS_DL_UL_SHIFT;
  1038. ppdu_info->rx_status.he_data3 |= value;
  1039. value = HAL_RX_GET(he_sig_a_mu_dl_info,
  1040. HE_SIG_A_MU_DL_INFO_1,
  1041. LDPC_EXTRA_SYMBOL);
  1042. value = value << QDF_MON_STATUS_LDPC_EXTRA_SYMBOL_SHIFT;
  1043. ppdu_info->rx_status.he_data3 |= value;
  1044. value = HAL_RX_GET(he_sig_a_mu_dl_info,
  1045. HE_SIG_A_MU_DL_INFO_1, STBC);
  1046. he_stbc = value;
  1047. value = value << QDF_MON_STATUS_STBC_SHIFT;
  1048. ppdu_info->rx_status.he_data3 |= value;
  1049. /*data4*/
  1050. value = HAL_RX_GET(he_sig_a_mu_dl_info, HE_SIG_A_MU_DL_INFO_0,
  1051. SPATIAL_REUSE);
  1052. ppdu_info->rx_status.he_data4 = value;
  1053. /*data5*/
  1054. value = HAL_RX_GET(he_sig_a_mu_dl_info,
  1055. HE_SIG_A_MU_DL_INFO_0, TRANSMIT_BW);
  1056. ppdu_info->rx_status.he_data5 = value;
  1057. ppdu_info->rx_status.bw = value;
  1058. value = HAL_RX_GET(he_sig_a_mu_dl_info,
  1059. HE_SIG_A_MU_DL_INFO_0, CP_LTF_SIZE);
  1060. switch (value) {
  1061. case 0:
  1062. he_gi = HE_GI_0_8;
  1063. he_ltf = HE_LTF_4_X;
  1064. break;
  1065. case 1:
  1066. he_gi = HE_GI_0_8;
  1067. he_ltf = HE_LTF_2_X;
  1068. break;
  1069. case 2:
  1070. he_gi = HE_GI_1_6;
  1071. he_ltf = HE_LTF_2_X;
  1072. break;
  1073. case 3:
  1074. he_gi = HE_GI_3_2;
  1075. he_ltf = HE_LTF_4_X;
  1076. break;
  1077. }
  1078. ppdu_info->rx_status.sgi = he_gi;
  1079. ppdu_info->rx_status.ltf_size = he_ltf;
  1080. hal_get_radiotap_he_gi_ltf(&he_gi, &he_ltf);
  1081. value = he_gi << QDF_MON_STATUS_GI_SHIFT;
  1082. ppdu_info->rx_status.he_data5 |= value;
  1083. value = he_ltf << QDF_MON_STATUS_HE_LTF_SIZE_SHIFT;
  1084. ppdu_info->rx_status.he_data5 |= value;
  1085. value = HAL_RX_GET(he_sig_a_mu_dl_info,
  1086. HE_SIG_A_MU_DL_INFO_1, NUM_LTF_SYMBOLS);
  1087. value = (value << QDF_MON_STATUS_HE_LTF_SYM_SHIFT);
  1088. ppdu_info->rx_status.he_data5 |= value;
  1089. value = HAL_RX_GET(he_sig_a_mu_dl_info, HE_SIG_A_MU_DL_INFO_1,
  1090. PACKET_EXTENSION_A_FACTOR);
  1091. value = value << QDF_MON_STATUS_PRE_FEC_PAD_SHIFT;
  1092. ppdu_info->rx_status.he_data5 |= value;
  1093. value = HAL_RX_GET(he_sig_a_mu_dl_info, HE_SIG_A_MU_DL_INFO_1,
  1094. PACKET_EXTENSION_PE_DISAMBIGUITY);
  1095. value = value << QDF_MON_STATUS_PE_DISAMBIGUITY_SHIFT;
  1096. ppdu_info->rx_status.he_data5 |= value;
  1097. /*data6*/
  1098. value = HAL_RX_GET(he_sig_a_mu_dl_info, HE_SIG_A_MU_DL_INFO_0,
  1099. DOPPLER_INDICATION);
  1100. value = value << QDF_MON_STATUS_DOPPLER_SHIFT;
  1101. ppdu_info->rx_status.he_data6 |= value;
  1102. value = HAL_RX_GET(he_sig_a_mu_dl_info, HE_SIG_A_MU_DL_INFO_1,
  1103. TXOP_DURATION);
  1104. value = value << QDF_MON_STATUS_TXOP_SHIFT;
  1105. ppdu_info->rx_status.he_data6 |= value;
  1106. /* HE-MU Flags */
  1107. /* HE-MU-flags1 */
  1108. ppdu_info->rx_status.he_flags1 =
  1109. QDF_MON_STATUS_SIG_B_MCS_KNOWN |
  1110. QDF_MON_STATUS_SIG_B_DCM_KNOWN |
  1111. QDF_MON_STATUS_SIG_B_COMPRESSION_FLAG_1_KNOWN |
  1112. QDF_MON_STATUS_SIG_B_SYM_NUM_KNOWN |
  1113. QDF_MON_STATUS_RU_0_KNOWN;
  1114. value = HAL_RX_GET(he_sig_a_mu_dl_info,
  1115. HE_SIG_A_MU_DL_INFO_0, MCS_OF_SIG_B);
  1116. ppdu_info->rx_status.he_flags1 |= value;
  1117. value = HAL_RX_GET(he_sig_a_mu_dl_info,
  1118. HE_SIG_A_MU_DL_INFO_0, DCM_OF_SIG_B);
  1119. value = value << QDF_MON_STATUS_DCM_FLAG_1_SHIFT;
  1120. ppdu_info->rx_status.he_flags1 |= value;
  1121. /* HE-MU-flags2 */
  1122. ppdu_info->rx_status.he_flags2 =
  1123. QDF_MON_STATUS_BW_KNOWN;
  1124. value = HAL_RX_GET(he_sig_a_mu_dl_info,
  1125. HE_SIG_A_MU_DL_INFO_0, TRANSMIT_BW);
  1126. ppdu_info->rx_status.he_flags2 |= value;
  1127. value = HAL_RX_GET(he_sig_a_mu_dl_info,
  1128. HE_SIG_A_MU_DL_INFO_0, COMP_MODE_SIG_B);
  1129. value = value << QDF_MON_STATUS_SIG_B_COMPRESSION_FLAG_2_SHIFT;
  1130. ppdu_info->rx_status.he_flags2 |= value;
  1131. value = HAL_RX_GET(he_sig_a_mu_dl_info,
  1132. HE_SIG_A_MU_DL_INFO_0, NUM_SIG_B_SYMBOLS);
  1133. value = value - 1;
  1134. value = value << QDF_MON_STATUS_NUM_SIG_B_SYMBOLS_SHIFT;
  1135. ppdu_info->rx_status.he_flags2 |= value;
  1136. ppdu_info->rx_status.reception_type = HAL_RX_TYPE_MU_MIMO;
  1137. hal_rx_get_crc_he_sig_a_mu_dl_info(ppdu_info,
  1138. he_sig_a_mu_dl_info);
  1139. break;
  1140. }
  1141. case WIFIPHYRX_HE_SIG_B1_MU_E:
  1142. {
  1143. uint8_t *he_sig_b1_mu_info = (uint8_t *)rx_tlv +
  1144. HAL_RX_OFFSET(UNIFIED_PHYRX_HE_SIG_B1_MU_0,
  1145. HE_SIG_B1_MU_INFO_PHYRX_HE_SIG_B1_MU_INFO_DETAILS);
  1146. ppdu_info->rx_status.he_sig_b_common_known |=
  1147. QDF_MON_STATUS_HE_SIG_B_COMMON_KNOWN_RU0;
  1148. /* TODO: Check on the availability of other fields in
  1149. * sig_b_common
  1150. */
  1151. value = HAL_RX_GET(he_sig_b1_mu_info,
  1152. HE_SIG_B1_MU_INFO_0, RU_ALLOCATION);
  1153. ppdu_info->rx_status.he_RU[0] = value;
  1154. ppdu_info->rx_status.reception_type = HAL_RX_TYPE_MU_MIMO;
  1155. break;
  1156. }
  1157. case WIFIPHYRX_HE_SIG_B2_MU_E:
  1158. {
  1159. uint8_t *he_sig_b2_mu_info = (uint8_t *)rx_tlv +
  1160. HAL_RX_OFFSET(UNIFIED_PHYRX_HE_SIG_B2_MU_0,
  1161. HE_SIG_B2_MU_INFO_PHYRX_HE_SIG_B2_MU_INFO_DETAILS);
  1162. /*
  1163. * Not all "HE" fields can be updated from
  1164. * WIFIPHYRX_HE_SIG_A_MU_DL_E TLV. Use WIFIPHYRX_HE_SIG_B2_MU_E
  1165. * to populate rest of the "HE" fields for MU scenarios.
  1166. */
  1167. /* HE-data1 */
  1168. ppdu_info->rx_status.he_data1 |=
  1169. QDF_MON_STATUS_HE_MCS_KNOWN |
  1170. QDF_MON_STATUS_HE_CODING_KNOWN;
  1171. /* HE-data2 */
  1172. /* HE-data3 */
  1173. value = HAL_RX_GET(he_sig_b2_mu_info,
  1174. HE_SIG_B2_MU_INFO_0, STA_MCS);
  1175. ppdu_info->rx_status.mcs = value;
  1176. value = value << QDF_MON_STATUS_TRANSMIT_MCS_SHIFT;
  1177. ppdu_info->rx_status.he_data3 |= value;
  1178. value = HAL_RX_GET(he_sig_b2_mu_info,
  1179. HE_SIG_B2_MU_INFO_0, STA_CODING);
  1180. value = value << QDF_MON_STATUS_CODING_SHIFT;
  1181. ppdu_info->rx_status.he_data3 |= value;
  1182. /* HE-data4 */
  1183. value = HAL_RX_GET(he_sig_b2_mu_info,
  1184. HE_SIG_B2_MU_INFO_0, STA_ID);
  1185. value = value << QDF_MON_STATUS_STA_ID_SHIFT;
  1186. ppdu_info->rx_status.he_data4 |= value;
  1187. /* HE-data5 */
  1188. /* HE-data6 */
  1189. value = HAL_RX_GET(he_sig_b2_mu_info,
  1190. HE_SIG_B2_MU_INFO_0, NSTS);
  1191. /* value n indicates n+1 spatial streams */
  1192. value++;
  1193. ppdu_info->rx_status.nss = value;
  1194. ppdu_info->rx_status.he_data6 |= value;
  1195. break;
  1196. }
  1197. case WIFIPHYRX_HE_SIG_B2_OFDMA_E:
  1198. {
  1199. uint8_t *he_sig_b2_ofdma_info =
  1200. (uint8_t *)rx_tlv +
  1201. HAL_RX_OFFSET(UNIFIED_PHYRX_HE_SIG_B2_OFDMA_0,
  1202. HE_SIG_B2_OFDMA_INFO_PHYRX_HE_SIG_B2_OFDMA_INFO_DETAILS);
  1203. /*
  1204. * Not all "HE" fields can be updated from
  1205. * WIFIPHYRX_HE_SIG_A_MU_DL_E TLV. Use WIFIPHYRX_HE_SIG_B2_MU_E
  1206. * to populate rest of "HE" fields for MU OFDMA scenarios.
  1207. */
  1208. /* HE-data1 */
  1209. ppdu_info->rx_status.he_data1 |=
  1210. QDF_MON_STATUS_HE_MCS_KNOWN |
  1211. QDF_MON_STATUS_HE_DCM_KNOWN |
  1212. QDF_MON_STATUS_HE_CODING_KNOWN;
  1213. /* HE-data2 */
  1214. ppdu_info->rx_status.he_data2 |=
  1215. QDF_MON_STATUS_TXBF_KNOWN;
  1216. /* HE-data3 */
  1217. value = HAL_RX_GET(he_sig_b2_ofdma_info,
  1218. HE_SIG_B2_OFDMA_INFO_0, STA_MCS);
  1219. ppdu_info->rx_status.mcs = value;
  1220. value = value << QDF_MON_STATUS_TRANSMIT_MCS_SHIFT;
  1221. ppdu_info->rx_status.he_data3 |= value;
  1222. value = HAL_RX_GET(he_sig_b2_ofdma_info,
  1223. HE_SIG_B2_OFDMA_INFO_0, STA_DCM);
  1224. he_dcm = value;
  1225. value = value << QDF_MON_STATUS_DCM_SHIFT;
  1226. ppdu_info->rx_status.he_data3 |= value;
  1227. value = HAL_RX_GET(he_sig_b2_ofdma_info,
  1228. HE_SIG_B2_OFDMA_INFO_0, STA_CODING);
  1229. value = value << QDF_MON_STATUS_CODING_SHIFT;
  1230. ppdu_info->rx_status.he_data3 |= value;
  1231. /* HE-data4 */
  1232. value = HAL_RX_GET(he_sig_b2_ofdma_info,
  1233. HE_SIG_B2_OFDMA_INFO_0, STA_ID);
  1234. value = value << QDF_MON_STATUS_STA_ID_SHIFT;
  1235. ppdu_info->rx_status.he_data4 |= value;
  1236. /* HE-data5 */
  1237. value = HAL_RX_GET(he_sig_b2_ofdma_info,
  1238. HE_SIG_B2_OFDMA_INFO_0, TXBF);
  1239. value = value << QDF_MON_STATUS_TXBF_SHIFT;
  1240. ppdu_info->rx_status.he_data5 |= value;
  1241. /* HE-data6 */
  1242. value = HAL_RX_GET(he_sig_b2_ofdma_info,
  1243. HE_SIG_B2_OFDMA_INFO_0, NSTS);
  1244. /* value n indicates n+1 spatial streams */
  1245. value++;
  1246. ppdu_info->rx_status.nss = value;
  1247. ppdu_info->rx_status.he_data6 |= value;
  1248. ppdu_info->rx_status.reception_type = HAL_RX_TYPE_MU_OFDMA;
  1249. break;
  1250. }
  1251. case WIFIPHYRX_RSSI_LEGACY_E:
  1252. {
  1253. uint8_t reception_type;
  1254. int8_t rssi_value;
  1255. uint8_t *rssi_info_tlv = (uint8_t *)rx_tlv +
  1256. HAL_RX_OFFSET(UNIFIED_PHYRX_RSSI_LEGACY_19,
  1257. RECEIVE_RSSI_INFO_PREAMBLE_RSSI_INFO_DETAILS);
  1258. ppdu_info->rx_status.rssi_comb = HAL_RX_GET(rx_tlv,
  1259. PHYRX_RSSI_LEGACY_35, RSSI_COMB);
  1260. ppdu_info->rx_status.bw = hal->ops->hal_rx_get_tlv(rx_tlv);
  1261. ppdu_info->rx_status.he_re = 0;
  1262. reception_type = HAL_RX_GET(rx_tlv,
  1263. PHYRX_RSSI_LEGACY_0,
  1264. RECEPTION_TYPE);
  1265. switch (reception_type) {
  1266. case QDF_RECEPTION_TYPE_ULOFMDA:
  1267. ppdu_info->rx_status.reception_type =
  1268. HAL_RX_TYPE_MU_OFDMA;
  1269. ppdu_info->rx_status.ulofdma_flag = 1;
  1270. ppdu_info->rx_status.he_data1 =
  1271. QDF_MON_STATUS_HE_TRIG_FORMAT_TYPE;
  1272. break;
  1273. case QDF_RECEPTION_TYPE_ULMIMO:
  1274. ppdu_info->rx_status.reception_type =
  1275. HAL_RX_TYPE_MU_MIMO;
  1276. ppdu_info->rx_status.he_data1 =
  1277. QDF_MON_STATUS_HE_MU_FORMAT_TYPE;
  1278. break;
  1279. default:
  1280. ppdu_info->rx_status.reception_type =
  1281. HAL_RX_TYPE_SU;
  1282. break;
  1283. }
  1284. hal_rx_update_rssi_chain(ppdu_info, rssi_info_tlv);
  1285. rssi_value = HAL_RX_GET(rssi_info_tlv,
  1286. RECEIVE_RSSI_INFO_0, RSSI_PRI20_CHAIN0);
  1287. ppdu_info->rx_status.rssi[0] = rssi_value;
  1288. dp_nofl_debug("RSSI_PRI20_CHAIN0: %d\n", rssi_value);
  1289. rssi_value = HAL_RX_GET(rssi_info_tlv,
  1290. RECEIVE_RSSI_INFO_2, RSSI_PRI20_CHAIN1);
  1291. ppdu_info->rx_status.rssi[1] = rssi_value;
  1292. dp_nofl_debug("RSSI_PRI20_CHAIN1: %d\n", rssi_value);
  1293. rssi_value = HAL_RX_GET(rssi_info_tlv,
  1294. RECEIVE_RSSI_INFO_4, RSSI_PRI20_CHAIN2);
  1295. ppdu_info->rx_status.rssi[2] = rssi_value;
  1296. dp_nofl_debug("RSSI_PRI20_CHAIN2: %d\n", rssi_value);
  1297. rssi_value = HAL_RX_GET(rssi_info_tlv,
  1298. RECEIVE_RSSI_INFO_6, RSSI_PRI20_CHAIN3);
  1299. ppdu_info->rx_status.rssi[3] = rssi_value;
  1300. dp_nofl_debug("RSSI_PRI20_CHAIN3: %d\n", rssi_value);
  1301. rssi_value = HAL_RX_GET(rssi_info_tlv,
  1302. RECEIVE_RSSI_INFO_8, RSSI_PRI20_CHAIN4);
  1303. ppdu_info->rx_status.rssi[4] = rssi_value;
  1304. dp_nofl_debug("RSSI_PRI20_CHAIN4: %d\n", rssi_value);
  1305. rssi_value = HAL_RX_GET(rssi_info_tlv,
  1306. RECEIVE_RSSI_INFO_10,
  1307. RSSI_PRI20_CHAIN5);
  1308. ppdu_info->rx_status.rssi[5] = rssi_value;
  1309. dp_nofl_debug("RSSI_PRI20_CHAIN5: %d\n", rssi_value);
  1310. rssi_value = HAL_RX_GET(rssi_info_tlv,
  1311. RECEIVE_RSSI_INFO_12,
  1312. RSSI_PRI20_CHAIN6);
  1313. ppdu_info->rx_status.rssi[6] = rssi_value;
  1314. dp_nofl_debug("RSSI_PRI20_CHAIN6: %d\n", rssi_value);
  1315. rssi_value = HAL_RX_GET(rssi_info_tlv,
  1316. RECEIVE_RSSI_INFO_14,
  1317. RSSI_PRI20_CHAIN7);
  1318. ppdu_info->rx_status.rssi[7] = rssi_value;
  1319. dp_nofl_debug("RSSI_PRI20_CHAIN7: %d\n", rssi_value);
  1320. break;
  1321. }
  1322. case WIFIPHYRX_OTHER_RECEIVE_INFO_E:
  1323. hal_rx_proc_phyrx_other_receive_info_tlv(hal, rx_tlv_hdr,
  1324. ppdu_info);
  1325. break;
  1326. case WIFIRX_HEADER_E:
  1327. {
  1328. struct hal_rx_ppdu_common_info *com_info = &ppdu_info->com_info;
  1329. if (ppdu_info->fcs_ok_cnt >=
  1330. HAL_RX_MAX_MPDU_H_PER_STATUS_BUFFER) {
  1331. hal_err("Number of MPDUs(%d) per status buff exceeded",
  1332. ppdu_info->fcs_ok_cnt);
  1333. break;
  1334. }
  1335. /* Update first_msdu_payload for every mpdu and increment
  1336. * com_info->mpdu_cnt for every WIFIRX_HEADER_E TLV
  1337. */
  1338. ppdu_info->ppdu_msdu_info[ppdu_info->fcs_ok_cnt].first_msdu_payload =
  1339. rx_tlv;
  1340. ppdu_info->ppdu_msdu_info[ppdu_info->fcs_ok_cnt].payload_len = tlv_len;
  1341. ppdu_info->msdu_info.first_msdu_payload = rx_tlv;
  1342. ppdu_info->msdu_info.payload_len = tlv_len;
  1343. ppdu_info->user_id = user_id;
  1344. ppdu_info->hdr_len = tlv_len;
  1345. ppdu_info->data = rx_tlv;
  1346. ppdu_info->data += 4;
  1347. /* for every RX_HEADER TLV increment mpdu_cnt */
  1348. com_info->mpdu_cnt++;
  1349. return HAL_TLV_STATUS_HEADER;
  1350. }
  1351. case WIFIRX_MPDU_START_E:
  1352. {
  1353. uint8_t *rx_mpdu_start = (uint8_t *)rx_tlv;
  1354. uint32_t ppdu_id = HAL_RX_GET_PPDU_ID(rx_mpdu_start);
  1355. uint8_t filter_category = 0;
  1356. hal_update_frame_type_cnt(rx_mpdu_start, ppdu_info);
  1357. ppdu_info->nac_info.fc_valid =
  1358. HAL_RX_GET_FC_VALID(rx_mpdu_start);
  1359. ppdu_info->nac_info.to_ds_flag =
  1360. HAL_RX_GET_TO_DS_FLAG(rx_mpdu_start);
  1361. ppdu_info->nac_info.frame_control =
  1362. HAL_RX_GET(rx_mpdu_start,
  1363. RX_MPDU_INFO_14,
  1364. MPDU_FRAME_CONTROL_FIELD);
  1365. ppdu_info->sw_frame_group_id =
  1366. HAL_RX_GET_SW_FRAME_GROUP_ID(rx_mpdu_start);
  1367. ppdu_info->rx_user_status[user_id].sw_peer_id =
  1368. HAL_RX_GET_SW_PEER_ID(rx_mpdu_start);
  1369. if (ppdu_info->sw_frame_group_id ==
  1370. HAL_MPDU_SW_FRAME_GROUP_NULL_DATA) {
  1371. ppdu_info->rx_status.frame_control_info_valid =
  1372. ppdu_info->nac_info.fc_valid;
  1373. ppdu_info->rx_status.frame_control =
  1374. ppdu_info->nac_info.frame_control;
  1375. }
  1376. hal_get_mac_addr1(rx_mpdu_start,
  1377. ppdu_info);
  1378. ppdu_info->nac_info.mac_addr2_valid =
  1379. HAL_RX_GET_MAC_ADDR2_VALID(rx_mpdu_start);
  1380. *(uint16_t *)&ppdu_info->nac_info.mac_addr2[0] =
  1381. HAL_RX_GET(rx_mpdu_start,
  1382. RX_MPDU_INFO_16,
  1383. MAC_ADDR_AD2_15_0);
  1384. *(uint32_t *)&ppdu_info->nac_info.mac_addr2[2] =
  1385. HAL_RX_GET(rx_mpdu_start,
  1386. RX_MPDU_INFO_17,
  1387. MAC_ADDR_AD2_47_16);
  1388. if (ppdu_info->rx_status.prev_ppdu_id != ppdu_id) {
  1389. ppdu_info->rx_status.prev_ppdu_id = ppdu_id;
  1390. ppdu_info->rx_status.ppdu_len =
  1391. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO_13,
  1392. MPDU_LENGTH);
  1393. } else {
  1394. ppdu_info->rx_status.ppdu_len +=
  1395. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO_13,
  1396. MPDU_LENGTH);
  1397. }
  1398. filter_category =
  1399. HAL_RX_GET_FILTER_CATEGORY(rx_mpdu_start);
  1400. if (filter_category == 0)
  1401. ppdu_info->rx_status.rxpcu_filter_pass = 1;
  1402. else if (filter_category == 1)
  1403. ppdu_info->rx_status.monitor_direct_used = 1;
  1404. ppdu_info->nac_info.mcast_bcast =
  1405. HAL_RX_GET(rx_mpdu_start,
  1406. RX_MPDU_INFO_13,
  1407. MCAST_BCAST);
  1408. break;
  1409. }
  1410. case WIFIRX_MPDU_END_E:
  1411. ppdu_info->user_id = user_id;
  1412. ppdu_info->fcs_err =
  1413. HAL_RX_GET(rx_tlv, RX_MPDU_END_1,
  1414. FCS_ERR);
  1415. return HAL_TLV_STATUS_MPDU_END;
  1416. case WIFIRX_MSDU_END_E:
  1417. if (user_id < HAL_MAX_UL_MU_USERS) {
  1418. ppdu_info->rx_msdu_info[user_id].cce_metadata =
  1419. HAL_RX_MSDU_END_CCE_METADATA_GET(rx_tlv);
  1420. ppdu_info->rx_msdu_info[user_id].fse_metadata =
  1421. HAL_RX_MSDU_END_FSE_METADATA_GET(rx_tlv);
  1422. ppdu_info->rx_msdu_info[user_id].is_flow_idx_timeout =
  1423. HAL_RX_MSDU_END_FLOW_IDX_TIMEOUT_GET(rx_tlv);
  1424. ppdu_info->rx_msdu_info[user_id].is_flow_idx_invalid =
  1425. HAL_RX_MSDU_END_FLOW_IDX_INVALID_GET(rx_tlv);
  1426. ppdu_info->rx_msdu_info[user_id].flow_idx =
  1427. HAL_RX_MSDU_END_FLOW_IDX_GET(rx_tlv);
  1428. }
  1429. return HAL_TLV_STATUS_MSDU_END;
  1430. case 0:
  1431. return HAL_TLV_STATUS_PPDU_DONE;
  1432. default:
  1433. if (hal_rx_handle_other_tlvs(tlv_tag, rx_tlv, ppdu_info))
  1434. unhandled = false;
  1435. else
  1436. unhandled = true;
  1437. break;
  1438. }
  1439. if (!unhandled)
  1440. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1441. "%s TLV type: %d, TLV len:%d %s",
  1442. __func__, tlv_tag, tlv_len,
  1443. unhandled == true ? "unhandled" : "");
  1444. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1445. rx_tlv, tlv_len);
  1446. return HAL_TLV_STATUS_PPDU_NOT_DONE;
  1447. }
  1448. /**
  1449. * hal_rx_dump_mpdu_start_tlv_generic_rh: dump RX mpdu_start TLV in structured
  1450. * human readable format.
  1451. * @mpdustart: pointer the rx_attention TLV in pkt.
  1452. * @dbg_level: log level.
  1453. *
  1454. * Return: void
  1455. */
  1456. static inline void hal_rx_dump_mpdu_start_tlv_generic_rh(void *mpdustart,
  1457. uint8_t dbg_level)
  1458. {
  1459. struct rx_mpdu_start *mpdu_start = (struct rx_mpdu_start *)mpdustart;
  1460. struct rx_mpdu_info *mpdu_info =
  1461. (struct rx_mpdu_info *)&mpdu_start->rx_mpdu_info_details;
  1462. hal_verbose_debug(
  1463. "rx_mpdu_start tlv (1/5) - "
  1464. "rxpcu_mpdu_filter_in_category: %x "
  1465. "sw_frame_group_id: %x "
  1466. "ndp_frame: %x "
  1467. "phy_err: %x "
  1468. "phy_err_during_mpdu_header: %x "
  1469. "protocol_version_err: %x "
  1470. "ast_based_lookup_valid: %x "
  1471. "phy_ppdu_id: %x "
  1472. "ast_index: %x "
  1473. "sw_peer_id: %x "
  1474. "mpdu_frame_control_valid: %x "
  1475. "mpdu_duration_valid: %x "
  1476. "mac_addr_ad1_valid: %x "
  1477. "mac_addr_ad2_valid: %x "
  1478. "mac_addr_ad3_valid: %x "
  1479. "mac_addr_ad4_valid: %x "
  1480. "mpdu_sequence_control_valid: %x "
  1481. "mpdu_qos_control_valid: %x "
  1482. "mpdu_ht_control_valid: %x "
  1483. "frame_encryption_info_valid: %x ",
  1484. mpdu_info->rxpcu_mpdu_filter_in_category,
  1485. mpdu_info->sw_frame_group_id,
  1486. mpdu_info->ndp_frame,
  1487. mpdu_info->phy_err,
  1488. mpdu_info->phy_err_during_mpdu_header,
  1489. mpdu_info->protocol_version_err,
  1490. mpdu_info->ast_based_lookup_valid,
  1491. mpdu_info->phy_ppdu_id,
  1492. mpdu_info->ast_index,
  1493. mpdu_info->sw_peer_id,
  1494. mpdu_info->mpdu_frame_control_valid,
  1495. mpdu_info->mpdu_duration_valid,
  1496. mpdu_info->mac_addr_ad1_valid,
  1497. mpdu_info->mac_addr_ad2_valid,
  1498. mpdu_info->mac_addr_ad3_valid,
  1499. mpdu_info->mac_addr_ad4_valid,
  1500. mpdu_info->mpdu_sequence_control_valid,
  1501. mpdu_info->mpdu_qos_control_valid,
  1502. mpdu_info->mpdu_ht_control_valid,
  1503. mpdu_info->frame_encryption_info_valid);
  1504. hal_verbose_debug(
  1505. "rx_mpdu_start tlv (2/5) - "
  1506. "fr_ds: %x "
  1507. "to_ds: %x "
  1508. "encrypted: %x "
  1509. "mpdu_retry: %x "
  1510. "mpdu_sequence_number: %x "
  1511. "epd_en: %x "
  1512. "all_frames_shall_be_encrypted: %x "
  1513. "encrypt_type: %x "
  1514. "bssid_hit: %x "
  1515. "bssid_number: %x "
  1516. "tid: %x "
  1517. "pn_31_0: %x "
  1518. "pn_63_32: %x "
  1519. "pn_95_64: %x "
  1520. "pn_127_96: %x "
  1521. "peer_meta_data: %x "
  1522. "rxpt_classify_info.reo_destination_indication: %x "
  1523. "rxpt_classify_info.use_flow_id_toeplitz_clfy: %x "
  1524. "rx_reo_queue_desc_addr_31_0: %x ",
  1525. mpdu_info->fr_ds,
  1526. mpdu_info->to_ds,
  1527. mpdu_info->encrypted,
  1528. mpdu_info->mpdu_retry,
  1529. mpdu_info->mpdu_sequence_number,
  1530. mpdu_info->epd_en,
  1531. mpdu_info->all_frames_shall_be_encrypted,
  1532. mpdu_info->encrypt_type,
  1533. mpdu_info->bssid_hit,
  1534. mpdu_info->bssid_number,
  1535. mpdu_info->tid,
  1536. mpdu_info->pn_31_0,
  1537. mpdu_info->pn_63_32,
  1538. mpdu_info->pn_95_64,
  1539. mpdu_info->pn_127_96,
  1540. mpdu_info->peer_meta_data,
  1541. mpdu_info->rxpt_classify_info_details.reo_destination_indication,
  1542. mpdu_info->rxpt_classify_info_details.use_flow_id_toeplitz_clfy,
  1543. mpdu_info->rx_reo_queue_desc_addr_31_0);
  1544. hal_verbose_debug(
  1545. "rx_mpdu_start tlv (3/5) - "
  1546. "rx_reo_queue_desc_addr_39_32: %x "
  1547. "receive_queue_number: %x "
  1548. "pre_delim_err_warning: %x "
  1549. "first_delim_err: %x "
  1550. "key_id_octet: %x "
  1551. "new_peer_entry: %x "
  1552. "decrypt_needed: %x "
  1553. "decap_type: %x "
  1554. "rx_insert_vlan_c_tag_padding: %x "
  1555. "rx_insert_vlan_s_tag_padding: %x "
  1556. "strip_vlan_c_tag_decap: %x "
  1557. "strip_vlan_s_tag_decap: %x "
  1558. "pre_delim_count: %x "
  1559. "ampdu_flag: %x "
  1560. "bar_frame: %x "
  1561. "mpdu_length: %x "
  1562. "first_mpdu: %x "
  1563. "mcast_bcast: %x "
  1564. "ast_index_not_found: %x "
  1565. "ast_index_timeout: %x ",
  1566. mpdu_info->rx_reo_queue_desc_addr_39_32,
  1567. mpdu_info->receive_queue_number,
  1568. mpdu_info->pre_delim_err_warning,
  1569. mpdu_info->first_delim_err,
  1570. mpdu_info->key_id_octet,
  1571. mpdu_info->new_peer_entry,
  1572. mpdu_info->decrypt_needed,
  1573. mpdu_info->decap_type,
  1574. mpdu_info->rx_insert_vlan_c_tag_padding,
  1575. mpdu_info->rx_insert_vlan_s_tag_padding,
  1576. mpdu_info->strip_vlan_c_tag_decap,
  1577. mpdu_info->strip_vlan_s_tag_decap,
  1578. mpdu_info->pre_delim_count,
  1579. mpdu_info->ampdu_flag,
  1580. mpdu_info->bar_frame,
  1581. mpdu_info->mpdu_length,
  1582. mpdu_info->first_mpdu,
  1583. mpdu_info->mcast_bcast,
  1584. mpdu_info->ast_index_not_found,
  1585. mpdu_info->ast_index_timeout);
  1586. hal_verbose_debug(
  1587. "rx_mpdu_start tlv (4/5) - "
  1588. "power_mgmt: %x "
  1589. "non_qos: %x "
  1590. "null_data: %x "
  1591. "mgmt_type: %x "
  1592. "ctrl_type: %x "
  1593. "more_data: %x "
  1594. "eosp: %x "
  1595. "fragment_flag: %x "
  1596. "order: %x "
  1597. "u_apsd_trigger: %x "
  1598. "encrypt_required: %x "
  1599. "directed: %x "
  1600. "mpdu_frame_control_field: %x "
  1601. "mpdu_duration_field: %x "
  1602. "mac_addr_ad1_31_0: %x "
  1603. "mac_addr_ad1_47_32: %x "
  1604. "mac_addr_ad2_15_0: %x "
  1605. "mac_addr_ad2_47_16: %x "
  1606. "mac_addr_ad3_31_0: %x "
  1607. "mac_addr_ad3_47_32: %x ",
  1608. mpdu_info->power_mgmt,
  1609. mpdu_info->non_qos,
  1610. mpdu_info->null_data,
  1611. mpdu_info->mgmt_type,
  1612. mpdu_info->ctrl_type,
  1613. mpdu_info->more_data,
  1614. mpdu_info->eosp,
  1615. mpdu_info->fragment_flag,
  1616. mpdu_info->order,
  1617. mpdu_info->u_apsd_trigger,
  1618. mpdu_info->encrypt_required,
  1619. mpdu_info->directed,
  1620. mpdu_info->mpdu_frame_control_field,
  1621. mpdu_info->mpdu_duration_field,
  1622. mpdu_info->mac_addr_ad1_31_0,
  1623. mpdu_info->mac_addr_ad1_47_32,
  1624. mpdu_info->mac_addr_ad2_15_0,
  1625. mpdu_info->mac_addr_ad2_47_16,
  1626. mpdu_info->mac_addr_ad3_31_0,
  1627. mpdu_info->mac_addr_ad3_47_32);
  1628. hal_verbose_debug(
  1629. "rx_mpdu_start tlv (5/5) - "
  1630. "mpdu_sequence_control_field: %x "
  1631. "mac_addr_ad4_31_0: %x "
  1632. "mac_addr_ad4_47_32: %x "
  1633. "mpdu_qos_control_field: %x "
  1634. "mpdu_ht_control_field: %x ",
  1635. mpdu_info->mpdu_sequence_control_field,
  1636. mpdu_info->mac_addr_ad4_31_0,
  1637. mpdu_info->mac_addr_ad4_47_32,
  1638. mpdu_info->mpdu_qos_control_field,
  1639. mpdu_info->mpdu_ht_control_field);
  1640. }
  1641. static void
  1642. hal_tx_set_pcp_tid_map_generic_rh(struct hal_soc *soc, uint8_t *map)
  1643. {
  1644. }
  1645. static void
  1646. hal_tx_update_pcp_tid_generic_rh(struct hal_soc *soc,
  1647. uint8_t pcp, uint8_t tid)
  1648. {
  1649. }
  1650. static void
  1651. hal_tx_update_tidmap_prty_generic_rh(struct hal_soc *soc, uint8_t value)
  1652. {
  1653. }
  1654. /**
  1655. * hal_rx_msdu_packet_metadata_get_generic_rh(): API to get the
  1656. * msdu information from rx_msdu_end TLV
  1657. *
  1658. * @buf: pointer to the start of RX PKT TLV headers
  1659. * @pkt_msdu_metadata: pointer to the msdu metadata
  1660. */
  1661. static void
  1662. hal_rx_msdu_packet_metadata_get_generic_rh(uint8_t *buf,
  1663. void *pkt_msdu_metadata)
  1664. {
  1665. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1666. struct rx_msdu_end *msdu_end = &pkt_tlvs->msdu_end_tlv.rx_msdu_end;
  1667. struct hal_rx_msdu_metadata *msdu_metadata =
  1668. (struct hal_rx_msdu_metadata *)pkt_msdu_metadata;
  1669. msdu_metadata->l3_hdr_pad =
  1670. HAL_RX_MSDU_END_L3_HEADER_PADDING_GET(msdu_end);
  1671. msdu_metadata->sa_idx = HAL_RX_MSDU_END_SA_IDX_GET(msdu_end);
  1672. msdu_metadata->da_idx = HAL_RX_MSDU_END_DA_IDX_GET(msdu_end);
  1673. msdu_metadata->sa_sw_peer_id =
  1674. HAL_RX_MSDU_END_SA_SW_PEER_ID_GET(msdu_end);
  1675. }
  1676. /**
  1677. * hal_rx_msdu_end_offset_get_generic(): API to get the
  1678. * msdu_end structure offset rx_pkt_tlv structure
  1679. *
  1680. * NOTE: API returns offset of msdu_end TLV from structure
  1681. * rx_pkt_tlvs
  1682. */
  1683. static uint32_t hal_rx_msdu_end_offset_get_generic(void)
  1684. {
  1685. return RX_PKT_TLV_OFFSET(msdu_end_tlv);
  1686. }
  1687. /**
  1688. * hal_rx_attn_offset_get_generic(): API to get the
  1689. * msdu_end structure offset rx_pkt_tlv structure
  1690. *
  1691. * NOTE: API returns offset of attn TLV from structure
  1692. * rx_pkt_tlvs
  1693. */
  1694. static uint32_t hal_rx_attn_offset_get_generic(void)
  1695. {
  1696. return RX_PKT_TLV_OFFSET(attn_tlv);
  1697. }
  1698. /**
  1699. * hal_rx_msdu_start_offset_get_generic(): API to get the
  1700. * msdu_start structure offset rx_pkt_tlv structure
  1701. *
  1702. * NOTE: API returns offset of attn TLV from structure
  1703. * rx_pkt_tlvs
  1704. */
  1705. static uint32_t hal_rx_msdu_start_offset_get_generic(void)
  1706. {
  1707. return RX_PKT_TLV_OFFSET(msdu_start_tlv);
  1708. }
  1709. /**
  1710. * hal_rx_mpdu_start_offset_get_generic(): API to get the
  1711. * mpdu_start structure offset rx_pkt_tlv structure
  1712. *
  1713. * NOTE: API returns offset of attn TLV from structure
  1714. * rx_pkt_tlvs
  1715. */
  1716. static uint32_t hal_rx_mpdu_start_offset_get_generic(void)
  1717. {
  1718. return RX_PKT_TLV_OFFSET(mpdu_start_tlv);
  1719. }
  1720. /**
  1721. * hal_rx_mpdu_end_offset_get_generic(): API to get the
  1722. * mpdu_end structure offset rx_pkt_tlv structure
  1723. *
  1724. * NOTE: API returns offset of attn TLV from structure
  1725. * rx_pkt_tlvs
  1726. */
  1727. static uint32_t hal_rx_mpdu_end_offset_get_generic(void)
  1728. {
  1729. return RX_PKT_TLV_OFFSET(mpdu_end_tlv);
  1730. }
  1731. #ifndef NO_RX_PKT_HDR_TLV
  1732. static uint32_t hal_rx_pkt_tlv_offset_get_generic(void)
  1733. {
  1734. return RX_PKT_TLV_OFFSET(pkt_hdr_tlv);
  1735. }
  1736. #endif
  1737. #ifdef TCL_DATA_CMD_2_SEARCH_TYPE_OFFSET
  1738. /**
  1739. * hal_tx_desc_set_search_type_generic_rh - Set the search type value
  1740. * @desc: Handle to Tx Descriptor
  1741. * @search_type: search type
  1742. * 0 – Normal search
  1743. * 1 – Index based address search
  1744. * 2 – Index based flow search
  1745. *
  1746. * Return: void
  1747. */
  1748. static inline
  1749. void hal_tx_desc_set_search_type_generic_rh(void *desc, uint8_t search_type)
  1750. {
  1751. HAL_SET_FLD(desc, TCL_DATA_CMD_2, SEARCH_TYPE) |=
  1752. HAL_TX_SM(TCL_DATA_CMD_2, SEARCH_TYPE, search_type);
  1753. }
  1754. #else
  1755. static inline
  1756. void hal_tx_desc_set_search_type_generic_rh(void *desc, uint8_t search_type)
  1757. {
  1758. }
  1759. #endif
  1760. #ifdef TCL_DATA_CMD_5_SEARCH_INDEX_OFFSET
  1761. /**
  1762. * hal_tx_desc_set_search_index_generic_rh - Set the search index value
  1763. * @desc: Handle to Tx Descriptor
  1764. * @search_index: The index that will be used for index based address or
  1765. * flow search. The field is valid when 'search_type' is
  1766. * 1 0r 2
  1767. *
  1768. * Return: void
  1769. */
  1770. static inline
  1771. void hal_tx_desc_set_search_index_generic_rh(void *desc, uint32_t search_index)
  1772. {
  1773. HAL_SET_FLD(desc, TCL_DATA_CMD_5, SEARCH_INDEX) |=
  1774. HAL_TX_SM(TCL_DATA_CMD_5, SEARCH_INDEX, search_index);
  1775. }
  1776. #else
  1777. static inline
  1778. void hal_tx_desc_set_search_index_generic_rh(void *desc, uint32_t search_index)
  1779. {
  1780. }
  1781. #endif
  1782. #ifdef TCL_DATA_CMD_5_CACHE_SET_NUM_OFFSET
  1783. /**
  1784. * hal_tx_desc_set_cache_set_num_generic_rh - Set the cache-set-num value
  1785. * @desc: Handle to Tx Descriptor
  1786. * @cache_num: Cache set number that should be used to cache the index
  1787. * based search results, for address and flow search.
  1788. * This value should be equal to LSB four bits of the hash value
  1789. * of match data, in case of search index points to an entry
  1790. * which may be used in content based search also. The value can
  1791. * be anything when the entry pointed by search index will not be
  1792. * used for content based search.
  1793. *
  1794. * Return: void
  1795. */
  1796. static inline
  1797. void hal_tx_desc_set_cache_set_num_generic_rh(void *desc, uint8_t cache_num)
  1798. {
  1799. HAL_SET_FLD(desc, TCL_DATA_CMD_5, CACHE_SET_NUM) |=
  1800. HAL_TX_SM(TCL_DATA_CMD_5, CACHE_SET_NUM, cache_num);
  1801. }
  1802. #else
  1803. static inline
  1804. void hal_tx_desc_set_cache_set_num_generic_rh(void *desc, uint8_t cache_num)
  1805. {
  1806. }
  1807. #endif
  1808. #ifdef WLAN_SUPPORT_RX_FISA
  1809. /**
  1810. * hal_rx_flow_get_tuple_info_rh() - Setup a flow search entry in HW FST
  1811. * @rx_fst: Pointer to the Rx Flow Search Table
  1812. * @hal_hash: HAL 5 tuple hash
  1813. * @flow_tuple_info: 5-tuple info of the flow returned to the caller
  1814. *
  1815. * Return: Success/Failure
  1816. */
  1817. static void *
  1818. hal_rx_flow_get_tuple_info_rh(uint8_t *rx_fst, uint32_t hal_hash,
  1819. uint8_t *flow_tuple_info)
  1820. {
  1821. struct hal_rx_fst *fst = (struct hal_rx_fst *)rx_fst;
  1822. void *hal_fse = NULL;
  1823. struct hal_flow_tuple_info *tuple_info
  1824. = (struct hal_flow_tuple_info *)flow_tuple_info;
  1825. hal_fse = (uint8_t *)fst->base_vaddr +
  1826. (hal_hash * HAL_RX_FST_ENTRY_SIZE);
  1827. if (!hal_fse || !tuple_info)
  1828. return NULL;
  1829. if (!HAL_GET_FLD(hal_fse, RX_FLOW_SEARCH_ENTRY_9, VALID))
  1830. return NULL;
  1831. tuple_info->src_ip_127_96 =
  1832. qdf_ntohl(HAL_GET_FLD(hal_fse,
  1833. RX_FLOW_SEARCH_ENTRY_0,
  1834. SRC_IP_127_96));
  1835. tuple_info->src_ip_95_64 =
  1836. qdf_ntohl(HAL_GET_FLD(hal_fse,
  1837. RX_FLOW_SEARCH_ENTRY_1,
  1838. SRC_IP_95_64));
  1839. tuple_info->src_ip_63_32 =
  1840. qdf_ntohl(HAL_GET_FLD(hal_fse,
  1841. RX_FLOW_SEARCH_ENTRY_2,
  1842. SRC_IP_63_32));
  1843. tuple_info->src_ip_31_0 =
  1844. qdf_ntohl(HAL_GET_FLD(hal_fse,
  1845. RX_FLOW_SEARCH_ENTRY_3,
  1846. SRC_IP_31_0));
  1847. tuple_info->dest_ip_127_96 =
  1848. qdf_ntohl(HAL_GET_FLD(hal_fse,
  1849. RX_FLOW_SEARCH_ENTRY_4,
  1850. DEST_IP_127_96));
  1851. tuple_info->dest_ip_95_64 =
  1852. qdf_ntohl(HAL_GET_FLD(hal_fse,
  1853. RX_FLOW_SEARCH_ENTRY_5,
  1854. DEST_IP_95_64));
  1855. tuple_info->dest_ip_63_32 =
  1856. qdf_ntohl(HAL_GET_FLD(hal_fse,
  1857. RX_FLOW_SEARCH_ENTRY_6,
  1858. DEST_IP_63_32));
  1859. tuple_info->dest_ip_31_0 =
  1860. qdf_ntohl(HAL_GET_FLD(hal_fse,
  1861. RX_FLOW_SEARCH_ENTRY_7,
  1862. DEST_IP_31_0));
  1863. tuple_info->dest_port = HAL_GET_FLD(hal_fse,
  1864. RX_FLOW_SEARCH_ENTRY_8,
  1865. DEST_PORT);
  1866. tuple_info->src_port = HAL_GET_FLD(hal_fse,
  1867. RX_FLOW_SEARCH_ENTRY_8,
  1868. SRC_PORT);
  1869. tuple_info->l4_protocol = HAL_GET_FLD(hal_fse,
  1870. RX_FLOW_SEARCH_ENTRY_9,
  1871. L4_PROTOCOL);
  1872. return hal_fse;
  1873. }
  1874. /**
  1875. * hal_rx_flow_delete_entry_rh() - Setup a flow search entry in HW FST
  1876. * @rx_fst: Pointer to the Rx Flow Search Table
  1877. * @hal_rx_fse: Pointer to the Rx Flow that is to be deleted from the FST
  1878. *
  1879. * Return: Success/Failure
  1880. */
  1881. static QDF_STATUS
  1882. hal_rx_flow_delete_entry_rh(uint8_t *rx_fst, void *hal_rx_fse)
  1883. {
  1884. uint8_t *fse = (uint8_t *)hal_rx_fse;
  1885. if (!HAL_GET_FLD(fse, RX_FLOW_SEARCH_ENTRY_9, VALID))
  1886. return QDF_STATUS_E_NOENT;
  1887. HAL_CLR_FLD(fse, RX_FLOW_SEARCH_ENTRY_9, VALID);
  1888. return QDF_STATUS_SUCCESS;
  1889. }
  1890. /**
  1891. * hal_rx_fst_get_fse_size_rh() - Retrieve the size of each entry
  1892. *
  1893. * Return: size of each entry/flow in Rx FST
  1894. */
  1895. static inline uint32_t
  1896. hal_rx_fst_get_fse_size_rh(void)
  1897. {
  1898. return HAL_RX_FST_ENTRY_SIZE;
  1899. }
  1900. #else
  1901. static inline void *
  1902. hal_rx_flow_get_tuple_info_rh(uint8_t *rx_fst, uint32_t hal_hash,
  1903. uint8_t *flow_tuple_info)
  1904. {
  1905. return NULL;
  1906. }
  1907. static inline QDF_STATUS
  1908. hal_rx_flow_delete_entry_rh(uint8_t *rx_fst, void *hal_rx_fse)
  1909. {
  1910. return QDF_STATUS_SUCCESS;
  1911. }
  1912. static inline uint32_t
  1913. hal_rx_fst_get_fse_size_rh(void)
  1914. {
  1915. return 0;
  1916. }
  1917. #endif /* WLAN_SUPPORT_RX_FISA */
  1918. /**
  1919. * hal_rx_get_frame_ctrl_field_rh(): Function to retrieve frame control field
  1920. *
  1921. * @buf: Network buffer
  1922. *
  1923. * Returns: rx more fragment bit
  1924. */
  1925. static uint16_t hal_rx_get_frame_ctrl_field_rh(uint8_t *buf)
  1926. {
  1927. struct rx_pkt_tlvs *pkt_tlvs = hal_rx_get_pkt_tlvs(buf);
  1928. struct rx_mpdu_info *rx_mpdu_info = hal_rx_get_mpdu_info(pkt_tlvs);
  1929. uint16_t frame_ctrl = 0;
  1930. frame_ctrl = HAL_RX_MPDU_GET_FRAME_CONTROL_FIELD(rx_mpdu_info);
  1931. return frame_ctrl;
  1932. }
  1933. #if defined(WLAN_FEATURE_TSF_UPLINK_DELAY) || defined(WLAN_CONFIG_TX_DELAY)
  1934. static inline void
  1935. hal_tx_comp_get_buffer_timestamp_rh(void *desc,
  1936. struct hal_tx_completion_status *ts)
  1937. {
  1938. uint32_t *msg_word = (struct uint32_t *)desc;
  1939. ts->buffer_timestamp =
  1940. HTT_TX_MSDU_INFO_BUFFER_TIMESTAMP_GET(*(msg_word + 4));
  1941. }
  1942. #else /* !WLAN_FEATURE_TSF_UPLINK_DELAY || WLAN_CONFIG_TX_DELAY */
  1943. static inline void
  1944. hal_tx_comp_get_buffer_timestamp_rh(void *desc,
  1945. struct hal_tx_completion_status *ts)
  1946. {
  1947. }
  1948. #endif /* WLAN_FEATURE_TSF_UPLINK_DELAY || WLAN_CONFIG_TX_DELAY */
  1949. /* TODO: revalidate the assignments below after HTT interfaces
  1950. * changes are in.
  1951. */
  1952. static inline void
  1953. hal_tx_comp_get_status_generic_rh(void *desc, void *ts1, struct hal_soc *hal)
  1954. {
  1955. uint8_t tx_status;
  1956. uint8_t rate_stats_valid = 0;
  1957. struct hal_tx_completion_status *ts =
  1958. (struct hal_tx_completion_status *)ts1;
  1959. uint32_t *msg_word = (uint32_t *)desc;
  1960. if (HTT_TX_BUFFER_ADDR_INFO_RELEASE_SOURCE_GET(*(msg_word + 1)) ==
  1961. HTT_TX_MSDU_RELEASE_SOURCE_FW)
  1962. ts->release_src = HAL_TX_COMP_RELEASE_SOURCE_FW;
  1963. else
  1964. ts->release_src = HAL_TX_COMP_RELEASE_SOURCE_TQM;
  1965. if (HTT_TX_MSDU_INFO_VALID_GET(*(msg_word + 2))) {
  1966. ts->peer_id = HTT_TX_MSDU_INFO_SW_PEER_ID_GET(*(msg_word + 2));
  1967. ts->tid = HTT_TX_MSDU_INFO_TID_GET(*(msg_word + 2));
  1968. } else {
  1969. ts->peer_id = HTT_INVALID_PEER;
  1970. ts->tid = HTT_INVALID_TID;
  1971. }
  1972. ts->transmit_cnt = HTT_TX_MSDU_INFO_TRANSMIT_CNT_GET(*(msg_word + 2));
  1973. tx_status = HTT_TX_MSDU_INFO_RELEASE_REASON_GET(*(msg_word + 3));
  1974. ts->status = (tx_status == HTT_TX_MSDU_RELEASE_REASON_FRAME_ACKED ?
  1975. HAL_TX_TQM_RR_FRAME_ACKED : HAL_TX_TQM_RR_REM_CMD_REM);
  1976. ts->ppdu_id = HTT_TX_MSDU_INFO_TQM_STATUS_NUMBER_GET(*(msg_word + 3));
  1977. ts->ack_frame_rssi =
  1978. HTT_TX_MSDU_INFO_ACK_FRAME_RSSI_GET(*(msg_word + 4));
  1979. ts->first_msdu = HTT_TX_MSDU_INFO_FIRST_MSDU_GET(*(msg_word + 4));
  1980. ts->last_msdu = HTT_TX_MSDU_INFO_LAST_MSDU_GET(*(msg_word + 4));
  1981. ts->msdu_part_of_amsdu =
  1982. HTT_TX_MSDU_INFO_MSDU_PART_OF_AMSDU_GET(*(msg_word + 4));
  1983. rate_stats_valid = HTT_TX_RATE_STATS_INFO_VALID_GET(*(msg_word + 5));
  1984. ts->valid = rate_stats_valid;
  1985. if (rate_stats_valid) {
  1986. ts->bw = HTT_TX_RATE_STATS_INFO_TRANSMIT_BW_GET(*(msg_word + 5));
  1987. ts->pkt_type =
  1988. HTT_TX_RATE_STATS_INFO_TRANSMIT_PKT_TYPE_GET(*(msg_word + 5));
  1989. ts->stbc = HTT_TX_RATE_STATS_INFO_TRANSMIT_STBC_GET(*(msg_word + 5));
  1990. ts->ldpc = HTT_TX_RATE_STATS_INFO_TRANSMIT_LDPC_GET(*(msg_word + 5));
  1991. ts->sgi = HTT_TX_RATE_STATS_INFO_TRANSMIT_SGI_GET(*(msg_word + 5));
  1992. ts->mcs = HTT_TX_RATE_STATS_INFO_TRANSMIT_MCS_GET(*(msg_word + 5));
  1993. ts->ofdma =
  1994. HTT_TX_RATE_STATS_INFO_OFDMA_TRANSMISSION_GET(*(msg_word + 5));
  1995. ts->tones_in_ru = HTT_TX_RATE_STATS_INFO_TONES_IN_RU_GET(*(msg_word + 5));
  1996. }
  1997. ts->tsf = HTT_TX_RATE_STATS_INFO_PPDU_TRANSMISSION_TSF_GET(*(msg_word + 6));
  1998. hal_tx_comp_get_buffer_timestamp_rh(desc, ts);
  1999. }
  2000. #endif /* _HAL_RH_GENERIC_API_H_ */