dp_be_rx.c 66 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "cdp_txrx_cmn_struct.h"
  20. #include "hal_hw_headers.h"
  21. #include "dp_types.h"
  22. #include "dp_rx.h"
  23. #include "dp_tx.h"
  24. #include "dp_be_rx.h"
  25. #include "dp_peer.h"
  26. #include "hal_rx.h"
  27. #include "hal_be_rx.h"
  28. #include "hal_api.h"
  29. #include "hal_be_api.h"
  30. #include "qdf_nbuf.h"
  31. #ifdef MESH_MODE_SUPPORT
  32. #include "if_meta_hdr.h"
  33. #endif
  34. #include "dp_internal.h"
  35. #include "dp_ipa.h"
  36. #ifdef FEATURE_WDS
  37. #include "dp_txrx_wds.h"
  38. #endif
  39. #include "dp_hist.h"
  40. #include "dp_rx_buffer_pool.h"
  41. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  42. static inline void
  43. dp_rx_update_flow_info(qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  44. {
  45. uint32_t fse_metadata;
  46. /* Set the flow idx valid flag only when there is no timeout */
  47. if (hal_rx_msdu_flow_idx_timeout_be(rx_tlv_hdr))
  48. return;
  49. /*
  50. * If invalid bit is not set and the fse metadata indicates that it is
  51. * a valid SFE flow match in FSE, do not set the rx flow tag and let it
  52. * go via stack instead of VP.
  53. */
  54. fse_metadata = hal_rx_msdu_fse_metadata_get_be(rx_tlv_hdr);
  55. if (!hal_rx_msdu_flow_idx_invalid_be(rx_tlv_hdr) && (fse_metadata == DP_RX_FSE_FLOW_MATCH_SFE))
  56. return;
  57. qdf_nbuf_set_rx_flow_idx_valid(nbuf,
  58. !hal_rx_msdu_flow_idx_invalid_be(rx_tlv_hdr));
  59. }
  60. #else
  61. static inline void
  62. dp_rx_update_flow_info(qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  63. {
  64. }
  65. #endif
  66. #ifndef AST_OFFLOAD_ENABLE
  67. static void
  68. dp_rx_wds_learn(struct dp_soc *soc,
  69. struct dp_vdev *vdev,
  70. uint8_t *rx_tlv_hdr,
  71. struct dp_txrx_peer *txrx_peer,
  72. qdf_nbuf_t nbuf)
  73. {
  74. struct hal_rx_msdu_metadata msdu_metadata;
  75. hal_rx_msdu_packet_metadata_get_generic_be(rx_tlv_hdr, &msdu_metadata);
  76. /* WDS Source Port Learning */
  77. if (qdf_likely(vdev->wds_enabled))
  78. dp_rx_wds_srcport_learn(soc,
  79. rx_tlv_hdr,
  80. txrx_peer,
  81. nbuf,
  82. msdu_metadata);
  83. }
  84. #else
  85. #ifdef QCA_SUPPORT_WDS_EXTENDED
  86. /**
  87. * dp_wds_ext_peer_learn_be() - function to send event to control
  88. * path on receiving 1st 4-address frame from backhaul.
  89. * @soc: DP soc
  90. * @ta_txrx_peer: WDS repeater txrx peer
  91. * @rx_tlv_hdr: start address of rx tlvs
  92. * @nbuf: RX packet buffer
  93. *
  94. * Return: void
  95. */
  96. static inline void dp_wds_ext_peer_learn_be(struct dp_soc *soc,
  97. struct dp_txrx_peer *ta_txrx_peer,
  98. uint8_t *rx_tlv_hdr,
  99. qdf_nbuf_t nbuf)
  100. {
  101. uint8_t wds_ext_src_mac[QDF_MAC_ADDR_SIZE];
  102. struct dp_peer *ta_base_peer;
  103. /* instead of checking addr4 is valid or not in per packet path
  104. * check for init bit, which will be set on reception of
  105. * first addr4 valid packet.
  106. */
  107. if (!ta_txrx_peer->vdev->wds_ext_enabled ||
  108. qdf_atomic_test_bit(WDS_EXT_PEER_INIT_BIT,
  109. &ta_txrx_peer->wds_ext.init))
  110. return;
  111. if (qdf_nbuf_is_rx_chfrag_start(nbuf) &&
  112. (qdf_nbuf_is_fr_ds_set(nbuf) && qdf_nbuf_is_to_ds_set(nbuf))) {
  113. qdf_atomic_test_and_set_bit(WDS_EXT_PEER_INIT_BIT,
  114. &ta_txrx_peer->wds_ext.init);
  115. if (qdf_unlikely(ta_txrx_peer->nawds_enabled &&
  116. ta_txrx_peer->is_mld_peer)) {
  117. ta_base_peer = dp_get_primary_link_peer_by_id(
  118. soc,
  119. ta_txrx_peer->peer_id,
  120. DP_MOD_ID_RX);
  121. } else {
  122. ta_base_peer = dp_peer_get_ref_by_id(
  123. soc,
  124. ta_txrx_peer->peer_id,
  125. DP_MOD_ID_RX);
  126. }
  127. if (!ta_base_peer)
  128. return;
  129. qdf_mem_copy(wds_ext_src_mac, &ta_base_peer->mac_addr.raw[0],
  130. QDF_MAC_ADDR_SIZE);
  131. dp_peer_unref_delete(ta_base_peer, DP_MOD_ID_RX);
  132. soc->cdp_soc.ol_ops->rx_wds_ext_peer_learn(
  133. soc->ctrl_psoc,
  134. ta_txrx_peer->peer_id,
  135. ta_txrx_peer->vdev->vdev_id,
  136. wds_ext_src_mac);
  137. }
  138. }
  139. #else
  140. static inline void dp_wds_ext_peer_learn_be(struct dp_soc *soc,
  141. struct dp_txrx_peer *ta_txrx_peer,
  142. uint8_t *rx_tlv_hdr,
  143. qdf_nbuf_t nbuf)
  144. {
  145. }
  146. #endif
  147. static void
  148. dp_rx_wds_learn(struct dp_soc *soc,
  149. struct dp_vdev *vdev,
  150. uint8_t *rx_tlv_hdr,
  151. struct dp_txrx_peer *ta_txrx_peer,
  152. qdf_nbuf_t nbuf)
  153. {
  154. dp_wds_ext_peer_learn_be(soc, ta_txrx_peer, rx_tlv_hdr, nbuf);
  155. }
  156. #endif
  157. uint32_t dp_rx_process_be(struct dp_intr *int_ctx,
  158. hal_ring_handle_t hal_ring_hdl, uint8_t reo_ring_num,
  159. uint32_t quota)
  160. {
  161. hal_ring_desc_t ring_desc;
  162. hal_ring_desc_t last_prefetched_hw_desc;
  163. hal_soc_handle_t hal_soc;
  164. struct dp_rx_desc *rx_desc = NULL;
  165. struct dp_rx_desc *last_prefetched_sw_desc = NULL;
  166. qdf_nbuf_t nbuf, next;
  167. bool near_full;
  168. union dp_rx_desc_list_elem_t *head[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT];
  169. union dp_rx_desc_list_elem_t *tail[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT];
  170. uint32_t num_pending = 0;
  171. uint32_t rx_bufs_used = 0, rx_buf_cookie;
  172. uint16_t msdu_len = 0;
  173. uint16_t peer_id;
  174. uint8_t vdev_id;
  175. struct dp_txrx_peer *txrx_peer;
  176. dp_txrx_ref_handle txrx_ref_handle = NULL;
  177. struct dp_vdev *vdev;
  178. uint32_t pkt_len = 0;
  179. enum hal_reo_error_status error;
  180. uint8_t *rx_tlv_hdr;
  181. uint32_t rx_bufs_reaped[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT];
  182. uint8_t mac_id = 0;
  183. struct dp_pdev *rx_pdev;
  184. uint8_t enh_flag;
  185. struct dp_srng *dp_rxdma_srng;
  186. struct rx_desc_pool *rx_desc_pool;
  187. struct dp_soc *soc = int_ctx->soc;
  188. struct cdp_tid_rx_stats *tid_stats;
  189. qdf_nbuf_t nbuf_head;
  190. qdf_nbuf_t nbuf_tail;
  191. qdf_nbuf_t deliver_list_head;
  192. qdf_nbuf_t deliver_list_tail;
  193. uint32_t num_rx_bufs_reaped = 0;
  194. uint32_t intr_id;
  195. struct hif_opaque_softc *scn;
  196. int32_t tid = 0;
  197. bool is_prev_msdu_last = true;
  198. uint32_t num_entries_avail = 0;
  199. uint32_t rx_ol_pkt_cnt = 0;
  200. uint32_t num_entries = 0;
  201. QDF_STATUS status;
  202. qdf_nbuf_t ebuf_head;
  203. qdf_nbuf_t ebuf_tail;
  204. uint8_t pkt_capture_offload = 0;
  205. struct dp_srng *rx_ring = &soc->reo_dest_ring[reo_ring_num];
  206. int max_reap_limit, ring_near_full;
  207. struct dp_soc *replenish_soc;
  208. uint8_t chip_id;
  209. uint64_t current_time = 0;
  210. uint32_t old_tid;
  211. uint32_t peer_ext_stats;
  212. uint32_t dsf;
  213. uint32_t l3_pad;
  214. uint8_t link_id = 0;
  215. uint16_t buf_size;
  216. DP_HIST_INIT();
  217. qdf_assert_always(soc && hal_ring_hdl);
  218. hal_soc = soc->hal_soc;
  219. qdf_assert_always(hal_soc);
  220. scn = soc->hif_handle;
  221. intr_id = int_ctx->dp_intr_id;
  222. num_entries = hal_srng_get_num_entries(hal_soc, hal_ring_hdl);
  223. dp_runtime_pm_mark_last_busy(soc);
  224. buf_size = wlan_cfg_rx_buffer_size(soc->wlan_cfg_ctx);
  225. more_data:
  226. /* reset local variables here to be re-used in the function */
  227. nbuf_head = NULL;
  228. nbuf_tail = NULL;
  229. deliver_list_head = NULL;
  230. deliver_list_tail = NULL;
  231. txrx_peer = NULL;
  232. vdev = NULL;
  233. num_rx_bufs_reaped = 0;
  234. ebuf_head = NULL;
  235. ebuf_tail = NULL;
  236. ring_near_full = 0;
  237. max_reap_limit = dp_rx_get_loop_pkt_limit(soc);
  238. qdf_mem_zero(rx_bufs_reaped, sizeof(rx_bufs_reaped));
  239. qdf_mem_zero(head, sizeof(head));
  240. qdf_mem_zero(tail, sizeof(tail));
  241. old_tid = 0xff;
  242. dsf = 0;
  243. peer_ext_stats = 0;
  244. rx_pdev = NULL;
  245. tid_stats = NULL;
  246. dp_pkt_get_timestamp(&current_time);
  247. ring_near_full = _dp_srng_test_and_update_nf_params(soc, rx_ring,
  248. &max_reap_limit);
  249. peer_ext_stats = wlan_cfg_is_peer_ext_stats_enabled(soc->wlan_cfg_ctx);
  250. if (qdf_unlikely(dp_rx_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  251. /*
  252. * Need API to convert from hal_ring pointer to
  253. * Ring Type / Ring Id combo
  254. */
  255. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  256. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  257. FL("HAL RING Access Failed -- %pK"), hal_ring_hdl);
  258. goto done;
  259. }
  260. hal_srng_update_ring_usage_wm_no_lock(soc->hal_soc, hal_ring_hdl);
  261. if (!num_pending)
  262. num_pending = hal_srng_dst_num_valid(hal_soc, hal_ring_hdl, 0);
  263. if (num_pending > quota)
  264. num_pending = quota;
  265. dp_srng_dst_inv_cached_descs(soc, hal_ring_hdl, num_pending);
  266. last_prefetched_hw_desc = dp_srng_dst_prefetch_32_byte_desc(hal_soc,
  267. hal_ring_hdl,
  268. num_pending);
  269. /*
  270. * start reaping the buffers from reo ring and queue
  271. * them in per vdev queue.
  272. * Process the received pkts in a different per vdev loop.
  273. */
  274. while (qdf_likely(num_pending)) {
  275. ring_desc = dp_srng_dst_get_next(soc, hal_ring_hdl);
  276. if (qdf_unlikely(!ring_desc))
  277. break;
  278. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  279. if (qdf_unlikely(error == HAL_REO_ERROR_DETECTED)) {
  280. dp_rx_err("%pK: HAL RING 0x%pK:error %d",
  281. soc, hal_ring_hdl, error);
  282. DP_STATS_INC(soc, rx.err.hal_reo_error[reo_ring_num],
  283. 1);
  284. /* Don't know how to deal with this -- assert */
  285. qdf_assert(0);
  286. }
  287. dp_rx_ring_record_entry(soc, reo_ring_num, ring_desc);
  288. rx_buf_cookie = HAL_RX_REO_BUF_COOKIE_GET(ring_desc);
  289. status = dp_rx_cookie_check_and_invalidate(ring_desc);
  290. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  291. DP_STATS_INC(soc, rx.err.stale_cookie, 1);
  292. break;
  293. }
  294. rx_desc = (struct dp_rx_desc *)
  295. hal_rx_get_reo_desc_va(ring_desc);
  296. dp_rx_desc_sw_cc_check(soc, rx_buf_cookie, &rx_desc);
  297. status = dp_rx_desc_sanity(soc, hal_soc, hal_ring_hdl,
  298. ring_desc, rx_desc);
  299. if (QDF_IS_STATUS_ERROR(status)) {
  300. if (qdf_unlikely(rx_desc && rx_desc->nbuf)) {
  301. qdf_assert_always(!rx_desc->unmapped);
  302. dp_rx_nbuf_unmap(soc, rx_desc, reo_ring_num);
  303. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  304. rx_desc->pool_id);
  305. dp_rx_add_to_free_desc_list(
  306. &head[rx_desc->chip_id][rx_desc->pool_id],
  307. &tail[rx_desc->chip_id][rx_desc->pool_id],
  308. rx_desc);
  309. }
  310. continue;
  311. }
  312. /*
  313. * this is a unlikely scenario where the host is reaping
  314. * a descriptor which it already reaped just a while ago
  315. * but is yet to replenish it back to HW.
  316. * In this case host will dump the last 128 descriptors
  317. * including the software descriptor rx_desc and assert.
  318. */
  319. if (qdf_unlikely(!rx_desc->in_use)) {
  320. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  321. dp_info_rl("Reaping rx_desc not in use!");
  322. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  323. ring_desc, rx_desc);
  324. continue;
  325. }
  326. status = dp_rx_desc_nbuf_sanity_check(soc, ring_desc, rx_desc);
  327. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  328. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  329. dp_info_rl("Nbuf sanity check failure!");
  330. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  331. ring_desc, rx_desc);
  332. rx_desc->in_err_state = 1;
  333. continue;
  334. }
  335. if (qdf_unlikely(!dp_rx_desc_check_magic(rx_desc))) {
  336. dp_err("Invalid rx_desc cookie=%d", rx_buf_cookie);
  337. DP_STATS_INC(soc, rx.err.rx_desc_invalid_magic, 1);
  338. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  339. ring_desc, rx_desc);
  340. }
  341. pkt_capture_offload =
  342. dp_rx_copy_desc_info_in_nbuf_cb(soc, ring_desc,
  343. rx_desc->nbuf,
  344. reo_ring_num);
  345. if (qdf_unlikely(qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf))) {
  346. /* In dp_rx_sg_create() until the last buffer,
  347. * end bit should not be set. As continuation bit set,
  348. * this is not a last buffer.
  349. */
  350. qdf_nbuf_set_rx_chfrag_end(rx_desc->nbuf, 0);
  351. /* previous msdu has end bit set, so current one is
  352. * the new MPDU
  353. */
  354. if (is_prev_msdu_last) {
  355. /* Get number of entries available in HW ring */
  356. num_entries_avail =
  357. hal_srng_dst_num_valid(hal_soc,
  358. hal_ring_hdl, 1);
  359. /* For new MPDU check if we can read complete
  360. * MPDU by comparing the number of buffers
  361. * available and number of buffers needed to
  362. * reap this MPDU
  363. */
  364. if ((QDF_NBUF_CB_RX_PKT_LEN(rx_desc->nbuf) /
  365. (buf_size -
  366. soc->rx_pkt_tlv_size) + 1) >
  367. num_pending) {
  368. DP_STATS_INC(soc,
  369. rx.msdu_scatter_wait_break,
  370. 1);
  371. dp_rx_cookie_reset_invalid_bit(
  372. ring_desc);
  373. /* As we are going to break out of the
  374. * loop because of unavailability of
  375. * descs to form complete SG, we need to
  376. * reset the TP in the REO destination
  377. * ring.
  378. */
  379. hal_srng_dst_dec_tp(hal_soc,
  380. hal_ring_hdl);
  381. break;
  382. }
  383. is_prev_msdu_last = false;
  384. }
  385. }
  386. if (!is_prev_msdu_last &&
  387. !(qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf)))
  388. is_prev_msdu_last = true;
  389. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  390. /*
  391. * move unmap after scattered msdu waiting break logic
  392. * in case double skb unmap happened.
  393. */
  394. dp_rx_nbuf_unmap(soc, rx_desc, reo_ring_num);
  395. DP_RX_PROCESS_NBUF(soc, nbuf_head, nbuf_tail, ebuf_head,
  396. ebuf_tail, rx_desc);
  397. quota -= 1;
  398. num_pending -= 1;
  399. dp_rx_add_to_free_desc_list
  400. (&head[rx_desc->chip_id][rx_desc->pool_id],
  401. &tail[rx_desc->chip_id][rx_desc->pool_id], rx_desc);
  402. num_rx_bufs_reaped++;
  403. dp_rx_prefetch_hw_sw_nbuf_32_byte_desc(soc, hal_soc,
  404. num_pending,
  405. hal_ring_hdl,
  406. &last_prefetched_hw_desc,
  407. &last_prefetched_sw_desc);
  408. /*
  409. * only if complete msdu is received for scatter case,
  410. * then allow break.
  411. */
  412. if (is_prev_msdu_last &&
  413. dp_rx_reap_loop_pkt_limit_hit(soc, num_rx_bufs_reaped,
  414. max_reap_limit))
  415. break;
  416. }
  417. done:
  418. dp_rx_srng_access_end(int_ctx, soc, hal_ring_hdl);
  419. qdf_dsb();
  420. dp_rx_per_core_stats_update(soc, reo_ring_num, num_rx_bufs_reaped);
  421. for (chip_id = 0; chip_id < WLAN_MAX_MLO_CHIPS; chip_id++) {
  422. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  423. /*
  424. * continue with next mac_id if no pkts were reaped
  425. * from that pool
  426. */
  427. if (!rx_bufs_reaped[chip_id][mac_id])
  428. continue;
  429. replenish_soc = dp_rx_replenish_soc_get(soc, chip_id);
  430. dp_rxdma_srng =
  431. &replenish_soc->rx_refill_buf_ring[mac_id];
  432. rx_desc_pool = &replenish_soc->rx_desc_buf[mac_id];
  433. dp_rx_buffers_replenish_simple(replenish_soc, mac_id,
  434. dp_rxdma_srng,
  435. rx_desc_pool,
  436. rx_bufs_reaped[chip_id][mac_id],
  437. &head[chip_id][mac_id],
  438. &tail[chip_id][mac_id]);
  439. }
  440. }
  441. /* Peer can be NULL is case of LFR */
  442. if (qdf_likely(txrx_peer))
  443. vdev = NULL;
  444. /*
  445. * BIG loop where each nbuf is dequeued from global queue,
  446. * processed and queued back on a per vdev basis. These nbufs
  447. * are sent to stack as and when we run out of nbufs
  448. * or a new nbuf dequeued from global queue has a different
  449. * vdev when compared to previous nbuf.
  450. */
  451. nbuf = nbuf_head;
  452. while (nbuf) {
  453. next = nbuf->next;
  454. dp_rx_prefetch_nbuf_data_be(nbuf, next);
  455. if (qdf_unlikely(dp_rx_is_raw_frame_dropped(nbuf))) {
  456. nbuf = next;
  457. DP_STATS_INC(soc, rx.err.raw_frm_drop, 1);
  458. continue;
  459. }
  460. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  461. vdev_id = QDF_NBUF_CB_RX_VDEV_ID(nbuf);
  462. peer_id = dp_rx_get_peer_id_be(nbuf);
  463. dp_rx_set_mpdu_seq_number_be(nbuf, rx_tlv_hdr);
  464. if (dp_rx_is_list_ready(deliver_list_head, vdev, txrx_peer,
  465. peer_id, vdev_id)) {
  466. dp_rx_deliver_to_stack(soc, vdev, txrx_peer,
  467. deliver_list_head,
  468. deliver_list_tail);
  469. deliver_list_head = NULL;
  470. deliver_list_tail = NULL;
  471. }
  472. /* Get TID from struct cb->tid_val, save to tid */
  473. tid = qdf_nbuf_get_tid_val(nbuf);
  474. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS)) {
  475. DP_STATS_INC(soc, rx.err.rx_invalid_tid_err, 1);
  476. dp_rx_nbuf_free(nbuf);
  477. nbuf = next;
  478. continue;
  479. }
  480. if (qdf_unlikely(!txrx_peer)) {
  481. txrx_peer = dp_rx_get_txrx_peer_and_vdev(soc, nbuf,
  482. peer_id,
  483. &txrx_ref_handle,
  484. pkt_capture_offload,
  485. &vdev,
  486. &rx_pdev, &dsf,
  487. &old_tid);
  488. if (qdf_unlikely(!txrx_peer) || qdf_unlikely(!vdev)) {
  489. nbuf = next;
  490. continue;
  491. }
  492. enh_flag = rx_pdev->enhanced_stats_en;
  493. } else if (txrx_peer && txrx_peer->peer_id != peer_id) {
  494. dp_txrx_peer_unref_delete(txrx_ref_handle,
  495. DP_MOD_ID_RX);
  496. txrx_peer = dp_rx_get_txrx_peer_and_vdev(soc, nbuf,
  497. peer_id,
  498. &txrx_ref_handle,
  499. pkt_capture_offload,
  500. &vdev,
  501. &rx_pdev, &dsf,
  502. &old_tid);
  503. if (qdf_unlikely(!txrx_peer) || qdf_unlikely(!vdev)) {
  504. nbuf = next;
  505. continue;
  506. }
  507. enh_flag = rx_pdev->enhanced_stats_en;
  508. }
  509. if (txrx_peer) {
  510. QDF_NBUF_CB_DP_TRACE_PRINT(nbuf) = false;
  511. qdf_dp_trace_set_track(nbuf, QDF_RX);
  512. QDF_NBUF_CB_RX_DP_TRACE(nbuf) = 1;
  513. QDF_NBUF_CB_RX_PACKET_TRACK(nbuf) =
  514. QDF_NBUF_RX_PKT_DATA_TRACK;
  515. }
  516. rx_bufs_used++;
  517. /* MLD Link Peer Statistics support */
  518. if (txrx_peer->is_mld_peer && rx_pdev->link_peer_stats) {
  519. link_id = dp_rx_get_stats_arr_idx_from_link_id(
  520. nbuf,
  521. txrx_peer);
  522. } else {
  523. link_id = 0;
  524. }
  525. dp_rx_set_nbuf_band(nbuf, txrx_peer, link_id);
  526. /* when hlos tid override is enabled, save tid in
  527. * skb->priority
  528. */
  529. if (qdf_unlikely(vdev->skip_sw_tid_classification &
  530. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED))
  531. qdf_nbuf_set_priority(nbuf, tid);
  532. DP_RX_TID_SAVE(nbuf, tid);
  533. if (qdf_unlikely(dsf) || qdf_unlikely(peer_ext_stats) ||
  534. dp_rx_pkt_tracepoints_enabled())
  535. qdf_nbuf_set_timestamp(nbuf);
  536. if (qdf_likely(old_tid != tid)) {
  537. tid_stats =
  538. &rx_pdev->stats.tid_stats.tid_rx_stats[reo_ring_num][tid];
  539. old_tid = tid;
  540. }
  541. /*
  542. * Check if DMA completed -- msdu_done is the last bit
  543. * to be written
  544. */
  545. if (qdf_unlikely(!qdf_nbuf_is_rx_chfrag_cont(nbuf) &&
  546. !hal_rx_tlv_msdu_done_get_be(rx_tlv_hdr))) {
  547. dp_err("MSDU DONE failure");
  548. DP_STATS_INC(soc, rx.err.msdu_done_fail, 1);
  549. hal_rx_dump_pkt_tlvs(hal_soc, rx_tlv_hdr,
  550. QDF_TRACE_LEVEL_INFO);
  551. tid_stats->fail_cnt[MSDU_DONE_FAILURE]++;
  552. dp_rx_nbuf_free(nbuf);
  553. qdf_assert(0);
  554. nbuf = next;
  555. continue;
  556. }
  557. DP_HIST_PACKET_COUNT_INC(vdev->pdev->pdev_id);
  558. /*
  559. * First IF condition:
  560. * 802.11 Fragmented pkts are reinjected to REO
  561. * HW block as SG pkts and for these pkts we only
  562. * need to pull the RX TLVS header length.
  563. * Second IF condition:
  564. * The below condition happens when an MSDU is spread
  565. * across multiple buffers. This can happen in two cases
  566. * 1. The nbuf size is smaller then the received msdu.
  567. * ex: we have set the nbuf size to 2048 during
  568. * nbuf_alloc. but we received an msdu which is
  569. * 2304 bytes in size then this msdu is spread
  570. * across 2 nbufs.
  571. *
  572. * 2. AMSDUs when RAW mode is enabled.
  573. * ex: 1st MSDU is in 1st nbuf and 2nd MSDU is spread
  574. * across 1st nbuf and 2nd nbuf and last MSDU is
  575. * spread across 2nd nbuf and 3rd nbuf.
  576. *
  577. * for these scenarios let us create a skb frag_list and
  578. * append these buffers till the last MSDU of the AMSDU
  579. * Third condition:
  580. * This is the most likely case, we receive 802.3 pkts
  581. * decapsulated by HW, here we need to set the pkt length.
  582. */
  583. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  584. bool is_mcbc, is_sa_vld, is_da_vld;
  585. is_mcbc = hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  586. rx_tlv_hdr);
  587. is_sa_vld =
  588. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  589. rx_tlv_hdr);
  590. is_da_vld =
  591. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  592. rx_tlv_hdr);
  593. qdf_nbuf_set_da_mcbc(nbuf, is_mcbc);
  594. qdf_nbuf_set_da_valid(nbuf, is_da_vld);
  595. qdf_nbuf_set_sa_valid(nbuf, is_sa_vld);
  596. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  597. } else if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  598. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  599. nbuf = dp_rx_sg_create(soc, nbuf);
  600. next = nbuf->next;
  601. if (qdf_nbuf_is_raw_frame(nbuf)) {
  602. DP_STATS_INC(vdev->pdev, rx_raw_pkts, 1);
  603. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  604. rx.raw, 1,
  605. msdu_len,
  606. link_id);
  607. } else {
  608. DP_STATS_INC(soc, rx.err.scatter_msdu, 1);
  609. if (!dp_rx_is_sg_supported()) {
  610. dp_rx_nbuf_free(nbuf);
  611. dp_info_rl("sg msdu len %d, dropped",
  612. msdu_len);
  613. nbuf = next;
  614. continue;
  615. }
  616. }
  617. } else {
  618. l3_pad = hal_rx_get_l3_pad_bytes_be(nbuf, rx_tlv_hdr);
  619. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  620. pkt_len = msdu_len + l3_pad + soc->rx_pkt_tlv_size;
  621. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  622. dp_rx_skip_tlvs(soc, nbuf, l3_pad);
  623. }
  624. dp_rx_send_pktlog(soc, rx_pdev, nbuf, QDF_TX_RX_STATUS_OK);
  625. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  626. dp_rx_err("%pK: Policy Check Drop pkt", soc);
  627. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  628. rx.policy_check_drop,
  629. 1, link_id);
  630. tid_stats->fail_cnt[POLICY_CHECK_DROP]++;
  631. /* Drop & free packet */
  632. dp_rx_nbuf_free(nbuf);
  633. /* Statistics */
  634. nbuf = next;
  635. continue;
  636. }
  637. /*
  638. * Drop non-EAPOL frames from unauthorized peer.
  639. */
  640. if (qdf_likely(txrx_peer) &&
  641. qdf_unlikely(!txrx_peer->authorize) &&
  642. !qdf_nbuf_is_raw_frame(nbuf)) {
  643. bool is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf) ||
  644. qdf_nbuf_is_ipv4_wapi_pkt(nbuf);
  645. if (!is_eapol) {
  646. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  647. rx.peer_unauth_rx_pkt_drop,
  648. 1, link_id);
  649. dp_rx_nbuf_free(nbuf);
  650. nbuf = next;
  651. continue;
  652. }
  653. }
  654. dp_rx_cksum_offload(vdev->pdev, nbuf, rx_tlv_hdr);
  655. dp_rx_update_flow_info(nbuf, rx_tlv_hdr);
  656. if (qdf_unlikely(!rx_pdev->rx_fast_flag)) {
  657. /*
  658. * process frame for mulitpass phrase processing
  659. */
  660. if (qdf_unlikely(vdev->multipass_en)) {
  661. if (dp_rx_multipass_process(txrx_peer, nbuf,
  662. tid) == false) {
  663. DP_PEER_PER_PKT_STATS_INC
  664. (txrx_peer,
  665. rx.multipass_rx_pkt_drop,
  666. 1, link_id);
  667. dp_rx_nbuf_free(nbuf);
  668. nbuf = next;
  669. continue;
  670. }
  671. }
  672. if (qdf_unlikely(txrx_peer &&
  673. (txrx_peer->nawds_enabled) &&
  674. (qdf_nbuf_is_da_mcbc(nbuf)) &&
  675. (hal_rx_get_mpdu_mac_ad4_valid_be
  676. (rx_tlv_hdr) == false))) {
  677. tid_stats->fail_cnt[NAWDS_MCAST_DROP]++;
  678. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  679. rx.nawds_mcast_drop,
  680. 1, link_id);
  681. dp_rx_nbuf_free(nbuf);
  682. nbuf = next;
  683. continue;
  684. }
  685. /* Update the protocol tag in SKB based on CCE metadata
  686. */
  687. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  688. reo_ring_num, false, true);
  689. /* Update the flow tag in SKB based on FSE metadata */
  690. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  691. true);
  692. if (qdf_unlikely(vdev->mesh_vdev)) {
  693. if (dp_rx_filter_mesh_packets(vdev, nbuf,
  694. rx_tlv_hdr)
  695. == QDF_STATUS_SUCCESS) {
  696. dp_rx_info("%pK: mesh pkt filtered",
  697. soc);
  698. tid_stats->fail_cnt[MESH_FILTER_DROP]++;
  699. DP_STATS_INC(vdev->pdev,
  700. dropped.mesh_filter, 1);
  701. dp_rx_nbuf_free(nbuf);
  702. nbuf = next;
  703. continue;
  704. }
  705. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr,
  706. txrx_peer);
  707. }
  708. }
  709. if (qdf_likely(vdev->rx_decap_type ==
  710. htt_cmn_pkt_type_ethernet) &&
  711. qdf_likely(!vdev->mesh_vdev)) {
  712. dp_rx_wds_learn(soc, vdev,
  713. rx_tlv_hdr,
  714. txrx_peer,
  715. nbuf);
  716. }
  717. dp_rx_msdu_stats_update(soc, nbuf, rx_tlv_hdr, txrx_peer,
  718. reo_ring_num, tid_stats, link_id);
  719. if (qdf_likely(vdev->rx_decap_type ==
  720. htt_cmn_pkt_type_ethernet) &&
  721. qdf_likely(!vdev->mesh_vdev)) {
  722. /* Intrabss-fwd */
  723. if (dp_rx_check_ap_bridge(vdev))
  724. if (dp_rx_intrabss_fwd_be(soc, txrx_peer,
  725. rx_tlv_hdr,
  726. nbuf,
  727. link_id)) {
  728. nbuf = next;
  729. tid_stats->intrabss_cnt++;
  730. continue; /* Get next desc */
  731. }
  732. }
  733. dp_rx_fill_gro_info(soc, rx_tlv_hdr, nbuf, &rx_ol_pkt_cnt);
  734. dp_rx_mark_first_packet_after_wow_wakeup(vdev->pdev, rx_tlv_hdr,
  735. nbuf);
  736. dp_rx_update_stats(soc, nbuf);
  737. dp_pkt_add_timestamp(txrx_peer->vdev, QDF_PKT_RX_DRIVER_ENTRY,
  738. current_time, nbuf);
  739. DP_RX_LIST_APPEND(deliver_list_head,
  740. deliver_list_tail,
  741. nbuf);
  742. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1,
  743. QDF_NBUF_CB_RX_PKT_LEN(nbuf),
  744. enh_flag);
  745. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  746. rx.rx_success, 1,
  747. QDF_NBUF_CB_RX_PKT_LEN(nbuf),
  748. link_id);
  749. if (qdf_unlikely(txrx_peer->in_twt))
  750. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  751. rx.to_stack_twt, 1,
  752. QDF_NBUF_CB_RX_PKT_LEN(nbuf),
  753. link_id);
  754. tid_stats->delivered_to_stack++;
  755. nbuf = next;
  756. }
  757. DP_RX_DELIVER_TO_STACK(soc, vdev, txrx_peer, peer_id,
  758. pkt_capture_offload,
  759. deliver_list_head,
  760. deliver_list_tail);
  761. if (qdf_likely(txrx_peer))
  762. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  763. /*
  764. * If we are processing in near-full condition, there are 3 scenario
  765. * 1) Ring entries has reached critical state
  766. * 2) Ring entries are still near high threshold
  767. * 3) Ring entries are below the safe level
  768. *
  769. * One more loop will move the state to normal processing and yield
  770. */
  771. if (ring_near_full && quota)
  772. goto more_data;
  773. if (dp_rx_enable_eol_data_check(soc) && rx_bufs_used) {
  774. if (quota) {
  775. num_pending =
  776. dp_rx_srng_get_num_pending(hal_soc,
  777. hal_ring_hdl,
  778. num_entries,
  779. &near_full);
  780. if (num_pending) {
  781. DP_STATS_INC(soc, rx.hp_oos2, 1);
  782. if (!hif_exec_should_yield(scn, intr_id))
  783. goto more_data;
  784. if (qdf_unlikely(near_full)) {
  785. DP_STATS_INC(soc, rx.near_full, 1);
  786. goto more_data;
  787. }
  788. }
  789. }
  790. if (vdev && vdev->osif_fisa_flush)
  791. vdev->osif_fisa_flush(soc, reo_ring_num);
  792. if (vdev && vdev->osif_gro_flush && rx_ol_pkt_cnt) {
  793. vdev->osif_gro_flush(vdev->osif_vdev,
  794. reo_ring_num);
  795. }
  796. }
  797. /* Update histogram statistics by looping through pdev's */
  798. DP_RX_HIST_STATS_PER_PDEV();
  799. return rx_bufs_used; /* Assume no scale factor for now */
  800. }
  801. #ifdef RX_DESC_MULTI_PAGE_ALLOC
  802. /**
  803. * dp_rx_desc_pool_init_be_cc() - initial RX desc pool for cookie conversion
  804. * @soc: Handle to DP Soc structure
  805. * @rx_desc_pool: Rx descriptor pool handler
  806. * @pool_id: Rx descriptor pool ID
  807. *
  808. * Return: QDF_STATUS_SUCCESS - succeeded, others - failed
  809. */
  810. static QDF_STATUS
  811. dp_rx_desc_pool_init_be_cc(struct dp_soc *soc,
  812. struct rx_desc_pool *rx_desc_pool,
  813. uint32_t pool_id)
  814. {
  815. struct dp_hw_cookie_conversion_t *cc_ctx;
  816. struct dp_soc_be *be_soc;
  817. union dp_rx_desc_list_elem_t *rx_desc_elem;
  818. struct dp_spt_page_desc *page_desc;
  819. uint32_t ppt_idx = 0;
  820. uint32_t avail_entry_index = 0;
  821. if (!rx_desc_pool->pool_size) {
  822. dp_err("desc_num 0 !!");
  823. return QDF_STATUS_E_FAILURE;
  824. }
  825. be_soc = dp_get_be_soc_from_dp_soc(soc);
  826. cc_ctx = &be_soc->rx_cc_ctx[pool_id];
  827. page_desc = &cc_ctx->page_desc_base[0];
  828. rx_desc_elem = rx_desc_pool->freelist;
  829. while (rx_desc_elem) {
  830. if (avail_entry_index == 0) {
  831. if (ppt_idx >= cc_ctx->total_page_num) {
  832. dp_alert("insufficient secondary page tables");
  833. qdf_assert_always(0);
  834. }
  835. page_desc = &cc_ctx->page_desc_base[ppt_idx++];
  836. }
  837. /* put each RX Desc VA to SPT pages and
  838. * get corresponding ID
  839. */
  840. DP_CC_SPT_PAGE_UPDATE_VA(page_desc->page_v_addr,
  841. avail_entry_index,
  842. &rx_desc_elem->rx_desc);
  843. rx_desc_elem->rx_desc.cookie =
  844. dp_cc_desc_id_generate(page_desc->ppt_index,
  845. avail_entry_index);
  846. rx_desc_elem->rx_desc.chip_id = dp_mlo_get_chip_id(soc);
  847. rx_desc_elem->rx_desc.pool_id = pool_id;
  848. rx_desc_elem->rx_desc.in_use = 0;
  849. rx_desc_elem = rx_desc_elem->next;
  850. avail_entry_index = (avail_entry_index + 1) &
  851. DP_CC_SPT_PAGE_MAX_ENTRIES_MASK;
  852. }
  853. return QDF_STATUS_SUCCESS;
  854. }
  855. #else
  856. static QDF_STATUS
  857. dp_rx_desc_pool_init_be_cc(struct dp_soc *soc,
  858. struct rx_desc_pool *rx_desc_pool,
  859. uint32_t pool_id)
  860. {
  861. struct dp_hw_cookie_conversion_t *cc_ctx;
  862. struct dp_soc_be *be_soc;
  863. struct dp_spt_page_desc *page_desc;
  864. uint32_t ppt_idx = 0;
  865. uint32_t avail_entry_index = 0;
  866. int i = 0;
  867. if (!rx_desc_pool->pool_size) {
  868. dp_err("desc_num 0 !!");
  869. return QDF_STATUS_E_FAILURE;
  870. }
  871. be_soc = dp_get_be_soc_from_dp_soc(soc);
  872. cc_ctx = &be_soc->rx_cc_ctx[pool_id];
  873. page_desc = &cc_ctx->page_desc_base[0];
  874. for (i = 0; i <= rx_desc_pool->pool_size - 1; i++) {
  875. if (i == rx_desc_pool->pool_size - 1)
  876. rx_desc_pool->array[i].next = NULL;
  877. else
  878. rx_desc_pool->array[i].next =
  879. &rx_desc_pool->array[i + 1];
  880. if (avail_entry_index == 0) {
  881. if (ppt_idx >= cc_ctx->total_page_num) {
  882. dp_alert("insufficient secondary page tables");
  883. qdf_assert_always(0);
  884. }
  885. page_desc = &cc_ctx->page_desc_base[ppt_idx++];
  886. }
  887. /* put each RX Desc VA to SPT pages and
  888. * get corresponding ID
  889. */
  890. DP_CC_SPT_PAGE_UPDATE_VA(page_desc->page_v_addr,
  891. avail_entry_index,
  892. &rx_desc_pool->array[i].rx_desc);
  893. rx_desc_pool->array[i].rx_desc.cookie =
  894. dp_cc_desc_id_generate(page_desc->ppt_index,
  895. avail_entry_index);
  896. rx_desc_pool->array[i].rx_desc.pool_id = pool_id;
  897. rx_desc_pool->array[i].rx_desc.in_use = 0;
  898. rx_desc_pool->array[i].rx_desc.chip_id =
  899. dp_mlo_get_chip_id(soc);
  900. avail_entry_index = (avail_entry_index + 1) &
  901. DP_CC_SPT_PAGE_MAX_ENTRIES_MASK;
  902. }
  903. return QDF_STATUS_SUCCESS;
  904. }
  905. #endif
  906. static void
  907. dp_rx_desc_pool_deinit_be_cc(struct dp_soc *soc,
  908. struct rx_desc_pool *rx_desc_pool,
  909. uint32_t pool_id)
  910. {
  911. struct dp_spt_page_desc *page_desc;
  912. struct dp_soc_be *be_soc;
  913. int i = 0;
  914. struct dp_hw_cookie_conversion_t *cc_ctx;
  915. be_soc = dp_get_be_soc_from_dp_soc(soc);
  916. cc_ctx = &be_soc->rx_cc_ctx[pool_id];
  917. for (i = 0; i < cc_ctx->total_page_num; i++) {
  918. page_desc = &cc_ctx->page_desc_base[i];
  919. qdf_mem_zero(page_desc->page_v_addr, qdf_page_size);
  920. }
  921. }
  922. QDF_STATUS dp_rx_desc_pool_init_be(struct dp_soc *soc,
  923. struct rx_desc_pool *rx_desc_pool,
  924. uint32_t pool_id)
  925. {
  926. QDF_STATUS status = QDF_STATUS_SUCCESS;
  927. /* Only regular RX buffer desc pool use HW cookie conversion */
  928. if (rx_desc_pool->desc_type == QDF_DP_RX_DESC_BUF_TYPE) {
  929. dp_info("rx_desc_buf pool init");
  930. status = dp_rx_desc_pool_init_be_cc(soc,
  931. rx_desc_pool,
  932. pool_id);
  933. } else {
  934. dp_info("non_rx_desc_buf_pool init");
  935. status = dp_rx_desc_pool_init_generic(soc, rx_desc_pool,
  936. pool_id);
  937. }
  938. return status;
  939. }
  940. void dp_rx_desc_pool_deinit_be(struct dp_soc *soc,
  941. struct rx_desc_pool *rx_desc_pool,
  942. uint32_t pool_id)
  943. {
  944. if (rx_desc_pool->desc_type == QDF_DP_RX_DESC_BUF_TYPE)
  945. dp_rx_desc_pool_deinit_be_cc(soc, rx_desc_pool, pool_id);
  946. }
  947. #ifdef DP_FEATURE_HW_COOKIE_CONVERSION
  948. #ifdef DP_HW_COOKIE_CONVERT_EXCEPTION
  949. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_be(struct dp_soc *soc,
  950. void *ring_desc,
  951. struct dp_rx_desc **r_rx_desc)
  952. {
  953. if (hal_rx_wbm_get_cookie_convert_done(ring_desc)) {
  954. /* HW cookie conversion done */
  955. *r_rx_desc = (struct dp_rx_desc *)
  956. hal_rx_wbm_get_desc_va(ring_desc);
  957. } else {
  958. /* SW do cookie conversion */
  959. uint32_t cookie = HAL_RX_BUF_COOKIE_GET(ring_desc);
  960. *r_rx_desc = (struct dp_rx_desc *)
  961. dp_cc_desc_find(soc, cookie);
  962. }
  963. return QDF_STATUS_SUCCESS;
  964. }
  965. #else
  966. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_be(struct dp_soc *soc,
  967. void *ring_desc,
  968. struct dp_rx_desc **r_rx_desc)
  969. {
  970. *r_rx_desc = (struct dp_rx_desc *)
  971. hal_rx_wbm_get_desc_va(ring_desc);
  972. return QDF_STATUS_SUCCESS;
  973. }
  974. #endif /* DP_HW_COOKIE_CONVERT_EXCEPTION */
  975. struct dp_rx_desc *dp_rx_desc_ppeds_cookie_2_va(struct dp_soc *soc,
  976. unsigned long cookie)
  977. {
  978. return (struct dp_rx_desc *)cookie;
  979. }
  980. #else
  981. struct dp_rx_desc *dp_rx_desc_ppeds_cookie_2_va(struct dp_soc *soc,
  982. unsigned long cookie)
  983. {
  984. if (!cookie)
  985. return NULL;
  986. return (struct dp_rx_desc *)dp_cc_desc_find(soc, cookie);
  987. }
  988. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_be(struct dp_soc *soc,
  989. void *ring_desc,
  990. struct dp_rx_desc **r_rx_desc)
  991. {
  992. /* SW do cookie conversion */
  993. uint32_t cookie = HAL_RX_BUF_COOKIE_GET(ring_desc);
  994. *r_rx_desc = (struct dp_rx_desc *)
  995. dp_cc_desc_find(soc, cookie);
  996. return QDF_STATUS_SUCCESS;
  997. }
  998. #endif /* DP_FEATURE_HW_COOKIE_CONVERSION */
  999. struct dp_rx_desc *dp_rx_desc_cookie_2_va_be(struct dp_soc *soc,
  1000. uint32_t cookie)
  1001. {
  1002. return (struct dp_rx_desc *)dp_cc_desc_find(soc, cookie);
  1003. }
  1004. #if defined(WLAN_FEATURE_11BE_MLO)
  1005. #if defined(WLAN_MLO_MULTI_CHIP) && defined(WLAN_MCAST_MLO)
  1006. #define DP_RANDOM_MAC_ID_BIT_MASK 0xC0
  1007. #define DP_RANDOM_MAC_OFFSET 1
  1008. #define DP_MAC_LOCAL_ADMBIT_MASK 0x2
  1009. #define DP_MAC_LOCAL_ADMBIT_OFFSET 0
  1010. static inline void dp_rx_dummy_src_mac(struct dp_vdev *vdev,
  1011. qdf_nbuf_t nbuf)
  1012. {
  1013. qdf_ether_header_t *eh =
  1014. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1015. eh->ether_shost[DP_MAC_LOCAL_ADMBIT_OFFSET] =
  1016. eh->ether_shost[DP_MAC_LOCAL_ADMBIT_OFFSET] |
  1017. DP_MAC_LOCAL_ADMBIT_MASK;
  1018. }
  1019. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1020. static inline bool dp_rx_mlo_igmp_wds_ext_handler(struct dp_txrx_peer *peer)
  1021. {
  1022. return qdf_atomic_test_bit(WDS_EXT_PEER_INIT_BIT, &peer->wds_ext.init);
  1023. }
  1024. #else
  1025. static inline bool dp_rx_mlo_igmp_wds_ext_handler(struct dp_txrx_peer *peer)
  1026. {
  1027. return false;
  1028. }
  1029. #endif
  1030. #ifdef EXT_HYBRID_MLO_MODE
  1031. static inline
  1032. bool dp_rx_check_ext_hybrid_mode(struct dp_soc *soc, struct dp_vdev *vdev)
  1033. {
  1034. return ((DP_MLD_MODE_HYBRID_NONBOND == soc->mld_mode_ap) &&
  1035. (wlan_op_mode_ap == vdev->opmode));
  1036. }
  1037. #else
  1038. static inline
  1039. bool dp_rx_check_ext_hybrid_mode(struct dp_soc *soc, struct dp_vdev *vdev)
  1040. {
  1041. return false;
  1042. }
  1043. #endif
  1044. bool dp_rx_mlo_igmp_handler(struct dp_soc *soc,
  1045. struct dp_vdev *vdev,
  1046. struct dp_txrx_peer *peer,
  1047. qdf_nbuf_t nbuf,
  1048. uint8_t link_id)
  1049. {
  1050. qdf_nbuf_t nbuf_copy;
  1051. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  1052. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  1053. struct cdp_tid_rx_stats *tid_stats = &peer->vdev->pdev->stats.
  1054. tid_stats.tid_rx_wbm_stats[0][tid];
  1055. if (!(qdf_nbuf_is_ipv4_igmp_pkt(nbuf) ||
  1056. qdf_nbuf_is_ipv6_igmp_pkt(nbuf)))
  1057. return false;
  1058. if (qdf_unlikely(vdev->multipass_en)) {
  1059. if (dp_rx_multipass_process(peer, nbuf, tid) == false) {
  1060. DP_PEER_PER_PKT_STATS_INC(peer,
  1061. rx.multipass_rx_pkt_drop,
  1062. 1, link_id);
  1063. return false;
  1064. }
  1065. }
  1066. if (!peer->bss_peer) {
  1067. if (dp_rx_intrabss_mcbc_fwd(soc, peer, NULL, nbuf,
  1068. tid_stats, link_id))
  1069. dp_rx_err("forwarding failed");
  1070. }
  1071. qdf_nbuf_set_next(nbuf, NULL);
  1072. /* REO sends IGMP to driver only if AP is operating in hybrid
  1073. * mld mode.
  1074. */
  1075. if (qdf_unlikely(dp_rx_mlo_igmp_wds_ext_handler(peer))) {
  1076. /* send the IGMP to the netdev corresponding to the interface
  1077. * its received on
  1078. */
  1079. goto send_pkt;
  1080. }
  1081. if (dp_rx_check_ext_hybrid_mode(soc, vdev)) {
  1082. /* send the IGMP to the netdev corresponding to the interface
  1083. * its received on
  1084. */
  1085. goto send_pkt;
  1086. }
  1087. /*
  1088. * In the case of ME5/ME6, Backhaul WDS for a mld peer, NAWDS,
  1089. * legacy non-mlo AP vdev & non-AP vdev(which is very unlikely),
  1090. * send the igmp pkt on the same link where it received, as these
  1091. * features will use peer based tcl metadata.
  1092. */
  1093. if (vdev->mcast_enhancement_en ||
  1094. peer->is_mld_peer ||
  1095. peer->nawds_enabled ||
  1096. !vdev->mlo_vdev ||
  1097. qdf_unlikely(wlan_op_mode_ap != vdev->opmode)) {
  1098. /* send the IGMP to the netdev corresponding to the interface
  1099. * its received on
  1100. */
  1101. goto send_pkt;
  1102. }
  1103. /* We are here, it means a legacy non-wds sta is connected
  1104. * to a hybrid mld ap, So send a clone of the IGPMP packet
  1105. * on the interface where it was received.
  1106. */
  1107. nbuf_copy = qdf_nbuf_copy(nbuf);
  1108. if (qdf_likely(nbuf_copy))
  1109. dp_rx_deliver_to_stack(soc, vdev, peer, nbuf_copy, NULL);
  1110. dp_rx_dummy_src_mac(vdev, nbuf);
  1111. /* Set the ml peer valid bit in skb peer metadata, so that osif
  1112. * can deliver the SA mangled IGMP packet to mld netdev.
  1113. */
  1114. QDF_NBUF_CB_RX_PEER_ID(nbuf) |= CDP_RX_ML_PEER_VALID_MASK;
  1115. /* Deliver the original IGMP with dummy src on the mld netdev */
  1116. send_pkt:
  1117. dp_rx_deliver_to_stack(be_vdev->vdev.pdev->soc,
  1118. &be_vdev->vdev,
  1119. peer,
  1120. nbuf,
  1121. NULL);
  1122. return true;
  1123. }
  1124. #else
  1125. bool dp_rx_mlo_igmp_handler(struct dp_soc *soc,
  1126. struct dp_vdev *vdev,
  1127. struct dp_txrx_peer *peer,
  1128. qdf_nbuf_t nbuf,
  1129. uint8_t link_id)
  1130. {
  1131. return false;
  1132. }
  1133. #endif
  1134. #endif
  1135. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  1136. uint32_t dp_rx_nf_process(struct dp_intr *int_ctx,
  1137. hal_ring_handle_t hal_ring_hdl,
  1138. uint8_t reo_ring_num,
  1139. uint32_t quota)
  1140. {
  1141. struct dp_soc *soc = int_ctx->soc;
  1142. struct dp_srng *rx_ring = &soc->reo_dest_ring[reo_ring_num];
  1143. uint32_t work_done = 0;
  1144. if (dp_srng_get_near_full_level(soc, rx_ring) <
  1145. DP_SRNG_THRESH_NEAR_FULL)
  1146. return 0;
  1147. qdf_atomic_set(&rx_ring->near_full, 1);
  1148. work_done++;
  1149. return work_done;
  1150. }
  1151. #endif
  1152. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1153. #ifdef WLAN_FEATURE_11BE_MLO
  1154. /**
  1155. * dp_rx_intrabss_fwd_mlo_allow() - check if MLO forwarding is allowed
  1156. * @ta_peer: transmitter peer handle
  1157. * @da_peer: destination peer handle
  1158. *
  1159. * Return: true - MLO forwarding case, false: not
  1160. */
  1161. static inline bool
  1162. dp_rx_intrabss_fwd_mlo_allow(struct dp_txrx_peer *ta_peer,
  1163. struct dp_txrx_peer *da_peer)
  1164. {
  1165. /* TA peer and DA peer's vdev should be partner MLO vdevs */
  1166. if (dp_peer_find_mac_addr_cmp(&ta_peer->vdev->mld_mac_addr,
  1167. &da_peer->vdev->mld_mac_addr))
  1168. return false;
  1169. return true;
  1170. }
  1171. #else
  1172. static inline bool
  1173. dp_rx_intrabss_fwd_mlo_allow(struct dp_txrx_peer *ta_peer,
  1174. struct dp_txrx_peer *da_peer)
  1175. {
  1176. return false;
  1177. }
  1178. #endif
  1179. #ifdef INTRA_BSS_FWD_OFFLOAD
  1180. /**
  1181. * dp_rx_intrabss_ucast_check_be() - Check if intrabss is allowed
  1182. * for unicast frame
  1183. * @nbuf: RX packet buffer
  1184. * @ta_peer: transmitter DP peer handle
  1185. * @rx_tlv_hdr: Rx TLV header
  1186. * @msdu_metadata: MSDU meta data info
  1187. * @params: params to be filled in
  1188. *
  1189. * Return: true - intrabss allowed
  1190. * false - not allow
  1191. */
  1192. static bool
  1193. dp_rx_intrabss_ucast_check_be(qdf_nbuf_t nbuf,
  1194. struct dp_txrx_peer *ta_peer,
  1195. uint8_t *rx_tlv_hdr,
  1196. struct hal_rx_msdu_metadata *msdu_metadata,
  1197. struct dp_be_intrabss_params *params)
  1198. {
  1199. uint8_t dest_chip_id, dest_chip_pmac_id;
  1200. struct dp_vdev_be *be_vdev =
  1201. dp_get_be_vdev_from_dp_vdev(ta_peer->vdev);
  1202. struct dp_soc_be *be_soc =
  1203. dp_get_be_soc_from_dp_soc(params->dest_soc);
  1204. uint16_t da_peer_id;
  1205. struct dp_peer *da_peer = NULL;
  1206. if (!qdf_nbuf_is_intra_bss(nbuf))
  1207. return false;
  1208. hal_rx_tlv_get_dest_chip_pmac_id(rx_tlv_hdr,
  1209. &dest_chip_id,
  1210. &dest_chip_pmac_id);
  1211. if (dp_assert_always_internal_stat(
  1212. (dest_chip_id <= (DP_MLO_MAX_DEST_CHIP_ID - 1)),
  1213. &be_soc->soc, rx.err.intra_bss_bad_chipid))
  1214. return false;
  1215. params->dest_soc =
  1216. dp_mlo_get_soc_ref_by_chip_id(be_soc->ml_ctxt,
  1217. dest_chip_id);
  1218. if (!params->dest_soc)
  1219. return false;
  1220. da_peer_id = HAL_RX_PEER_ID_GET(msdu_metadata);
  1221. da_peer = dp_peer_get_tgt_peer_by_id(params->dest_soc, da_peer_id,
  1222. DP_MOD_ID_RX);
  1223. if (da_peer) {
  1224. if (da_peer->bss_peer || (da_peer->txrx_peer == ta_peer)) {
  1225. dp_peer_unref_delete(da_peer, DP_MOD_ID_RX);
  1226. return false;
  1227. }
  1228. dp_peer_unref_delete(da_peer, DP_MOD_ID_RX);
  1229. }
  1230. if (!be_vdev->mlo_dev_ctxt) {
  1231. params->tx_vdev_id = ta_peer->vdev->vdev_id;
  1232. return true;
  1233. }
  1234. if (dest_chip_id == be_soc->mlo_chip_id) {
  1235. if (dest_chip_pmac_id == ta_peer->vdev->pdev->pdev_id)
  1236. params->tx_vdev_id = ta_peer->vdev->vdev_id;
  1237. else
  1238. params->tx_vdev_id =
  1239. be_vdev->mlo_dev_ctxt->vdev_list[dest_chip_id]
  1240. [dest_chip_pmac_id];
  1241. return true;
  1242. }
  1243. params->tx_vdev_id =
  1244. be_vdev->mlo_dev_ctxt->vdev_list[dest_chip_id]
  1245. [dest_chip_pmac_id];
  1246. return true;
  1247. }
  1248. #else
  1249. #ifdef WLAN_MLO_MULTI_CHIP
  1250. static bool
  1251. dp_rx_intrabss_ucast_check_be(qdf_nbuf_t nbuf,
  1252. struct dp_txrx_peer *ta_peer,
  1253. uint8_t *rx_tlv_hdr,
  1254. struct hal_rx_msdu_metadata *msdu_metadata,
  1255. struct dp_be_intrabss_params *params)
  1256. {
  1257. uint16_t da_peer_id;
  1258. struct dp_txrx_peer *da_peer;
  1259. bool ret = false;
  1260. uint8_t dest_chip_id;
  1261. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1262. struct dp_vdev_be *be_vdev =
  1263. dp_get_be_vdev_from_dp_vdev(ta_peer->vdev);
  1264. struct dp_soc_be *be_soc =
  1265. dp_get_be_soc_from_dp_soc(params->dest_soc);
  1266. if (!(qdf_nbuf_is_da_valid(nbuf) || qdf_nbuf_is_da_mcbc(nbuf)))
  1267. return false;
  1268. dest_chip_id = HAL_RX_DEST_CHIP_ID_GET(msdu_metadata);
  1269. if (dp_assert_always_internal_stat(
  1270. (dest_chip_id <= (DP_MLO_MAX_DEST_CHIP_ID - 1)),
  1271. &be_soc->soc, rx.err.intra_bss_bad_chipid))
  1272. return false;
  1273. da_peer_id = HAL_RX_PEER_ID_GET(msdu_metadata);
  1274. /* use dest chip id when TA is MLD peer and DA is legacy */
  1275. if (be_soc->mlo_enabled &&
  1276. ta_peer->mld_peer &&
  1277. !(da_peer_id & HAL_RX_DA_IDX_ML_PEER_MASK)) {
  1278. /* validate chip_id, get a ref, and re-assign soc */
  1279. params->dest_soc =
  1280. dp_mlo_get_soc_ref_by_chip_id(be_soc->ml_ctxt,
  1281. dest_chip_id);
  1282. if (!params->dest_soc)
  1283. return false;
  1284. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc,
  1285. da_peer_id,
  1286. &txrx_ref_handle,
  1287. DP_MOD_ID_RX);
  1288. if (!da_peer)
  1289. return false;
  1290. } else {
  1291. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc,
  1292. da_peer_id,
  1293. &txrx_ref_handle,
  1294. DP_MOD_ID_RX);
  1295. if (!da_peer)
  1296. return false;
  1297. params->dest_soc = da_peer->vdev->pdev->soc;
  1298. if (!params->dest_soc)
  1299. goto rel_da_peer;
  1300. }
  1301. params->tx_vdev_id = da_peer->vdev->vdev_id;
  1302. /* If the source or destination peer in the isolation
  1303. * list then dont forward instead push to bridge stack.
  1304. */
  1305. if (dp_get_peer_isolation(ta_peer) ||
  1306. dp_get_peer_isolation(da_peer)) {
  1307. ret = false;
  1308. goto rel_da_peer;
  1309. }
  1310. if (da_peer->bss_peer || (da_peer == ta_peer)) {
  1311. ret = false;
  1312. goto rel_da_peer;
  1313. }
  1314. /* Same vdev, support Inra-BSS */
  1315. if (da_peer->vdev == ta_peer->vdev) {
  1316. ret = true;
  1317. goto rel_da_peer;
  1318. }
  1319. if (!be_vdev->mlo_dev_ctxt)
  1320. ret = false;
  1321. goto rel_da_peer;
  1322. }
  1323. /* MLO specific Intra-BSS check */
  1324. if (dp_rx_intrabss_fwd_mlo_allow(ta_peer, da_peer)) {
  1325. /* use dest chip id for legacy dest peer */
  1326. if (!(da_peer_id & HAL_RX_DA_IDX_ML_PEER_MASK)) {
  1327. if (!(be_vdev->mlo_dev_ctxt->vdev_list[dest_chip_id][0]
  1328. == params->tx_vdev_id) &&
  1329. !(be_vdev->mlo_dev_ctxt->vdev_list[dest_chip_id][1]
  1330. == params->tx_vdev_id)) {
  1331. /*dp_soc_unref_delete(soc);*/
  1332. goto rel_da_peer;
  1333. }
  1334. }
  1335. ret = true;
  1336. }
  1337. rel_da_peer:
  1338. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  1339. return ret;
  1340. }
  1341. #else
  1342. static bool
  1343. dp_rx_intrabss_ucast_check_be(qdf_nbuf_t nbuf,
  1344. struct dp_txrx_peer *ta_peer,
  1345. uint8_t *rx_tlv_hdr,
  1346. struct hal_rx_msdu_metadata *msdu_metadata,
  1347. struct dp_be_intrabss_params *params)
  1348. {
  1349. uint16_t da_peer_id;
  1350. struct dp_txrx_peer *da_peer;
  1351. bool ret = false;
  1352. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1353. if (!qdf_nbuf_is_da_valid(nbuf) || qdf_nbuf_is_da_mcbc(nbuf))
  1354. return false;
  1355. da_peer_id = dp_rx_peer_metadata_peer_id_get_be(
  1356. params->dest_soc,
  1357. msdu_metadata->da_idx);
  1358. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc, da_peer_id,
  1359. &txrx_ref_handle, DP_MOD_ID_RX);
  1360. if (!da_peer)
  1361. return false;
  1362. params->tx_vdev_id = da_peer->vdev->vdev_id;
  1363. /* If the source or destination peer in the isolation
  1364. * list then dont forward instead push to bridge stack.
  1365. */
  1366. if (dp_get_peer_isolation(ta_peer) ||
  1367. dp_get_peer_isolation(da_peer))
  1368. goto rel_da_peer;
  1369. if (da_peer->bss_peer || da_peer == ta_peer)
  1370. goto rel_da_peer;
  1371. /* Same vdev, support Inra-BSS */
  1372. if (da_peer->vdev == ta_peer->vdev) {
  1373. ret = true;
  1374. goto rel_da_peer;
  1375. }
  1376. /* MLO specific Intra-BSS check */
  1377. if (dp_rx_intrabss_fwd_mlo_allow(ta_peer, da_peer)) {
  1378. ret = true;
  1379. goto rel_da_peer;
  1380. }
  1381. rel_da_peer:
  1382. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  1383. return ret;
  1384. }
  1385. #endif /* WLAN_MLO_MULTI_CHIP */
  1386. #endif /* INTRA_BSS_FWD_OFFLOAD */
  1387. #if defined(WLAN_PKT_CAPTURE_RX_2_0) || defined(CONFIG_WORD_BASED_TLV)
  1388. void dp_rx_word_mask_subscribe_be(struct dp_soc *soc,
  1389. uint32_t *msg_word,
  1390. void *rx_filter)
  1391. {
  1392. struct htt_rx_ring_tlv_filter *tlv_filter =
  1393. (struct htt_rx_ring_tlv_filter *)rx_filter;
  1394. if (!msg_word || !tlv_filter)
  1395. return;
  1396. /* tlv_filter->enable is set to 1 for monitor rings */
  1397. if (tlv_filter->enable)
  1398. return;
  1399. /* if word mask is zero, FW will set the default values */
  1400. if (!(tlv_filter->rx_mpdu_start_wmask > 0 &&
  1401. tlv_filter->rx_msdu_end_wmask > 0)) {
  1402. return;
  1403. }
  1404. HTT_RX_RING_SELECTION_CFG_WORD_MASK_COMPACTION_ENABLE_SET(*msg_word, 1);
  1405. /* word 14 */
  1406. msg_word += 3;
  1407. *msg_word = 0;
  1408. HTT_RX_RING_SELECTION_CFG_RX_MPDU_START_WORD_MASK_SET(
  1409. *msg_word,
  1410. tlv_filter->rx_mpdu_start_wmask);
  1411. /* word 15 */
  1412. msg_word++;
  1413. *msg_word = 0;
  1414. HTT_RX_RING_SELECTION_CFG_RX_MSDU_END_WORD_MASK_SET(
  1415. *msg_word,
  1416. tlv_filter->rx_msdu_end_wmask);
  1417. }
  1418. #else
  1419. void dp_rx_word_mask_subscribe_be(struct dp_soc *soc,
  1420. uint32_t *msg_word,
  1421. void *rx_filter)
  1422. {
  1423. }
  1424. #endif
  1425. #if defined(WLAN_MCAST_MLO) && defined(CONFIG_MLO_SINGLE_DEV)
  1426. static inline
  1427. bool dp_rx_intrabss_mlo_mcbc_fwd(struct dp_soc *soc, struct dp_vdev *vdev,
  1428. qdf_nbuf_t nbuf_copy)
  1429. {
  1430. struct dp_vdev *mcast_primary_vdev = NULL;
  1431. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  1432. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1433. struct cdp_tx_exception_metadata tx_exc_metadata = {0};
  1434. tx_exc_metadata.is_mlo_mcast = 1;
  1435. tx_exc_metadata.tx_encap_type = CDP_INVALID_TX_ENCAP_TYPE;
  1436. tx_exc_metadata.sec_type = CDP_INVALID_SEC_TYPE;
  1437. tx_exc_metadata.peer_id = CDP_INVALID_PEER;
  1438. tx_exc_metadata.tid = CDP_INVALID_TID;
  1439. mcast_primary_vdev = dp_mlo_get_mcast_primary_vdev(be_soc,
  1440. be_vdev,
  1441. DP_MOD_ID_RX);
  1442. if (!mcast_primary_vdev)
  1443. return false;
  1444. nbuf_copy = dp_tx_send_exception((struct cdp_soc_t *)
  1445. mcast_primary_vdev->pdev->soc,
  1446. mcast_primary_vdev->vdev_id,
  1447. nbuf_copy, &tx_exc_metadata);
  1448. if (nbuf_copy)
  1449. qdf_nbuf_free(nbuf_copy);
  1450. dp_vdev_unref_delete(mcast_primary_vdev->pdev->soc,
  1451. mcast_primary_vdev, DP_MOD_ID_RX);
  1452. return true;
  1453. }
  1454. #else
  1455. static inline
  1456. bool dp_rx_intrabss_mlo_mcbc_fwd(struct dp_soc *soc, struct dp_vdev *vdev,
  1457. qdf_nbuf_t nbuf_copy)
  1458. {
  1459. return false;
  1460. }
  1461. #endif
  1462. bool
  1463. dp_rx_intrabss_mcast_handler_be(struct dp_soc *soc,
  1464. struct dp_txrx_peer *ta_txrx_peer,
  1465. qdf_nbuf_t nbuf_copy,
  1466. struct cdp_tid_rx_stats *tid_stats,
  1467. uint8_t link_id)
  1468. {
  1469. if (qdf_unlikely(ta_txrx_peer->vdev->nawds_enabled)) {
  1470. struct cdp_tx_exception_metadata tx_exc_metadata = {0};
  1471. uint16_t len = QDF_NBUF_CB_RX_PKT_LEN(nbuf_copy);
  1472. tx_exc_metadata.peer_id = ta_txrx_peer->peer_id;
  1473. tx_exc_metadata.is_intrabss_fwd = 1;
  1474. tx_exc_metadata.tid = HTT_TX_EXT_TID_INVALID;
  1475. if (dp_tx_send_exception((struct cdp_soc_t *)soc,
  1476. ta_txrx_peer->vdev->vdev_id,
  1477. nbuf_copy,
  1478. &tx_exc_metadata)) {
  1479. DP_PEER_PER_PKT_STATS_INC_PKT(ta_txrx_peer,
  1480. rx.intra_bss.fail, 1,
  1481. len, link_id);
  1482. tid_stats->fail_cnt[INTRABSS_DROP]++;
  1483. qdf_nbuf_free(nbuf_copy);
  1484. } else {
  1485. DP_PEER_PER_PKT_STATS_INC_PKT(ta_txrx_peer,
  1486. rx.intra_bss.pkts, 1,
  1487. len, link_id);
  1488. tid_stats->intrabss_cnt++;
  1489. }
  1490. return true;
  1491. }
  1492. if (dp_rx_intrabss_mlo_mcbc_fwd(soc, ta_txrx_peer->vdev,
  1493. nbuf_copy))
  1494. return true;
  1495. return false;
  1496. }
  1497. bool dp_rx_intrabss_fwd_be(struct dp_soc *soc, struct dp_txrx_peer *ta_peer,
  1498. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  1499. uint8_t link_id)
  1500. {
  1501. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  1502. uint8_t ring_id = QDF_NBUF_CB_RX_CTX_ID(nbuf);
  1503. struct cdp_tid_rx_stats *tid_stats = &ta_peer->vdev->pdev->stats.
  1504. tid_stats.tid_rx_stats[ring_id][tid];
  1505. bool ret = false;
  1506. struct dp_be_intrabss_params params;
  1507. struct hal_rx_msdu_metadata msdu_metadata;
  1508. /* if it is a broadcast pkt (eg: ARP) and it is not its own
  1509. * source, then clone the pkt and send the cloned pkt for
  1510. * intra BSS forwarding and original pkt up the network stack
  1511. * Note: how do we handle multicast pkts. do we forward
  1512. * all multicast pkts as is or let a higher layer module
  1513. * like igmpsnoop decide whether to forward or not with
  1514. * Mcast enhancement.
  1515. */
  1516. if (qdf_nbuf_is_da_mcbc(nbuf) && !ta_peer->bss_peer) {
  1517. return dp_rx_intrabss_mcbc_fwd(soc, ta_peer, rx_tlv_hdr,
  1518. nbuf, tid_stats, link_id);
  1519. }
  1520. if (dp_rx_intrabss_eapol_drop_check(soc, ta_peer, rx_tlv_hdr,
  1521. nbuf))
  1522. return true;
  1523. hal_rx_msdu_packet_metadata_get_generic_be(rx_tlv_hdr, &msdu_metadata);
  1524. params.dest_soc = soc;
  1525. if (dp_rx_intrabss_ucast_check_be(nbuf, ta_peer, rx_tlv_hdr,
  1526. &msdu_metadata, &params)) {
  1527. ret = dp_rx_intrabss_ucast_fwd(params.dest_soc, ta_peer,
  1528. params.tx_vdev_id,
  1529. rx_tlv_hdr, nbuf, tid_stats,
  1530. link_id);
  1531. }
  1532. return ret;
  1533. }
  1534. #endif
  1535. #ifndef BE_WBM_RELEASE_DESC_RX_SG_SUPPORT
  1536. /**
  1537. * dp_rx_chain_msdus_be() - Function to chain all msdus of a mpdu
  1538. * to pdev invalid peer list
  1539. *
  1540. * @soc: core DP main context
  1541. * @nbuf: Buffer pointer
  1542. * @rx_tlv_hdr: start of rx tlv header
  1543. * @mac_id: mac id
  1544. *
  1545. * Return: bool: true for last msdu of mpdu
  1546. */
  1547. static bool dp_rx_chain_msdus_be(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1548. uint8_t *rx_tlv_hdr, uint8_t mac_id)
  1549. {
  1550. bool mpdu_done = false;
  1551. qdf_nbuf_t curr_nbuf = NULL;
  1552. qdf_nbuf_t tmp_nbuf = NULL;
  1553. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1554. if (!dp_pdev) {
  1555. dp_rx_debug("%pK: pdev is null for mac_id = %d", soc, mac_id);
  1556. return mpdu_done;
  1557. }
  1558. /* if invalid peer SG list has max values free the buffers in list
  1559. * and treat current buffer as start of list
  1560. *
  1561. * current logic to detect the last buffer from attn_tlv is not reliable
  1562. * in OFDMA UL scenario hence add max buffers check to avoid list pile
  1563. * up
  1564. */
  1565. if (!dp_pdev->first_nbuf ||
  1566. (dp_pdev->invalid_peer_head_msdu &&
  1567. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST
  1568. (dp_pdev->invalid_peer_head_msdu) >= DP_MAX_INVALID_BUFFERS)) {
  1569. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1570. dp_pdev->first_nbuf = true;
  1571. /* If the new nbuf received is the first msdu of the
  1572. * amsdu and there are msdus in the invalid peer msdu
  1573. * list, then let us free all the msdus of the invalid
  1574. * peer msdu list.
  1575. * This scenario can happen when we start receiving
  1576. * new a-msdu even before the previous a-msdu is completely
  1577. * received.
  1578. */
  1579. curr_nbuf = dp_pdev->invalid_peer_head_msdu;
  1580. while (curr_nbuf) {
  1581. tmp_nbuf = curr_nbuf->next;
  1582. dp_rx_nbuf_free(curr_nbuf);
  1583. curr_nbuf = tmp_nbuf;
  1584. }
  1585. dp_pdev->invalid_peer_head_msdu = NULL;
  1586. dp_pdev->invalid_peer_tail_msdu = NULL;
  1587. dp_monitor_get_mpdu_status(dp_pdev, soc, rx_tlv_hdr);
  1588. }
  1589. if (qdf_nbuf_is_rx_chfrag_end(nbuf) &&
  1590. hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1591. qdf_assert_always(dp_pdev->first_nbuf);
  1592. dp_pdev->first_nbuf = false;
  1593. mpdu_done = true;
  1594. }
  1595. /*
  1596. * For MCL, invalid_peer_head_msdu and invalid_peer_tail_msdu
  1597. * should be NULL here, add the checking for debugging purpose
  1598. * in case some corner case.
  1599. */
  1600. DP_PDEV_INVALID_PEER_MSDU_CHECK(dp_pdev->invalid_peer_head_msdu,
  1601. dp_pdev->invalid_peer_tail_msdu);
  1602. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  1603. dp_pdev->invalid_peer_tail_msdu,
  1604. nbuf);
  1605. return mpdu_done;
  1606. }
  1607. #else
  1608. static bool dp_rx_chain_msdus_be(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1609. uint8_t *rx_tlv_hdr, uint8_t mac_id)
  1610. {
  1611. return false;
  1612. }
  1613. #endif
  1614. qdf_nbuf_t
  1615. dp_rx_wbm_err_reap_desc_be(struct dp_intr *int_ctx, struct dp_soc *soc,
  1616. hal_ring_handle_t hal_ring_hdl, uint32_t quota,
  1617. uint32_t *rx_bufs_used)
  1618. {
  1619. hal_ring_desc_t ring_desc;
  1620. hal_soc_handle_t hal_soc;
  1621. struct dp_rx_desc *rx_desc;
  1622. union dp_rx_desc_list_elem_t
  1623. *head[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { NULL } };
  1624. union dp_rx_desc_list_elem_t
  1625. *tail[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { NULL } };
  1626. uint32_t rx_bufs_reaped[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { 0 } };
  1627. uint8_t mac_id;
  1628. struct dp_srng *dp_rxdma_srng;
  1629. struct rx_desc_pool *rx_desc_pool;
  1630. qdf_nbuf_t nbuf_head = NULL;
  1631. qdf_nbuf_t nbuf_tail = NULL;
  1632. qdf_nbuf_t nbuf;
  1633. uint8_t msdu_continuation = 0;
  1634. bool process_sg_buf = false;
  1635. QDF_STATUS status;
  1636. struct dp_soc *replenish_soc;
  1637. uint8_t chip_id;
  1638. union hal_wbm_err_info_u wbm_err = { 0 };
  1639. qdf_assert(soc && hal_ring_hdl);
  1640. hal_soc = soc->hal_soc;
  1641. qdf_assert(hal_soc);
  1642. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  1643. /* TODO */
  1644. /*
  1645. * Need API to convert from hal_ring pointer to
  1646. * Ring Type / Ring Id combo
  1647. */
  1648. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK",
  1649. soc, hal_ring_hdl);
  1650. goto done;
  1651. }
  1652. while (qdf_likely(quota)) {
  1653. ring_desc = hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  1654. if (qdf_unlikely(!ring_desc))
  1655. break;
  1656. /* Get SW Desc from HAL desc */
  1657. if (dp_wbm_get_rx_desc_from_hal_desc_be(soc,
  1658. ring_desc,
  1659. &rx_desc)) {
  1660. dp_rx_err_err("get rx sw desc from hal_desc failed");
  1661. continue;
  1662. }
  1663. if (dp_assert_always_internal_stat(rx_desc, soc,
  1664. rx.err.rx_desc_null))
  1665. continue;
  1666. if (!dp_rx_desc_check_magic(rx_desc)) {
  1667. dp_rx_err_err("%pK: Invalid rx_desc %pK",
  1668. soc, rx_desc);
  1669. continue;
  1670. }
  1671. /*
  1672. * this is a unlikely scenario where the host is reaping
  1673. * a descriptor which it already reaped just a while ago
  1674. * but is yet to replenish it back to HW.
  1675. * In this case host will dump the last 128 descriptors
  1676. * including the software descriptor rx_desc and assert.
  1677. */
  1678. if (qdf_unlikely(!rx_desc->in_use)) {
  1679. DP_STATS_INC(soc, rx.err.hal_wbm_rel_dup, 1);
  1680. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1681. ring_desc, rx_desc);
  1682. continue;
  1683. }
  1684. status = dp_rx_wbm_desc_nbuf_sanity_check(soc, hal_ring_hdl,
  1685. ring_desc, rx_desc);
  1686. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  1687. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1688. dp_info_rl("Rx error Nbuf %pK sanity check failure!",
  1689. rx_desc->nbuf);
  1690. rx_desc->in_err_state = 1;
  1691. continue;
  1692. }
  1693. nbuf = rx_desc->nbuf;
  1694. /*
  1695. * Read wbm err info , MSDU info , MPDU info , peer meta data,
  1696. * from desc. Save all the info in nbuf CB/TLV.
  1697. * We will need this info when we do the actual nbuf processing
  1698. */
  1699. wbm_err.info = dp_rx_wbm_err_copy_desc_info_in_nbuf(
  1700. soc,
  1701. ring_desc,
  1702. nbuf,
  1703. rx_desc->pool_id);
  1704. /*
  1705. * For WBM ring, expect only MSDU buffers
  1706. */
  1707. if (dp_assert_always_internal_stat(
  1708. wbm_err.info_bit.buffer_or_desc_type ==
  1709. HAL_RX_WBM_BUF_TYPE_REL_BUF,
  1710. soc, rx.err.wbm_err_buf_rel_type))
  1711. continue;
  1712. /*
  1713. * Errors are handled only if the source is RXDMA or REO
  1714. */
  1715. qdf_assert((wbm_err.info_bit.wbm_err_src ==
  1716. HAL_RX_WBM_ERR_SRC_RXDMA) ||
  1717. (wbm_err.info_bit.wbm_err_src ==
  1718. HAL_RX_WBM_ERR_SRC_REO));
  1719. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1720. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1721. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  1722. rx_desc->unmapped = 1;
  1723. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1724. if (qdf_unlikely(
  1725. soc->wbm_release_desc_rx_sg_support &&
  1726. dp_rx_is_sg_formation_required(&wbm_err.info_bit))) {
  1727. /* SG is detected from continuation bit */
  1728. msdu_continuation =
  1729. dp_rx_wbm_err_msdu_continuation_get(soc,
  1730. ring_desc,
  1731. nbuf);
  1732. if (msdu_continuation &&
  1733. !(soc->wbm_sg_param.wbm_is_first_msdu_in_sg)) {
  1734. /* Update length from first buffer in SG */
  1735. soc->wbm_sg_param.wbm_sg_desc_msdu_len =
  1736. hal_rx_msdu_start_msdu_len_get(
  1737. soc->hal_soc,
  1738. qdf_nbuf_data(nbuf));
  1739. soc->wbm_sg_param.wbm_is_first_msdu_in_sg =
  1740. true;
  1741. }
  1742. if (msdu_continuation) {
  1743. /* MSDU continued packets */
  1744. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  1745. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  1746. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  1747. } else {
  1748. /* This is the terminal packet in SG */
  1749. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1750. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1751. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  1752. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  1753. process_sg_buf = true;
  1754. }
  1755. } else {
  1756. qdf_nbuf_set_rx_chfrag_cont(nbuf, 0);
  1757. }
  1758. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  1759. if (qdf_nbuf_is_rx_chfrag_cont(nbuf) || process_sg_buf) {
  1760. DP_RX_LIST_APPEND(soc->wbm_sg_param.wbm_sg_nbuf_head,
  1761. soc->wbm_sg_param.wbm_sg_nbuf_tail,
  1762. nbuf);
  1763. if (process_sg_buf) {
  1764. if (!dp_rx_buffer_pool_refill(
  1765. soc,
  1766. soc->wbm_sg_param.wbm_sg_nbuf_head,
  1767. rx_desc->pool_id))
  1768. DP_RX_MERGE_TWO_LIST(
  1769. nbuf_head, nbuf_tail,
  1770. soc->wbm_sg_param.wbm_sg_nbuf_head,
  1771. soc->wbm_sg_param.wbm_sg_nbuf_tail);
  1772. dp_rx_wbm_sg_list_last_msdu_war(soc);
  1773. dp_rx_wbm_sg_list_reset(soc);
  1774. process_sg_buf = false;
  1775. }
  1776. } else if (!dp_rx_buffer_pool_refill(soc, nbuf,
  1777. rx_desc->pool_id)) {
  1778. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, nbuf);
  1779. }
  1780. dp_rx_add_to_free_desc_list
  1781. (&head[rx_desc->chip_id][rx_desc->pool_id],
  1782. &tail[rx_desc->chip_id][rx_desc->pool_id], rx_desc);
  1783. /*
  1784. * if continuation bit is set then we have MSDU spread
  1785. * across multiple buffers, let us not decrement quota
  1786. * till we reap all buffers of that MSDU.
  1787. */
  1788. if (qdf_likely(!msdu_continuation))
  1789. quota -= 1;
  1790. }
  1791. done:
  1792. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1793. for (chip_id = 0; chip_id < WLAN_MAX_MLO_CHIPS; chip_id++) {
  1794. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  1795. /*
  1796. * continue with next mac_id if no pkts were reaped
  1797. * from that pool
  1798. */
  1799. if (!rx_bufs_reaped[chip_id][mac_id])
  1800. continue;
  1801. replenish_soc = dp_rx_replenish_soc_get(soc, chip_id);
  1802. dp_rxdma_srng =
  1803. &replenish_soc->rx_refill_buf_ring[mac_id];
  1804. rx_desc_pool = &replenish_soc->rx_desc_buf[mac_id];
  1805. dp_rx_buffers_replenish_simple(replenish_soc, mac_id,
  1806. dp_rxdma_srng,
  1807. rx_desc_pool,
  1808. rx_bufs_reaped[chip_id][mac_id],
  1809. &head[chip_id][mac_id],
  1810. &tail[chip_id][mac_id]);
  1811. *rx_bufs_used += rx_bufs_reaped[chip_id][mac_id];
  1812. }
  1813. }
  1814. return nbuf_head;
  1815. }
  1816. #ifdef WLAN_FEATURE_11BE_MLO
  1817. /**
  1818. * check_extap_multicast_loopback() - Check if rx packet is a loopback packet.
  1819. *
  1820. * @vdev: vdev on which rx packet is received
  1821. * @addr: src address of the received packet
  1822. *
  1823. */
  1824. static bool check_extap_multicast_loopback(struct dp_vdev *vdev, uint8_t *addr)
  1825. {
  1826. /* if src mac addr matches with vdev mac address then drop the pkt */
  1827. if (!(qdf_mem_cmp(addr, vdev->mac_addr.raw, QDF_MAC_ADDR_SIZE)))
  1828. return true;
  1829. /* if src mac addr matches with mld mac address then drop the pkt */
  1830. if (!(qdf_mem_cmp(addr, vdev->mld_mac_addr.raw, QDF_MAC_ADDR_SIZE)))
  1831. return true;
  1832. return false;
  1833. }
  1834. #else
  1835. static bool check_extap_multicast_loopback(struct dp_vdev *vdev, uint8_t *addr)
  1836. {
  1837. return false;
  1838. }
  1839. #endif
  1840. QDF_STATUS
  1841. dp_rx_null_q_desc_handle_be(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1842. uint8_t *rx_tlv_hdr, uint8_t pool_id,
  1843. struct dp_txrx_peer *txrx_peer,
  1844. bool is_reo_exception,
  1845. uint8_t link_id)
  1846. {
  1847. uint32_t pkt_len;
  1848. uint16_t msdu_len;
  1849. struct dp_vdev *vdev;
  1850. uint8_t tid;
  1851. qdf_ether_header_t *eh;
  1852. struct hal_rx_msdu_metadata msdu_metadata;
  1853. uint16_t sa_idx = 0;
  1854. bool is_eapol = 0;
  1855. bool enh_flag;
  1856. uint16_t buf_size;
  1857. buf_size = wlan_cfg_rx_buffer_size(soc->wlan_cfg_ctx);
  1858. qdf_nbuf_set_rx_chfrag_start(
  1859. nbuf,
  1860. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1861. rx_tlv_hdr));
  1862. qdf_nbuf_set_rx_chfrag_end(nbuf,
  1863. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  1864. rx_tlv_hdr));
  1865. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1866. rx_tlv_hdr));
  1867. qdf_nbuf_set_da_valid(nbuf,
  1868. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  1869. rx_tlv_hdr));
  1870. qdf_nbuf_set_sa_valid(nbuf,
  1871. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  1872. rx_tlv_hdr));
  1873. tid = hal_rx_tid_get(soc->hal_soc, rx_tlv_hdr);
  1874. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1875. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1876. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1877. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1878. if (dp_rx_check_pkt_len(soc, pkt_len))
  1879. goto drop_nbuf;
  1880. /* Set length in nbuf */
  1881. qdf_nbuf_set_pktlen(nbuf, qdf_min(pkt_len, (uint32_t)buf_size));
  1882. }
  1883. /*
  1884. * Check if DMA completed -- msdu_done is the last bit
  1885. * to be written
  1886. */
  1887. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1888. dp_err_rl("MSDU DONE failure");
  1889. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1890. QDF_TRACE_LEVEL_INFO);
  1891. qdf_assert(0);
  1892. }
  1893. if (!txrx_peer &&
  1894. dp_rx_null_q_handle_invalid_peer_id_exception(soc, pool_id,
  1895. rx_tlv_hdr, nbuf))
  1896. return QDF_STATUS_E_FAILURE;
  1897. if (!txrx_peer) {
  1898. bool mpdu_done = false;
  1899. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  1900. if (!pdev) {
  1901. dp_err_rl("pdev is null for pool_id = %d", pool_id);
  1902. return QDF_STATUS_E_FAILURE;
  1903. }
  1904. dp_err_rl("txrx_peer is NULL");
  1905. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1906. qdf_nbuf_len(nbuf));
  1907. /* QCN9000 has the support enabled */
  1908. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support)) {
  1909. mpdu_done = true;
  1910. nbuf->next = NULL;
  1911. /* Trigger invalid peer handler wrapper */
  1912. dp_rx_process_invalid_peer_wrapper(soc,
  1913. nbuf,
  1914. mpdu_done,
  1915. pool_id);
  1916. } else {
  1917. mpdu_done = dp_rx_chain_msdus_be(soc, nbuf, rx_tlv_hdr,
  1918. pool_id);
  1919. /* Trigger invalid peer handler wrapper */
  1920. dp_rx_process_invalid_peer_wrapper(
  1921. soc,
  1922. pdev->invalid_peer_head_msdu,
  1923. mpdu_done, pool_id);
  1924. }
  1925. if (mpdu_done) {
  1926. pdev->invalid_peer_head_msdu = NULL;
  1927. pdev->invalid_peer_tail_msdu = NULL;
  1928. }
  1929. return QDF_STATUS_E_FAILURE;
  1930. }
  1931. vdev = txrx_peer->vdev;
  1932. if (!vdev) {
  1933. dp_err_rl("Null vdev!");
  1934. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1935. goto drop_nbuf;
  1936. }
  1937. /*
  1938. * Advance the packet start pointer by total size of
  1939. * pre-header TLV's
  1940. */
  1941. if (qdf_nbuf_is_frag(nbuf))
  1942. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1943. else
  1944. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1945. soc->rx_pkt_tlv_size));
  1946. DP_STATS_INC_PKT(vdev, rx_i.null_q_desc_pkt, 1, qdf_nbuf_len(nbuf));
  1947. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1948. if (dp_rx_err_drop_3addr_mcast(vdev, rx_tlv_hdr)) {
  1949. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.mcast_3addr_drop, 1,
  1950. link_id);
  1951. goto drop_nbuf;
  1952. }
  1953. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  1954. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  1955. if ((sa_idx < 0) ||
  1956. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  1957. DP_STATS_INC(soc, rx.err.invalid_sa_da_idx, 1);
  1958. goto drop_nbuf;
  1959. }
  1960. }
  1961. if ((!soc->mec_fw_offload) &&
  1962. dp_rx_mcast_echo_check(soc, txrx_peer, rx_tlv_hdr, nbuf)) {
  1963. /* this is a looped back MCBC pkt, drop it */
  1964. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1965. qdf_nbuf_len(nbuf), link_id);
  1966. goto drop_nbuf;
  1967. }
  1968. /*
  1969. * In qwrap mode if the received packet matches with any of the vdev
  1970. * mac addresses, drop it. Donot receive multicast packets originated
  1971. * from any proxysta.
  1972. */
  1973. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  1974. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1975. qdf_nbuf_len(nbuf), link_id);
  1976. goto drop_nbuf;
  1977. }
  1978. if (qdf_unlikely(txrx_peer->nawds_enabled &&
  1979. hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1980. rx_tlv_hdr))) {
  1981. dp_err_rl("free buffer for multicast packet");
  1982. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.nawds_mcast_drop, 1,
  1983. link_id);
  1984. goto drop_nbuf;
  1985. }
  1986. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  1987. dp_err_rl("mcast Policy Check Drop pkt");
  1988. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.policy_check_drop, 1,
  1989. link_id);
  1990. goto drop_nbuf;
  1991. }
  1992. /* WDS Source Port Learning */
  1993. if (!soc->ast_offload_support &&
  1994. qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  1995. vdev->wds_enabled))
  1996. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, txrx_peer, nbuf,
  1997. msdu_metadata);
  1998. if (hal_rx_is_unicast(soc->hal_soc, rx_tlv_hdr)) {
  1999. struct dp_peer *peer;
  2000. struct dp_rx_tid *rx_tid;
  2001. peer = dp_peer_get_ref_by_id(soc, txrx_peer->peer_id,
  2002. DP_MOD_ID_RX_ERR);
  2003. if (peer) {
  2004. rx_tid = &peer->rx_tid[tid];
  2005. qdf_spin_lock_bh(&rx_tid->tid_lock);
  2006. if (!peer->rx_tid[tid].hw_qdesc_vaddr_unaligned) {
  2007. /* For Mesh peer, if on one of the mesh AP the
  2008. * mesh peer is not deleted, the new addition of mesh
  2009. * peer on other mesh AP doesn't do BA negotiation
  2010. * leading to mismatch in BA windows.
  2011. * To avoid this send max BA window during init.
  2012. */
  2013. if (qdf_unlikely(vdev->mesh_vdev) ||
  2014. qdf_unlikely(txrx_peer->nawds_enabled))
  2015. dp_rx_tid_setup_wifi3(
  2016. peer, tid,
  2017. hal_get_rx_max_ba_window(soc->hal_soc,tid),
  2018. IEEE80211_SEQ_MAX);
  2019. else
  2020. dp_rx_tid_setup_wifi3(peer, tid, 1,
  2021. IEEE80211_SEQ_MAX);
  2022. }
  2023. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  2024. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  2025. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2026. }
  2027. }
  2028. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  2029. if (!txrx_peer->authorize) {
  2030. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  2031. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  2032. if (!dp_rx_err_match_dhost(eh, vdev))
  2033. goto drop_nbuf;
  2034. } else {
  2035. goto drop_nbuf;
  2036. }
  2037. }
  2038. /*
  2039. * Drop packets in this path if cce_match is found. Packets will come
  2040. * in following path depending on whether tidQ is setup.
  2041. * 1. If tidQ is setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE and
  2042. * cce_match = 1
  2043. * Packets with WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE are already
  2044. * dropped.
  2045. * 2. If tidQ is not setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ERROR and
  2046. * cce_match = 1
  2047. * These packets need to be dropped and should not get delivered
  2048. * to stack.
  2049. */
  2050. if (qdf_unlikely(dp_rx_err_cce_drop(soc, vdev, nbuf, rx_tlv_hdr)))
  2051. goto drop_nbuf;
  2052. /*
  2053. * In extap mode if the received packet matches with mld mac address
  2054. * drop it. For non IP packets conversion might not be possible
  2055. * due to that MEC entry will not be updated, resulting loopback.
  2056. */
  2057. if (qdf_unlikely(check_extap_multicast_loopback(vdev,
  2058. eh->ether_shost))) {
  2059. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  2060. qdf_nbuf_len(nbuf), link_id);
  2061. goto drop_nbuf;
  2062. }
  2063. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  2064. qdf_nbuf_set_raw_frame(nbuf, 1);
  2065. qdf_nbuf_set_next(nbuf, NULL);
  2066. dp_rx_deliver_raw(vdev, nbuf, txrx_peer, link_id);
  2067. } else {
  2068. enh_flag = vdev->pdev->enhanced_stats_en;
  2069. qdf_nbuf_set_next(nbuf, NULL);
  2070. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  2071. enh_flag);
  2072. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  2073. rx.rx_success, 1,
  2074. qdf_nbuf_len(nbuf),
  2075. link_id);
  2076. /*
  2077. * Update the protocol tag in SKB based on
  2078. * CCE metadata
  2079. */
  2080. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  2081. EXCEPTION_DEST_RING_ID,
  2082. true, true);
  2083. /* Update the flow tag in SKB based on FSE metadata */
  2084. dp_rx_update_flow_tag(soc, vdev, nbuf,
  2085. rx_tlv_hdr, true);
  2086. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(
  2087. soc->hal_soc, rx_tlv_hdr) &&
  2088. (vdev->rx_decap_type ==
  2089. htt_cmn_pkt_type_ethernet))) {
  2090. DP_PEER_MC_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  2091. enh_flag, link_id);
  2092. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost))
  2093. DP_PEER_BC_INCC_PKT(txrx_peer, 1,
  2094. qdf_nbuf_len(nbuf),
  2095. enh_flag,
  2096. link_id);
  2097. } else {
  2098. DP_PEER_UC_INCC_PKT(txrx_peer, 1,
  2099. qdf_nbuf_len(nbuf),
  2100. enh_flag,
  2101. link_id);
  2102. }
  2103. qdf_nbuf_set_exc_frame(nbuf, 1);
  2104. if (qdf_unlikely(vdev->multipass_en)) {
  2105. if (dp_rx_multipass_process(txrx_peer, nbuf,
  2106. tid) == false) {
  2107. DP_PEER_PER_PKT_STATS_INC
  2108. (txrx_peer,
  2109. rx.multipass_rx_pkt_drop,
  2110. 1, link_id);
  2111. goto drop_nbuf;
  2112. }
  2113. }
  2114. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  2115. is_eapol);
  2116. }
  2117. return QDF_STATUS_SUCCESS;
  2118. drop_nbuf:
  2119. dp_rx_nbuf_free(nbuf);
  2120. return QDF_STATUS_E_FAILURE;
  2121. }