dp_main.c 156 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681
  1. /*
  2. * Copyright (c) 2016-2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_api.h>
  24. #include <hif.h>
  25. #include <htt.h>
  26. #include <wdi_event.h>
  27. #include <queue.h>
  28. #include "dp_htt.h"
  29. #include "dp_types.h"
  30. #include "dp_internal.h"
  31. #include "dp_tx.h"
  32. #include "dp_tx_desc.h"
  33. #include "dp_rx.h"
  34. #include <cdp_txrx_handle.h>
  35. #include <wlan_cfg.h>
  36. #include "cdp_txrx_cmn_struct.h"
  37. #include <qdf_util.h>
  38. #include "dp_peer.h"
  39. #include "dp_rx_mon.h"
  40. #include "htt_stats.h"
  41. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  42. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  43. #include "cdp_txrx_flow_ctrl_v2.h"
  44. #else
  45. static inline void
  46. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  47. {
  48. return;
  49. }
  50. #endif
  51. #include <ol_cfg.h>
  52. #include "dp_ipa.h"
  53. #define DP_INTR_POLL_TIMER_MS 10
  54. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  55. #define DP_MCS_LENGTH (6*MAX_MCS)
  56. #define DP_NSS_LENGTH (6*SS_COUNT)
  57. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  58. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  59. #define DP_MAX_MCS_STRING_LEN 30
  60. #define DP_CURR_FW_STATS_AVAIL 19
  61. #define DP_HTT_DBG_EXT_STATS_MAX 256
  62. #ifdef IPA_OFFLOAD
  63. /* Exclude IPA rings from the interrupt context */
  64. #define TX_RING_MASK_VAL 0x7
  65. #define RX_RING_MASK_VAL 0x7
  66. #else
  67. #define TX_RING_MASK_VAL 0xF
  68. #define RX_RING_MASK_VAL 0xF
  69. #endif
  70. bool rx_hash = 1;
  71. qdf_declare_param(rx_hash, bool);
  72. #define STR_MAXLEN 64
  73. /**
  74. * default_dscp_tid_map - Default DSCP-TID mapping
  75. *
  76. * DSCP TID AC
  77. * 000000 0 WME_AC_BE
  78. * 001000 1 WME_AC_BK
  79. * 010000 1 WME_AC_BK
  80. * 011000 0 WME_AC_BE
  81. * 100000 5 WME_AC_VI
  82. * 101000 5 WME_AC_VI
  83. * 110000 6 WME_AC_VO
  84. * 111000 6 WME_AC_VO
  85. */
  86. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  87. 0, 0, 0, 0, 0, 0, 0, 0,
  88. 1, 1, 1, 1, 1, 1, 1, 1,
  89. 1, 1, 1, 1, 1, 1, 1, 1,
  90. 0, 0, 0, 0, 0, 0, 0, 0,
  91. 5, 5, 5, 5, 5, 5, 5, 5,
  92. 5, 5, 5, 5, 5, 5, 5, 5,
  93. 6, 6, 6, 6, 6, 6, 6, 6,
  94. 6, 6, 6, 6, 6, 6, 6, 6,
  95. };
  96. /*
  97. * struct dp_rate_debug
  98. *
  99. * @mcs_type: print string for a given mcs
  100. * @valid: valid mcs rate?
  101. */
  102. struct dp_rate_debug {
  103. char mcs_type[DP_MAX_MCS_STRING_LEN];
  104. uint8_t valid;
  105. };
  106. #define MCS_VALID 1
  107. #define MCS_INVALID 0
  108. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  109. {
  110. {"CCK 11 Mbps Long ", MCS_VALID},
  111. {"CCK 5.5 Mbps Long ", MCS_VALID},
  112. {"CCK 2 Mbps Long ", MCS_VALID},
  113. {"CCK 1 Mbps Long ", MCS_VALID},
  114. {"CCK 11 Mbps Short ", MCS_VALID},
  115. {"CCK 5.5 Mbps Short", MCS_VALID},
  116. {"CCK 2 Mbps Short ", MCS_VALID},
  117. {"INVALID ", MCS_INVALID},
  118. {"INVALID ", MCS_INVALID},
  119. {"INVALID ", MCS_INVALID},
  120. {"INVALID ", MCS_INVALID},
  121. {"INVALID ", MCS_INVALID},
  122. {"INVALID ", MCS_VALID},
  123. },
  124. {
  125. {"OFDM 48 Mbps", MCS_VALID},
  126. {"OFDM 24 Mbps", MCS_VALID},
  127. {"OFDM 12 Mbps", MCS_VALID},
  128. {"OFDM 6 Mbps ", MCS_VALID},
  129. {"OFDM 54 Mbps", MCS_VALID},
  130. {"OFDM 36 Mbps", MCS_VALID},
  131. {"OFDM 18 Mbps", MCS_VALID},
  132. {"OFDM 9 Mbps ", MCS_VALID},
  133. {"INVALID ", MCS_INVALID},
  134. {"INVALID ", MCS_INVALID},
  135. {"INVALID ", MCS_INVALID},
  136. {"INVALID ", MCS_INVALID},
  137. {"INVALID ", MCS_VALID},
  138. },
  139. {
  140. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  141. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  142. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  143. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  144. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  145. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  146. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  147. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  148. {"INVALID ", MCS_INVALID},
  149. {"INVALID ", MCS_INVALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_INVALID},
  152. {"INVALID ", MCS_VALID},
  153. },
  154. {
  155. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  156. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  157. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  158. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  159. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  160. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  161. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  162. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  163. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  164. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  165. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  166. {"VHT MCS 10 (1024-QAM 5/6)", MCS_VALID},
  167. {"INVALID ", MCS_VALID},
  168. },
  169. {
  170. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  171. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  172. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  173. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  174. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  175. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  176. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  177. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  178. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  179. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  180. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  181. {"HE MCS 10 (1024-QAM 5/6)", MCS_VALID},
  182. {"INVALID ", MCS_VALID},
  183. }
  184. };
  185. /**
  186. * @brief Cpu ring map types
  187. */
  188. enum dp_cpu_ring_map_types {
  189. DP_DEFAULT_MAP,
  190. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  191. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  192. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  193. DP_CPU_RING_MAP_MAX
  194. };
  195. /**
  196. * @brief Cpu to tx ring map
  197. */
  198. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  199. {0x0, 0x1, 0x2, 0x0},
  200. {0x1, 0x2, 0x1, 0x2},
  201. {0x0, 0x2, 0x0, 0x2},
  202. {0x2, 0x2, 0x2, 0x2}
  203. };
  204. /**
  205. * @brief Select the type of statistics
  206. */
  207. enum dp_stats_type {
  208. STATS_FW = 0,
  209. STATS_HOST = 1,
  210. STATS_TYPE_MAX = 2,
  211. };
  212. /**
  213. * @brief General Firmware statistics options
  214. *
  215. */
  216. enum dp_fw_stats {
  217. TXRX_FW_STATS_INVALID = -1,
  218. };
  219. /**
  220. * dp_stats_mapping_table - Firmware and Host statistics
  221. * currently supported
  222. */
  223. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  224. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  225. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  226. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  227. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  228. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  229. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  230. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  231. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  232. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  233. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  234. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  235. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  236. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  237. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  238. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  239. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  240. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  241. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  242. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  243. /* Last ENUM for HTT FW STATS */
  244. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  245. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  246. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  247. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  248. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  249. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  250. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  251. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  252. };
  253. /**
  254. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  255. * @ring_num: ring num of the ring being queried
  256. * @grp_mask: the grp_mask array for the ring type in question.
  257. *
  258. * The grp_mask array is indexed by group number and the bit fields correspond
  259. * to ring numbers. We are finding which interrupt group a ring belongs to.
  260. *
  261. * Return: the index in the grp_mask array with the ring number.
  262. * -QDF_STATUS_E_NOENT if no entry is found
  263. */
  264. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  265. {
  266. int ext_group_num;
  267. int mask = 1 << ring_num;
  268. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  269. ext_group_num++) {
  270. if (mask & grp_mask[ext_group_num])
  271. return ext_group_num;
  272. }
  273. return -QDF_STATUS_E_NOENT;
  274. }
  275. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  276. enum hal_ring_type ring_type,
  277. int ring_num)
  278. {
  279. int *grp_mask;
  280. switch (ring_type) {
  281. case WBM2SW_RELEASE:
  282. /* dp_tx_comp_handler - soc->tx_comp_ring */
  283. if (ring_num < 3)
  284. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  285. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  286. else if (ring_num == 3) {
  287. /* sw treats this as a separate ring type */
  288. grp_mask = &soc->wlan_cfg_ctx->
  289. int_rx_wbm_rel_ring_mask[0];
  290. ring_num = 0;
  291. } else {
  292. qdf_assert(0);
  293. return -QDF_STATUS_E_NOENT;
  294. }
  295. break;
  296. case REO_EXCEPTION:
  297. /* dp_rx_err_process - &soc->reo_exception_ring */
  298. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  299. break;
  300. case REO_DST:
  301. /* dp_rx_process - soc->reo_dest_ring */
  302. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  303. break;
  304. case REO_STATUS:
  305. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  306. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  307. break;
  308. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  309. case RXDMA_MONITOR_STATUS:
  310. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  311. case RXDMA_MONITOR_DST:
  312. /* dp_mon_process */
  313. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  314. break;
  315. case RXDMA_DST:
  316. /* dp_rxdma_err_process */
  317. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  318. break;
  319. case RXDMA_MONITOR_BUF:
  320. case RXDMA_BUF:
  321. /* TODO: support low_thresh interrupt */
  322. return -QDF_STATUS_E_NOENT;
  323. break;
  324. case TCL_DATA:
  325. case TCL_CMD:
  326. case REO_CMD:
  327. case SW2WBM_RELEASE:
  328. case WBM_IDLE_LINK:
  329. /* normally empty SW_TO_HW rings */
  330. return -QDF_STATUS_E_NOENT;
  331. break;
  332. case TCL_STATUS:
  333. case REO_REINJECT:
  334. /* misc unused rings */
  335. return -QDF_STATUS_E_NOENT;
  336. break;
  337. case CE_SRC:
  338. case CE_DST:
  339. case CE_DST_STATUS:
  340. /* CE_rings - currently handled by hif */
  341. default:
  342. return -QDF_STATUS_E_NOENT;
  343. break;
  344. }
  345. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  346. }
  347. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  348. *ring_params, int ring_type, int ring_num)
  349. {
  350. int msi_group_number;
  351. int msi_data_count;
  352. int ret;
  353. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  354. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  355. &msi_data_count, &msi_data_start,
  356. &msi_irq_start);
  357. if (ret)
  358. return;
  359. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  360. ring_num);
  361. if (msi_group_number < 0) {
  362. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  363. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  364. ring_type, ring_num);
  365. ring_params->msi_addr = 0;
  366. ring_params->msi_data = 0;
  367. return;
  368. }
  369. if (msi_group_number > msi_data_count) {
  370. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  371. FL("2 msi_groups will share an msi; msi_group_num %d"),
  372. msi_group_number);
  373. QDF_ASSERT(0);
  374. }
  375. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  376. ring_params->msi_addr = addr_low;
  377. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  378. ring_params->msi_data = (msi_group_number % msi_data_count)
  379. + msi_data_start;
  380. ring_params->flags |= HAL_SRNG_MSI_INTR;
  381. }
  382. /**
  383. * dp_print_ast_stats() - Dump AST table contents
  384. * @soc: Datapath soc handle
  385. *
  386. * return void
  387. */
  388. #ifdef FEATURE_WDS
  389. static void dp_print_ast_stats(struct dp_soc *soc)
  390. {
  391. uint8_t i;
  392. uint8_t num_entries = 0;
  393. struct dp_vdev *vdev;
  394. struct dp_pdev *pdev;
  395. struct dp_peer *peer;
  396. struct dp_ast_entry *ase, *tmp_ase;
  397. DP_PRINT_STATS("AST Stats:");
  398. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  399. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  400. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  401. DP_PRINT_STATS("AST Table:");
  402. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  403. pdev = soc->pdev_list[i];
  404. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  405. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  406. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  407. DP_PRINT_STATS("%6d mac_addr = %pM"
  408. " peer_mac_addr = %pM"
  409. " type = %d"
  410. " next_hop = %d"
  411. " is_active = %d"
  412. " is_bss = %d",
  413. ++num_entries,
  414. ase->mac_addr.raw,
  415. ase->peer->mac_addr.raw,
  416. ase->type,
  417. ase->next_hop,
  418. ase->is_active,
  419. ase->is_bss);
  420. }
  421. }
  422. }
  423. }
  424. }
  425. #else
  426. static void dp_print_ast_stats(struct dp_soc *soc)
  427. {
  428. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_WDS");
  429. return;
  430. }
  431. #endif
  432. /*
  433. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  434. */
  435. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  436. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  437. {
  438. void *hal_soc = soc->hal_soc;
  439. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  440. /* TODO: See if we should get align size from hal */
  441. uint32_t ring_base_align = 8;
  442. struct hal_srng_params ring_params;
  443. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  444. /* TODO: Currently hal layer takes care of endianness related settings.
  445. * See if these settings need to passed from DP layer
  446. */
  447. ring_params.flags = 0;
  448. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  449. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  450. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  451. srng->hal_srng = NULL;
  452. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  453. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  454. soc->osdev, soc->osdev->dev, srng->alloc_size,
  455. &(srng->base_paddr_unaligned));
  456. if (!srng->base_vaddr_unaligned) {
  457. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  458. FL("alloc failed - ring_type: %d, ring_num %d"),
  459. ring_type, ring_num);
  460. return QDF_STATUS_E_NOMEM;
  461. }
  462. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  463. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  464. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  465. ((unsigned long)(ring_params.ring_base_vaddr) -
  466. (unsigned long)srng->base_vaddr_unaligned);
  467. ring_params.num_entries = num_entries;
  468. if (soc->intr_mode == DP_INTR_MSI) {
  469. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  470. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  471. FL("Using MSI for ring_type: %d, ring_num %d"),
  472. ring_type, ring_num);
  473. } else {
  474. ring_params.msi_data = 0;
  475. ring_params.msi_addr = 0;
  476. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  477. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  478. ring_type, ring_num);
  479. }
  480. /*
  481. * Setup interrupt timer and batch counter thresholds for
  482. * interrupt mitigation based on ring type
  483. */
  484. if (ring_type == REO_DST) {
  485. ring_params.intr_timer_thres_us =
  486. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  487. ring_params.intr_batch_cntr_thres_entries =
  488. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  489. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  490. ring_params.intr_timer_thres_us =
  491. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  492. ring_params.intr_batch_cntr_thres_entries =
  493. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  494. } else {
  495. ring_params.intr_timer_thres_us =
  496. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  497. ring_params.intr_batch_cntr_thres_entries =
  498. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  499. }
  500. /* Enable low threshold interrupts for rx buffer rings (regular and
  501. * monitor buffer rings.
  502. * TODO: See if this is required for any other ring
  503. */
  504. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF)) {
  505. /* TODO: Setting low threshold to 1/8th of ring size
  506. * see if this needs to be configurable
  507. */
  508. ring_params.low_threshold = num_entries >> 3;
  509. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  510. ring_params.intr_timer_thres_us = 0x1000;
  511. }
  512. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  513. mac_id, &ring_params);
  514. return 0;
  515. }
  516. /**
  517. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  518. * Any buffers allocated and attached to ring entries are expected to be freed
  519. * before calling this function.
  520. */
  521. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  522. int ring_type, int ring_num)
  523. {
  524. if (!srng->hal_srng) {
  525. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  526. FL("Ring type: %d, num:%d not setup"),
  527. ring_type, ring_num);
  528. return;
  529. }
  530. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  531. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  532. srng->alloc_size,
  533. srng->base_vaddr_unaligned,
  534. srng->base_paddr_unaligned, 0);
  535. srng->hal_srng = NULL;
  536. }
  537. #ifdef IPA_OFFLOAD
  538. /**
  539. * dp_tx_ipa_uc_detach - Free autonomy TX resources
  540. * @soc: data path instance
  541. * @pdev: core txrx pdev context
  542. *
  543. * Free allocated TX buffers with WBM SRNG
  544. *
  545. * Return: none
  546. */
  547. static void dp_tx_ipa_uc_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  548. {
  549. int idx;
  550. for (idx = 0; idx < soc->ipa_uc_tx_rsc.alloc_tx_buf_cnt; idx++) {
  551. if (soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr[idx])
  552. qdf_mem_free(soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr[idx]);
  553. }
  554. qdf_mem_free(soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr);
  555. soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr = NULL;
  556. }
  557. /**
  558. * dp_rx_ipa_uc_detach - free autonomy RX resources
  559. * @soc: data path instance
  560. * @pdev: core txrx pdev context
  561. *
  562. * This function will detach DP RX into main device context
  563. * will free DP Rx resources.
  564. *
  565. * Return: none
  566. */
  567. static void dp_rx_ipa_uc_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  568. {
  569. }
  570. static int dp_ipa_uc_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  571. {
  572. /* TX resource detach */
  573. dp_tx_ipa_uc_detach(soc, pdev);
  574. /* RX resource detach */
  575. dp_rx_ipa_uc_detach(soc, pdev);
  576. dp_srng_cleanup(soc, &pdev->ipa_rx_refill_buf_ring, RXDMA_BUF, 2);
  577. return QDF_STATUS_SUCCESS; /* success */
  578. }
  579. /* Hard coded config parameters until dp_ops_cfg.cfg_attach implemented */
  580. #define CFG_IPA_UC_TX_BUF_SIZE_DEFAULT (2048)
  581. /**
  582. * dp_tx_ipa_uc_attach - Allocate autonomy TX resources
  583. * @soc: data path instance
  584. * @pdev: Physical device handle
  585. *
  586. * Allocate TX buffer from non-cacheable memory
  587. * Attache allocated TX buffers with WBM SRNG
  588. *
  589. * Return: int
  590. */
  591. static int dp_tx_ipa_uc_attach(struct dp_soc *soc, struct dp_pdev *pdev)
  592. {
  593. uint32_t tx_buffer_count;
  594. uint32_t ring_base_align = 8;
  595. void *buffer_vaddr_unaligned;
  596. void *buffer_vaddr;
  597. qdf_dma_addr_t buffer_paddr_unaligned;
  598. qdf_dma_addr_t buffer_paddr;
  599. void *wbm_srng = soc->tx_comp_ring[IPA_TX_COMP_RING_IDX].hal_srng;
  600. uint32_t paddr_lo;
  601. uint32_t paddr_hi;
  602. void *ring_entry;
  603. int ring_size = ((struct hal_srng *)wbm_srng)->ring_size;
  604. int retval = QDF_STATUS_SUCCESS;
  605. /*
  606. * Uncomment when dp_ops_cfg.cfg_attach is implemented
  607. * unsigned int uc_tx_buf_sz =
  608. * dp_cfg_ipa_uc_tx_buf_size(pdev->osif_pdev);
  609. */
  610. unsigned int uc_tx_buf_sz = CFG_IPA_UC_TX_BUF_SIZE_DEFAULT;
  611. unsigned int alloc_size = uc_tx_buf_sz + ring_base_align - 1;
  612. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  613. "requested %d buffers to be posted to wbm ring",
  614. ring_size);
  615. soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr = qdf_mem_malloc(ring_size *
  616. sizeof(*soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr));
  617. if (!soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr) {
  618. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  619. "%s: IPA WBM Ring mem_info alloc fail", __func__);
  620. return -ENOMEM;
  621. }
  622. hal_srng_access_start(soc->hal_soc, wbm_srng);
  623. /* Allocate TX buffers as many as possible */
  624. for (tx_buffer_count = 0;
  625. tx_buffer_count < ring_size; tx_buffer_count++) {
  626. ring_entry = hal_srng_src_get_next(soc->hal_soc, wbm_srng);
  627. if (!ring_entry) {
  628. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  629. "Failed to get WBM ring entry\n");
  630. goto fail;
  631. }
  632. buffer_vaddr_unaligned = qdf_mem_alloc_consistent(soc->osdev,
  633. soc->osdev->dev, alloc_size, &buffer_paddr_unaligned);
  634. if (!buffer_vaddr_unaligned) {
  635. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  636. "IPA WDI TX buffer alloc fail %d allocated\n",
  637. tx_buffer_count);
  638. break;
  639. }
  640. buffer_vaddr = buffer_vaddr_unaligned +
  641. ((unsigned long)buffer_vaddr_unaligned %
  642. ring_base_align);
  643. buffer_paddr = buffer_paddr_unaligned +
  644. ((unsigned long)(buffer_vaddr) -
  645. (unsigned long)buffer_vaddr_unaligned);
  646. paddr_lo = ((u64)buffer_paddr & 0x00000000ffffffff);
  647. paddr_hi = ((u64)buffer_paddr & 0x0000001f00000000) >> 32;
  648. HAL_WBM_PADDR_LO_SET(ring_entry, paddr_lo);
  649. HAL_WBM_PADDR_HI_SET(ring_entry, paddr_hi);
  650. soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr[tx_buffer_count] =
  651. buffer_vaddr;
  652. }
  653. hal_srng_access_end(soc->hal_soc, wbm_srng);
  654. soc->ipa_uc_tx_rsc.alloc_tx_buf_cnt = tx_buffer_count;
  655. return retval;
  656. fail:
  657. qdf_mem_free(soc->ipa_uc_tx_rsc.tx_buf_pool_vaddr);
  658. return retval;
  659. }
  660. /**
  661. * dp_rx_ipa_uc_attach - Allocate autonomy RX resources
  662. * @soc: data path instance
  663. * @pdev: core txrx pdev context
  664. *
  665. * This function will attach a DP RX instance into the main
  666. * device (SOC) context.
  667. *
  668. * Return: QDF_STATUS_SUCCESS: success
  669. * QDF_STATUS_E_RESOURCES: Error return
  670. */
  671. static int dp_rx_ipa_uc_attach(struct dp_soc *soc, struct dp_pdev *pdev)
  672. {
  673. return QDF_STATUS_SUCCESS;
  674. }
  675. static int dp_ipa_uc_attach(struct dp_soc *soc, struct dp_pdev *pdev)
  676. {
  677. int error;
  678. /* TX resource attach */
  679. error = dp_tx_ipa_uc_attach(soc, pdev);
  680. if (error) {
  681. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  682. "DP IPA UC TX attach fail code %d\n", error);
  683. return error;
  684. }
  685. /* RX resource attach */
  686. error = dp_rx_ipa_uc_attach(soc, pdev);
  687. if (error) {
  688. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  689. "DP IPA UC RX attach fail code %d\n", error);
  690. dp_tx_ipa_uc_detach(soc, pdev);
  691. return error;
  692. }
  693. return QDF_STATUS_SUCCESS; /* success */
  694. }
  695. #else
  696. static int dp_ipa_uc_detach(struct dp_soc *soc, struct dp_pdev *pdev)
  697. {
  698. return QDF_STATUS_SUCCESS;
  699. }
  700. static int dp_ipa_uc_attach(struct dp_soc *soc, struct dp_pdev *pdev)
  701. {
  702. return QDF_STATUS_SUCCESS;
  703. }
  704. #endif
  705. /* TODO: Need this interface from HIF */
  706. void *hif_get_hal_handle(void *hif_handle);
  707. /*
  708. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  709. * @dp_ctx: DP SOC handle
  710. * @budget: Number of frames/descriptors that can be processed in one shot
  711. *
  712. * Return: remaining budget/quota for the soc device
  713. */
  714. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  715. {
  716. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  717. struct dp_soc *soc = int_ctx->soc;
  718. int ring = 0;
  719. uint32_t work_done = 0;
  720. int budget = dp_budget;
  721. uint8_t tx_mask = int_ctx->tx_ring_mask;
  722. uint8_t rx_mask = int_ctx->rx_ring_mask;
  723. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  724. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  725. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  726. uint32_t remaining_quota = dp_budget;
  727. /* Process Tx completion interrupts first to return back buffers */
  728. while (tx_mask) {
  729. if (tx_mask & 0x1) {
  730. work_done = dp_tx_comp_handler(soc,
  731. soc->tx_comp_ring[ring].hal_srng,
  732. remaining_quota);
  733. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  734. "tx mask 0x%x ring %d, budget %d, work_done %d",
  735. tx_mask, ring, budget, work_done);
  736. budget -= work_done;
  737. if (budget <= 0)
  738. goto budget_done;
  739. remaining_quota = budget;
  740. }
  741. tx_mask = tx_mask >> 1;
  742. ring++;
  743. }
  744. /* Process REO Exception ring interrupt */
  745. if (rx_err_mask) {
  746. work_done = dp_rx_err_process(soc,
  747. soc->reo_exception_ring.hal_srng,
  748. remaining_quota);
  749. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  750. "REO Exception Ring: work_done %d budget %d",
  751. work_done, budget);
  752. budget -= work_done;
  753. if (budget <= 0) {
  754. goto budget_done;
  755. }
  756. remaining_quota = budget;
  757. }
  758. /* Process Rx WBM release ring interrupt */
  759. if (rx_wbm_rel_mask) {
  760. work_done = dp_rx_wbm_err_process(soc,
  761. soc->rx_rel_ring.hal_srng, remaining_quota);
  762. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  763. "WBM Release Ring: work_done %d budget %d",
  764. work_done, budget);
  765. budget -= work_done;
  766. if (budget <= 0) {
  767. goto budget_done;
  768. }
  769. remaining_quota = budget;
  770. }
  771. /* Process Rx interrupts */
  772. if (rx_mask) {
  773. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  774. if (rx_mask & (1 << ring)) {
  775. work_done = dp_rx_process(int_ctx,
  776. soc->reo_dest_ring[ring].hal_srng,
  777. remaining_quota);
  778. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  779. "rx mask 0x%x ring %d, work_done %d budget %d",
  780. rx_mask, ring, work_done, budget);
  781. budget -= work_done;
  782. if (budget <= 0)
  783. goto budget_done;
  784. remaining_quota = budget;
  785. }
  786. }
  787. }
  788. if (reo_status_mask)
  789. dp_reo_status_ring_handler(soc);
  790. /* Process LMAC interrupts */
  791. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  792. if (soc->pdev_list[ring] == NULL)
  793. continue;
  794. if (int_ctx->rx_mon_ring_mask & (1 << ring)) {
  795. work_done = dp_mon_process(soc, ring, remaining_quota);
  796. budget -= work_done;
  797. remaining_quota = budget;
  798. }
  799. if (int_ctx->rxdma2host_ring_mask & (1 << ring)) {
  800. work_done = dp_rxdma_err_process(soc, ring,
  801. remaining_quota);
  802. budget -= work_done;
  803. }
  804. }
  805. qdf_lro_flush(int_ctx->lro_ctx);
  806. budget_done:
  807. return dp_budget - budget;
  808. }
  809. #ifdef DP_INTR_POLL_BASED
  810. /* dp_interrupt_timer()- timer poll for interrupts
  811. *
  812. * @arg: SoC Handle
  813. *
  814. * Return:
  815. *
  816. */
  817. static void dp_interrupt_timer(void *arg)
  818. {
  819. struct dp_soc *soc = (struct dp_soc *) arg;
  820. int i;
  821. if (qdf_atomic_read(&soc->cmn_init_done)) {
  822. for (i = 0;
  823. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  824. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  825. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  826. }
  827. }
  828. /*
  829. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  830. * @txrx_soc: DP SOC handle
  831. *
  832. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  833. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  834. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  835. *
  836. * Return: 0 for success. nonzero for failure.
  837. */
  838. static QDF_STATUS dp_soc_interrupt_attach_poll(void *txrx_soc)
  839. {
  840. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  841. int i;
  842. soc->intr_mode = DP_INTR_POLL;
  843. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  844. soc->intr_ctx[i].dp_intr_id = i;
  845. soc->intr_ctx[i].tx_ring_mask = TX_RING_MASK_VAL;
  846. soc->intr_ctx[i].rx_ring_mask = RX_RING_MASK_VAL;
  847. soc->intr_ctx[i].rx_mon_ring_mask = 0x1;
  848. soc->intr_ctx[i].rx_err_ring_mask = 0x1;
  849. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0x1;
  850. soc->intr_ctx[i].reo_status_ring_mask = 0x1;
  851. soc->intr_ctx[i].rxdma2host_ring_mask = 0x1;
  852. soc->intr_ctx[i].soc = soc;
  853. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  854. }
  855. qdf_timer_init(soc->osdev, &soc->int_timer,
  856. dp_interrupt_timer, (void *)soc,
  857. QDF_TIMER_TYPE_WAKE_APPS);
  858. return QDF_STATUS_SUCCESS;
  859. }
  860. #ifdef CONFIG_MCL
  861. extern int con_mode_monitor;
  862. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  863. /*
  864. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  865. * @txrx_soc: DP SOC handle
  866. *
  867. * Call the appropriate attach function based on the mode of operation.
  868. * This is a WAR for enabling monitor mode.
  869. *
  870. * Return: 0 for success. nonzero for failure.
  871. */
  872. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  873. {
  874. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  875. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  876. FL("Attach interrupts in Poll mode"));
  877. return dp_soc_interrupt_attach_poll(txrx_soc);
  878. } else {
  879. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  880. FL("Attach interrupts in MSI mode"));
  881. return dp_soc_interrupt_attach(txrx_soc);
  882. }
  883. }
  884. #else
  885. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  886. {
  887. return dp_soc_interrupt_attach_poll(txrx_soc);
  888. }
  889. #endif
  890. #endif
  891. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  892. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  893. {
  894. int j;
  895. int num_irq = 0;
  896. int tx_mask =
  897. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  898. int rx_mask =
  899. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  900. int rx_mon_mask =
  901. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  902. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  903. soc->wlan_cfg_ctx, intr_ctx_num);
  904. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  905. soc->wlan_cfg_ctx, intr_ctx_num);
  906. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  907. soc->wlan_cfg_ctx, intr_ctx_num);
  908. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  909. soc->wlan_cfg_ctx, intr_ctx_num);
  910. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  911. if (tx_mask & (1 << j)) {
  912. irq_id_map[num_irq++] =
  913. (wbm2host_tx_completions_ring1 - j);
  914. }
  915. if (rx_mask & (1 << j)) {
  916. irq_id_map[num_irq++] =
  917. (reo2host_destination_ring1 - j);
  918. }
  919. if (rxdma2host_ring_mask & (1 << j)) {
  920. irq_id_map[num_irq++] =
  921. rxdma2host_destination_ring_mac1 -
  922. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  923. }
  924. if (rx_mon_mask & (1 << j)) {
  925. irq_id_map[num_irq++] =
  926. ppdu_end_interrupts_mac1 -
  927. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  928. }
  929. if (rx_wbm_rel_ring_mask & (1 << j))
  930. irq_id_map[num_irq++] = wbm2host_rx_release;
  931. if (rx_err_ring_mask & (1 << j))
  932. irq_id_map[num_irq++] = reo2host_exception;
  933. if (reo_status_ring_mask & (1 << j))
  934. irq_id_map[num_irq++] = reo2host_status;
  935. }
  936. *num_irq_r = num_irq;
  937. }
  938. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  939. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  940. int msi_vector_count, int msi_vector_start)
  941. {
  942. int tx_mask = wlan_cfg_get_tx_ring_mask(
  943. soc->wlan_cfg_ctx, intr_ctx_num);
  944. int rx_mask = wlan_cfg_get_rx_ring_mask(
  945. soc->wlan_cfg_ctx, intr_ctx_num);
  946. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  947. soc->wlan_cfg_ctx, intr_ctx_num);
  948. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  949. soc->wlan_cfg_ctx, intr_ctx_num);
  950. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  951. soc->wlan_cfg_ctx, intr_ctx_num);
  952. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  953. soc->wlan_cfg_ctx, intr_ctx_num);
  954. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  955. soc->wlan_cfg_ctx, intr_ctx_num);
  956. unsigned int vector =
  957. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  958. int num_irq = 0;
  959. soc->intr_mode = DP_INTR_MSI;
  960. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  961. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  962. irq_id_map[num_irq++] =
  963. pld_get_msi_irq(soc->osdev->dev, vector);
  964. *num_irq_r = num_irq;
  965. }
  966. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  967. int *irq_id_map, int *num_irq)
  968. {
  969. int msi_vector_count, ret;
  970. uint32_t msi_base_data, msi_vector_start;
  971. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  972. &msi_vector_count,
  973. &msi_base_data,
  974. &msi_vector_start);
  975. if (ret)
  976. return dp_soc_interrupt_map_calculate_integrated(soc,
  977. intr_ctx_num, irq_id_map, num_irq);
  978. else
  979. dp_soc_interrupt_map_calculate_msi(soc,
  980. intr_ctx_num, irq_id_map, num_irq,
  981. msi_vector_count, msi_vector_start);
  982. }
  983. /*
  984. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  985. * @txrx_soc: DP SOC handle
  986. *
  987. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  988. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  989. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  990. *
  991. * Return: 0 for success. nonzero for failure.
  992. */
  993. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  994. {
  995. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  996. int i = 0;
  997. int num_irq = 0;
  998. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  999. int ret = 0;
  1000. /* Map of IRQ ids registered with one interrupt context */
  1001. int irq_id_map[HIF_MAX_GRP_IRQ];
  1002. int tx_mask =
  1003. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1004. int rx_mask =
  1005. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1006. int rx_mon_mask =
  1007. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1008. int rx_err_ring_mask =
  1009. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1010. int rx_wbm_rel_ring_mask =
  1011. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1012. int reo_status_ring_mask =
  1013. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1014. int rxdma2host_ring_mask =
  1015. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1016. soc->intr_ctx[i].dp_intr_id = i;
  1017. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1018. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1019. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1020. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1021. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1022. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1023. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1024. soc->intr_ctx[i].soc = soc;
  1025. num_irq = 0;
  1026. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1027. &num_irq);
  1028. ret = hif_register_ext_group(soc->hif_handle,
  1029. num_irq, irq_id_map, dp_service_srngs,
  1030. &soc->intr_ctx[i], "dp_intr",
  1031. HIF_EXEC_NAPI_TYPE, 2);
  1032. if (ret) {
  1033. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1034. FL("failed, ret = %d"), ret);
  1035. return QDF_STATUS_E_FAILURE;
  1036. }
  1037. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1038. }
  1039. hif_configure_ext_group_interrupts(soc->hif_handle);
  1040. return QDF_STATUS_SUCCESS;
  1041. }
  1042. /*
  1043. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1044. * @txrx_soc: DP SOC handle
  1045. *
  1046. * Return: void
  1047. */
  1048. static void dp_soc_interrupt_detach(void *txrx_soc)
  1049. {
  1050. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1051. int i;
  1052. if (soc->intr_mode == DP_INTR_POLL) {
  1053. qdf_timer_stop(&soc->int_timer);
  1054. qdf_timer_free(&soc->int_timer);
  1055. } else {
  1056. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1057. }
  1058. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1059. soc->intr_ctx[i].tx_ring_mask = 0;
  1060. soc->intr_ctx[i].rx_ring_mask = 0;
  1061. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1062. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1063. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1064. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1065. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1066. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1067. }
  1068. }
  1069. #define AVG_MAX_MPDUS_PER_TID 128
  1070. #define AVG_TIDS_PER_CLIENT 2
  1071. #define AVG_FLOWS_PER_TID 2
  1072. #define AVG_MSDUS_PER_FLOW 128
  1073. #define AVG_MSDUS_PER_MPDU 4
  1074. /*
  1075. * Allocate and setup link descriptor pool that will be used by HW for
  1076. * various link and queue descriptors and managed by WBM
  1077. */
  1078. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1079. {
  1080. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1081. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1082. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1083. uint32_t num_mpdus_per_link_desc =
  1084. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1085. uint32_t num_msdus_per_link_desc =
  1086. hal_num_msdus_per_link_desc(soc->hal_soc);
  1087. uint32_t num_mpdu_links_per_queue_desc =
  1088. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1089. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1090. uint32_t total_link_descs, total_mem_size;
  1091. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1092. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1093. uint32_t num_link_desc_banks;
  1094. uint32_t last_bank_size = 0;
  1095. uint32_t entry_size, num_entries;
  1096. int i;
  1097. uint32_t desc_id = 0;
  1098. /* Only Tx queue descriptors are allocated from common link descriptor
  1099. * pool Rx queue descriptors are not included in this because (REO queue
  1100. * extension descriptors) they are expected to be allocated contiguously
  1101. * with REO queue descriptors
  1102. */
  1103. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1104. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1105. num_mpdu_queue_descs = num_mpdu_link_descs /
  1106. num_mpdu_links_per_queue_desc;
  1107. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1108. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1109. num_msdus_per_link_desc;
  1110. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1111. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1112. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1113. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1114. /* Round up to power of 2 */
  1115. total_link_descs = 1;
  1116. while (total_link_descs < num_entries)
  1117. total_link_descs <<= 1;
  1118. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1119. FL("total_link_descs: %u, link_desc_size: %d"),
  1120. total_link_descs, link_desc_size);
  1121. total_mem_size = total_link_descs * link_desc_size;
  1122. total_mem_size += link_desc_align;
  1123. if (total_mem_size <= max_alloc_size) {
  1124. num_link_desc_banks = 0;
  1125. last_bank_size = total_mem_size;
  1126. } else {
  1127. num_link_desc_banks = (total_mem_size) /
  1128. (max_alloc_size - link_desc_align);
  1129. last_bank_size = total_mem_size %
  1130. (max_alloc_size - link_desc_align);
  1131. }
  1132. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1133. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1134. total_mem_size, num_link_desc_banks);
  1135. for (i = 0; i < num_link_desc_banks; i++) {
  1136. soc->link_desc_banks[i].base_vaddr_unaligned =
  1137. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1138. max_alloc_size,
  1139. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1140. soc->link_desc_banks[i].size = max_alloc_size;
  1141. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1142. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1143. ((unsigned long)(
  1144. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1145. link_desc_align));
  1146. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1147. soc->link_desc_banks[i].base_paddr_unaligned) +
  1148. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1149. (unsigned long)(
  1150. soc->link_desc_banks[i].base_vaddr_unaligned));
  1151. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1152. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1153. FL("Link descriptor memory alloc failed"));
  1154. goto fail;
  1155. }
  1156. }
  1157. if (last_bank_size) {
  1158. /* Allocate last bank in case total memory required is not exact
  1159. * multiple of max_alloc_size
  1160. */
  1161. soc->link_desc_banks[i].base_vaddr_unaligned =
  1162. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1163. last_bank_size,
  1164. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1165. soc->link_desc_banks[i].size = last_bank_size;
  1166. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1167. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1168. ((unsigned long)(
  1169. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1170. link_desc_align));
  1171. soc->link_desc_banks[i].base_paddr =
  1172. (unsigned long)(
  1173. soc->link_desc_banks[i].base_paddr_unaligned) +
  1174. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1175. (unsigned long)(
  1176. soc->link_desc_banks[i].base_vaddr_unaligned));
  1177. }
  1178. /* Allocate and setup link descriptor idle list for HW internal use */
  1179. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1180. total_mem_size = entry_size * total_link_descs;
  1181. if (total_mem_size <= max_alloc_size) {
  1182. void *desc;
  1183. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1184. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1185. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1186. FL("Link desc idle ring setup failed"));
  1187. goto fail;
  1188. }
  1189. hal_srng_access_start_unlocked(soc->hal_soc,
  1190. soc->wbm_idle_link_ring.hal_srng);
  1191. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1192. soc->link_desc_banks[i].base_paddr; i++) {
  1193. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1194. ((unsigned long)(
  1195. soc->link_desc_banks[i].base_vaddr) -
  1196. (unsigned long)(
  1197. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1198. / link_desc_size;
  1199. unsigned long paddr = (unsigned long)(
  1200. soc->link_desc_banks[i].base_paddr);
  1201. while (num_entries && (desc = hal_srng_src_get_next(
  1202. soc->hal_soc,
  1203. soc->wbm_idle_link_ring.hal_srng))) {
  1204. hal_set_link_desc_addr(desc,
  1205. LINK_DESC_COOKIE(desc_id, i), paddr);
  1206. num_entries--;
  1207. desc_id++;
  1208. paddr += link_desc_size;
  1209. }
  1210. }
  1211. hal_srng_access_end_unlocked(soc->hal_soc,
  1212. soc->wbm_idle_link_ring.hal_srng);
  1213. } else {
  1214. uint32_t num_scatter_bufs;
  1215. uint32_t num_entries_per_buf;
  1216. uint32_t rem_entries;
  1217. uint8_t *scatter_buf_ptr;
  1218. uint16_t scatter_buf_num;
  1219. soc->wbm_idle_scatter_buf_size =
  1220. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1221. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1222. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1223. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1224. soc->hal_soc, total_mem_size,
  1225. soc->wbm_idle_scatter_buf_size);
  1226. for (i = 0; i < num_scatter_bufs; i++) {
  1227. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1228. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1229. soc->wbm_idle_scatter_buf_size,
  1230. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1231. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1232. QDF_TRACE(QDF_MODULE_ID_DP,
  1233. QDF_TRACE_LEVEL_ERROR,
  1234. FL("Scatter list memory alloc failed"));
  1235. goto fail;
  1236. }
  1237. }
  1238. /* Populate idle list scatter buffers with link descriptor
  1239. * pointers
  1240. */
  1241. scatter_buf_num = 0;
  1242. scatter_buf_ptr = (uint8_t *)(
  1243. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1244. rem_entries = num_entries_per_buf;
  1245. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1246. soc->link_desc_banks[i].base_paddr; i++) {
  1247. uint32_t num_link_descs =
  1248. (soc->link_desc_banks[i].size -
  1249. ((unsigned long)(
  1250. soc->link_desc_banks[i].base_vaddr) -
  1251. (unsigned long)(
  1252. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1253. / link_desc_size;
  1254. unsigned long paddr = (unsigned long)(
  1255. soc->link_desc_banks[i].base_paddr);
  1256. while (num_link_descs) {
  1257. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1258. LINK_DESC_COOKIE(desc_id, i), paddr);
  1259. num_link_descs--;
  1260. desc_id++;
  1261. paddr += link_desc_size;
  1262. rem_entries--;
  1263. if (rem_entries) {
  1264. scatter_buf_ptr += entry_size;
  1265. } else {
  1266. rem_entries = num_entries_per_buf;
  1267. scatter_buf_num++;
  1268. if (scatter_buf_num >= num_scatter_bufs)
  1269. break;
  1270. scatter_buf_ptr = (uint8_t *)(
  1271. soc->wbm_idle_scatter_buf_base_vaddr[
  1272. scatter_buf_num]);
  1273. }
  1274. }
  1275. }
  1276. /* Setup link descriptor idle list in HW */
  1277. hal_setup_link_idle_list(soc->hal_soc,
  1278. soc->wbm_idle_scatter_buf_base_paddr,
  1279. soc->wbm_idle_scatter_buf_base_vaddr,
  1280. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1281. (uint32_t)(scatter_buf_ptr -
  1282. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1283. scatter_buf_num-1])), total_link_descs);
  1284. }
  1285. return 0;
  1286. fail:
  1287. if (soc->wbm_idle_link_ring.hal_srng) {
  1288. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  1289. WBM_IDLE_LINK, 0);
  1290. }
  1291. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1292. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1293. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1294. soc->wbm_idle_scatter_buf_size,
  1295. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1296. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1297. }
  1298. }
  1299. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1300. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1301. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1302. soc->link_desc_banks[i].size,
  1303. soc->link_desc_banks[i].base_vaddr_unaligned,
  1304. soc->link_desc_banks[i].base_paddr_unaligned,
  1305. 0);
  1306. }
  1307. }
  1308. return QDF_STATUS_E_FAILURE;
  1309. }
  1310. /*
  1311. * Free link descriptor pool that was setup HW
  1312. */
  1313. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1314. {
  1315. int i;
  1316. if (soc->wbm_idle_link_ring.hal_srng) {
  1317. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1318. WBM_IDLE_LINK, 0);
  1319. }
  1320. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1321. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1322. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1323. soc->wbm_idle_scatter_buf_size,
  1324. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1325. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1326. }
  1327. }
  1328. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1329. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1330. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1331. soc->link_desc_banks[i].size,
  1332. soc->link_desc_banks[i].base_vaddr_unaligned,
  1333. soc->link_desc_banks[i].base_paddr_unaligned,
  1334. 0);
  1335. }
  1336. }
  1337. }
  1338. /* TODO: Following should be configurable */
  1339. #define WBM_RELEASE_RING_SIZE 64
  1340. #define TCL_CMD_RING_SIZE 32
  1341. #define TCL_STATUS_RING_SIZE 32
  1342. #if defined(QCA_WIFI_QCA6290)
  1343. #define REO_DST_RING_SIZE 1024
  1344. #else
  1345. #define REO_DST_RING_SIZE 2048
  1346. #endif
  1347. #define REO_REINJECT_RING_SIZE 32
  1348. #define RX_RELEASE_RING_SIZE 1024
  1349. #define REO_EXCEPTION_RING_SIZE 128
  1350. #define REO_CMD_RING_SIZE 32
  1351. #define REO_STATUS_RING_SIZE 32
  1352. #define RXDMA_BUF_RING_SIZE 1024
  1353. #define RXDMA_REFILL_RING_SIZE 2048
  1354. #define RXDMA_MONITOR_BUF_RING_SIZE 4096
  1355. #define RXDMA_MONITOR_DST_RING_SIZE 2048
  1356. #define RXDMA_MONITOR_STATUS_RING_SIZE 1024
  1357. #define RXDMA_MONITOR_DESC_RING_SIZE 2048
  1358. #define RXDMA_ERR_DST_RING_SIZE 1024
  1359. /*
  1360. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1361. * @soc: Datapath SOC handle
  1362. *
  1363. * This is a timer function used to age out stale WDS nodes from
  1364. * AST table
  1365. */
  1366. #ifdef FEATURE_WDS
  1367. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1368. {
  1369. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1370. struct dp_pdev *pdev;
  1371. struct dp_vdev *vdev;
  1372. struct dp_peer *peer;
  1373. struct dp_ast_entry *ase, *temp_ase;
  1374. int i;
  1375. qdf_spin_lock_bh(&soc->ast_lock);
  1376. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1377. pdev = soc->pdev_list[i];
  1378. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1379. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1380. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1381. /*
  1382. * Do not expire static ast entries
  1383. */
  1384. if (ase->type == CDP_TXRX_AST_TYPE_STATIC)
  1385. continue;
  1386. if (ase->is_active) {
  1387. ase->is_active = FALSE;
  1388. continue;
  1389. }
  1390. DP_STATS_INC(soc, ast.aged_out, 1);
  1391. soc->cdp_soc.ol_ops->peer_del_wds_entry(
  1392. pdev->osif_pdev,
  1393. ase->mac_addr.raw);
  1394. dp_peer_del_ast(soc, ase);
  1395. }
  1396. }
  1397. }
  1398. }
  1399. qdf_spin_unlock_bh(&soc->ast_lock);
  1400. if (qdf_atomic_read(&soc->cmn_init_done))
  1401. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1402. }
  1403. /*
  1404. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1405. * @soc: Datapath SOC handle
  1406. *
  1407. * Return: None
  1408. */
  1409. static void dp_soc_wds_attach(struct dp_soc *soc)
  1410. {
  1411. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1412. dp_wds_aging_timer_fn, (void *)soc,
  1413. QDF_TIMER_TYPE_WAKE_APPS);
  1414. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1415. }
  1416. /*
  1417. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1418. * @txrx_soc: DP SOC handle
  1419. *
  1420. * Return: None
  1421. */
  1422. static void dp_soc_wds_detach(struct dp_soc *soc)
  1423. {
  1424. qdf_timer_stop(&soc->wds_aging_timer);
  1425. qdf_timer_free(&soc->wds_aging_timer);
  1426. }
  1427. #else
  1428. static void dp_soc_wds_attach(struct dp_soc *soc)
  1429. {
  1430. }
  1431. static void dp_soc_wds_detach(struct dp_soc *soc)
  1432. {
  1433. }
  1434. #endif
  1435. /*
  1436. * dp_soc_reset_ring_map() - Reset cpu ring map
  1437. * @soc: Datapath soc handler
  1438. *
  1439. * This api resets the default cpu ring map
  1440. */
  1441. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1442. {
  1443. uint8_t i;
  1444. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1445. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1446. if (nss_config == 1) {
  1447. /*
  1448. * Setting Tx ring map for one nss offloaded radio
  1449. */
  1450. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1451. } else if (nss_config == 2) {
  1452. /*
  1453. * Setting Tx ring for two nss offloaded radios
  1454. */
  1455. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1456. } else {
  1457. /*
  1458. * Setting Tx ring map for all nss offloaded radios
  1459. */
  1460. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1461. }
  1462. }
  1463. }
  1464. #ifdef IPA_OFFLOAD
  1465. /**
  1466. * dp_reo_remap_config() - configure reo remap register value based
  1467. * nss configuration.
  1468. * based on offload_radio value below remap configuration
  1469. * get applied.
  1470. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1471. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1472. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1473. * 3 - both Radios handled by NSS (remap not required)
  1474. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1475. *
  1476. * @remap1: output parameter indicates reo remap 1 register value
  1477. * @remap2: output parameter indicates reo remap 2 register value
  1478. * Return: bool type, true if remap is configured else false.
  1479. */
  1480. static bool dp_reo_remap_config(struct dp_soc *soc,
  1481. uint32_t *remap1,
  1482. uint32_t *remap2)
  1483. {
  1484. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1485. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1486. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1487. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1488. return true;
  1489. }
  1490. #else
  1491. static bool dp_reo_remap_config(struct dp_soc *soc,
  1492. uint32_t *remap1,
  1493. uint32_t *remap2)
  1494. {
  1495. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1496. switch (offload_radio) {
  1497. case 0:
  1498. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1499. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1500. (0x3 << 18) | (0x4 << 21)) << 8;
  1501. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1502. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1503. (0x3 << 18) | (0x4 << 21)) << 8;
  1504. break;
  1505. case 1:
  1506. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1507. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1508. (0x2 << 18) | (0x3 << 21)) << 8;
  1509. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1510. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1511. (0x4 << 18) | (0x2 << 21)) << 8;
  1512. break;
  1513. case 2:
  1514. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1515. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1516. (0x1 << 18) | (0x3 << 21)) << 8;
  1517. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1518. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1519. (0x4 << 18) | (0x1 << 21)) << 8;
  1520. break;
  1521. case 3:
  1522. /* return false if both radios are offloaded to NSS */
  1523. return false;
  1524. }
  1525. return true;
  1526. }
  1527. #endif
  1528. /*
  1529. * dp_soc_cmn_setup() - Common SoC level initializion
  1530. * @soc: Datapath SOC handle
  1531. *
  1532. * This is an internal function used to setup common SOC data structures,
  1533. * to be called from PDEV attach after receiving HW mode capabilities from FW
  1534. */
  1535. static int dp_soc_cmn_setup(struct dp_soc *soc)
  1536. {
  1537. int i;
  1538. struct hal_reo_params reo_params;
  1539. int tx_ring_size;
  1540. int tx_comp_ring_size;
  1541. if (qdf_atomic_read(&soc->cmn_init_done))
  1542. return 0;
  1543. if (dp_peer_find_attach(soc))
  1544. goto fail0;
  1545. if (dp_hw_link_desc_pool_setup(soc))
  1546. goto fail1;
  1547. /* Setup SRNG rings */
  1548. /* Common rings */
  1549. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  1550. WBM_RELEASE_RING_SIZE)) {
  1551. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1552. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  1553. goto fail1;
  1554. }
  1555. soc->num_tcl_data_rings = 0;
  1556. /* Tx data rings */
  1557. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1558. soc->num_tcl_data_rings =
  1559. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1560. tx_comp_ring_size =
  1561. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  1562. tx_ring_size =
  1563. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  1564. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1565. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  1566. TCL_DATA, i, 0, tx_ring_size)) {
  1567. QDF_TRACE(QDF_MODULE_ID_DP,
  1568. QDF_TRACE_LEVEL_ERROR,
  1569. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  1570. goto fail1;
  1571. }
  1572. /*
  1573. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  1574. * count
  1575. */
  1576. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  1577. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  1578. QDF_TRACE(QDF_MODULE_ID_DP,
  1579. QDF_TRACE_LEVEL_ERROR,
  1580. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  1581. goto fail1;
  1582. }
  1583. }
  1584. } else {
  1585. /* This will be incremented during per pdev ring setup */
  1586. soc->num_tcl_data_rings = 0;
  1587. }
  1588. if (dp_tx_soc_attach(soc)) {
  1589. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1590. FL("dp_tx_soc_attach failed"));
  1591. goto fail1;
  1592. }
  1593. /* TCL command and status rings */
  1594. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  1595. TCL_CMD_RING_SIZE)) {
  1596. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1597. FL("dp_srng_setup failed for tcl_cmd_ring"));
  1598. goto fail1;
  1599. }
  1600. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  1601. TCL_STATUS_RING_SIZE)) {
  1602. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1603. FL("dp_srng_setup failed for tcl_status_ring"));
  1604. goto fail1;
  1605. }
  1606. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  1607. * descriptors
  1608. */
  1609. /* Rx data rings */
  1610. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1611. soc->num_reo_dest_rings =
  1612. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1613. QDF_TRACE(QDF_MODULE_ID_DP,
  1614. QDF_TRACE_LEVEL_ERROR,
  1615. FL("num_reo_dest_rings %d\n"), soc->num_reo_dest_rings);
  1616. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  1617. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  1618. i, 0, REO_DST_RING_SIZE)) {
  1619. QDF_TRACE(QDF_MODULE_ID_DP,
  1620. QDF_TRACE_LEVEL_ERROR,
  1621. FL("dp_srng_setup failed for reo_dest_ring[%d]"), i);
  1622. goto fail1;
  1623. }
  1624. }
  1625. } else {
  1626. /* This will be incremented during per pdev ring setup */
  1627. soc->num_reo_dest_rings = 0;
  1628. }
  1629. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  1630. /* REO reinjection ring */
  1631. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  1632. REO_REINJECT_RING_SIZE)) {
  1633. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1634. FL("dp_srng_setup failed for reo_reinject_ring"));
  1635. goto fail1;
  1636. }
  1637. /* Rx release ring */
  1638. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  1639. RX_RELEASE_RING_SIZE)) {
  1640. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1641. FL("dp_srng_setup failed for rx_rel_ring"));
  1642. goto fail1;
  1643. }
  1644. /* Rx exception ring */
  1645. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  1646. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  1647. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1648. FL("dp_srng_setup failed for reo_exception_ring"));
  1649. goto fail1;
  1650. }
  1651. /* REO command and status rings */
  1652. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  1653. REO_CMD_RING_SIZE)) {
  1654. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1655. FL("dp_srng_setup failed for reo_cmd_ring"));
  1656. goto fail1;
  1657. }
  1658. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  1659. TAILQ_INIT(&soc->rx.reo_cmd_list);
  1660. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  1661. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  1662. REO_STATUS_RING_SIZE)) {
  1663. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1664. FL("dp_srng_setup failed for reo_status_ring"));
  1665. goto fail1;
  1666. }
  1667. qdf_spinlock_create(&soc->ast_lock);
  1668. dp_soc_wds_attach(soc);
  1669. /* Reset the cpu ring map if radio is NSS offloaded */
  1670. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1671. dp_soc_reset_cpu_ring_map(soc);
  1672. }
  1673. /* Setup HW REO */
  1674. qdf_mem_zero(&reo_params, sizeof(reo_params));
  1675. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1676. /*
  1677. * Reo ring remap is not required if both radios
  1678. * are offloaded to NSS
  1679. */
  1680. if (!dp_reo_remap_config(soc,
  1681. &reo_params.remap1,
  1682. &reo_params.remap2))
  1683. goto out;
  1684. reo_params.rx_hash_enabled = true;
  1685. }
  1686. out:
  1687. hal_reo_setup(soc->hal_soc, &reo_params);
  1688. qdf_atomic_set(&soc->cmn_init_done, 1);
  1689. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  1690. return 0;
  1691. fail1:
  1692. /*
  1693. * Cleanup will be done as part of soc_detach, which will
  1694. * be called on pdev attach failure
  1695. */
  1696. fail0:
  1697. return QDF_STATUS_E_FAILURE;
  1698. }
  1699. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  1700. static void dp_lro_hash_setup(struct dp_soc *soc)
  1701. {
  1702. struct cdp_lro_hash_config lro_hash;
  1703. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  1704. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1705. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1706. FL("LRO disabled RX hash disabled"));
  1707. return;
  1708. }
  1709. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  1710. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  1711. lro_hash.lro_enable = 1;
  1712. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  1713. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  1714. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  1715. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  1716. }
  1717. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR, FL("enabled"));
  1718. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  1719. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  1720. LRO_IPV4_SEED_ARR_SZ));
  1721. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  1722. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  1723. LRO_IPV6_SEED_ARR_SZ));
  1724. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1725. "lro_hash: lro_enable: 0x%x"
  1726. "lro_hash: tcp_flag 0x%x tcp_flag_mask 0x%x",
  1727. lro_hash.lro_enable, lro_hash.tcp_flag,
  1728. lro_hash.tcp_flag_mask);
  1729. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1730. FL("lro_hash: toeplitz_hash_ipv4:"));
  1731. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  1732. QDF_TRACE_LEVEL_ERROR,
  1733. (void *)lro_hash.toeplitz_hash_ipv4,
  1734. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  1735. LRO_IPV4_SEED_ARR_SZ));
  1736. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1737. FL("lro_hash: toeplitz_hash_ipv6:"));
  1738. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  1739. QDF_TRACE_LEVEL_ERROR,
  1740. (void *)lro_hash.toeplitz_hash_ipv6,
  1741. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  1742. LRO_IPV6_SEED_ARR_SZ));
  1743. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  1744. if (soc->cdp_soc.ol_ops->lro_hash_config)
  1745. (void)soc->cdp_soc.ol_ops->lro_hash_config
  1746. (soc->osif_soc, &lro_hash);
  1747. }
  1748. /*
  1749. * dp_rxdma_ring_setup() - configure the RX DMA rings
  1750. * @soc: data path SoC handle
  1751. * @pdev: Physical device handle
  1752. *
  1753. * Return: 0 - success, > 0 - failure
  1754. */
  1755. #ifdef QCA_HOST2FW_RXBUF_RING
  1756. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  1757. struct dp_pdev *pdev)
  1758. {
  1759. int max_mac_rings =
  1760. wlan_cfg_get_num_mac_rings
  1761. (pdev->wlan_cfg_ctx);
  1762. int i;
  1763. for (i = 0; i < max_mac_rings; i++) {
  1764. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1765. "%s: pdev_id %d mac_id %d\n",
  1766. __func__, pdev->pdev_id, i);
  1767. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  1768. RXDMA_BUF, 1, i, RXDMA_BUF_RING_SIZE)) {
  1769. QDF_TRACE(QDF_MODULE_ID_DP,
  1770. QDF_TRACE_LEVEL_ERROR,
  1771. FL("failed rx mac ring setup"));
  1772. return QDF_STATUS_E_FAILURE;
  1773. }
  1774. }
  1775. return QDF_STATUS_SUCCESS;
  1776. }
  1777. #else
  1778. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  1779. struct dp_pdev *pdev)
  1780. {
  1781. return QDF_STATUS_SUCCESS;
  1782. }
  1783. #endif
  1784. /**
  1785. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  1786. * @pdev - DP_PDEV handle
  1787. *
  1788. * Return: void
  1789. */
  1790. static inline void
  1791. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  1792. {
  1793. uint8_t map_id;
  1794. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  1795. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  1796. sizeof(default_dscp_tid_map));
  1797. }
  1798. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  1799. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  1800. pdev->dscp_tid_map[map_id],
  1801. map_id);
  1802. }
  1803. }
  1804. /*
  1805. * dp_reset_intr_mask() - reset interrupt mask
  1806. * @dp_soc - DP Soc handle
  1807. * @dp_pdev - DP pdev handle
  1808. *
  1809. * Return: Return void
  1810. */
  1811. static inline
  1812. void dp_soc_reset_intr_mask(struct dp_soc *soc, struct dp_pdev *pdev)
  1813. {
  1814. /*
  1815. * We will set the interrupt mask to zero for NSS offloaded radio
  1816. */
  1817. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, pdev->pdev_id, 0x0);
  1818. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, pdev->pdev_id, 0x0);
  1819. wlan_cfg_set_rxdma2host_ring_mask(soc->wlan_cfg_ctx, pdev->pdev_id, 0x0);
  1820. }
  1821. /*
  1822. * dp_ipa_ring_resource_setup() - setup IPA ring resources
  1823. * @soc: data path SoC handle
  1824. *
  1825. * Return: none
  1826. */
  1827. #ifdef IPA_OFFLOAD
  1828. static inline int dp_ipa_ring_resource_setup(struct dp_soc *soc,
  1829. struct dp_pdev *pdev)
  1830. {
  1831. void *hal_srng;
  1832. struct hal_srng_params srng_params;
  1833. qdf_dma_addr_t hp_addr, tp_addr;
  1834. /* IPA TCL_DATA Ring - HAL_SRNG_SW2TCL4 */
  1835. hal_srng = soc->tcl_data_ring[IPA_TCL_DATA_RING_IDX].hal_srng;
  1836. hal_get_srng_params(soc->hal_soc, hal_srng, &srng_params);
  1837. soc->ipa_uc_tx_rsc.ipa_tcl_ring_base_paddr =
  1838. srng_params.ring_base_paddr;
  1839. soc->ipa_uc_tx_rsc.ipa_tcl_ring_base_vaddr =
  1840. srng_params.ring_base_vaddr;
  1841. soc->ipa_uc_tx_rsc.ipa_tcl_ring_size =
  1842. srng_params.num_entries * srng_params.entry_size;
  1843. hp_addr = hal_srng_get_hp_addr(soc->hal_soc, hal_srng);
  1844. soc->ipa_uc_tx_rsc.ipa_tcl_hp_paddr = hp_addr;
  1845. /* IPA TX COMP Ring - HAL_SRNG_WBM2SW3_RELEASE */
  1846. hal_srng = soc->tx_comp_ring[IPA_TX_COMP_RING_IDX].hal_srng;
  1847. hal_get_srng_params(soc->hal_soc, hal_srng, &srng_params);
  1848. soc->ipa_uc_tx_rsc.ipa_wbm_ring_base_paddr =
  1849. srng_params.ring_base_paddr;
  1850. soc->ipa_uc_tx_rsc.ipa_wbm_ring_base_vaddr =
  1851. srng_params.ring_base_vaddr;
  1852. soc->ipa_uc_tx_rsc.ipa_wbm_ring_size =
  1853. srng_params.num_entries * srng_params.entry_size;
  1854. tp_addr = hal_srng_get_tp_addr(soc->hal_soc, hal_srng);
  1855. soc->ipa_uc_tx_rsc.ipa_wbm_tp_paddr = tp_addr;
  1856. /* IPA REO_DEST Ring - HAL_SRNG_REO2SW4 */
  1857. hal_srng = soc->reo_dest_ring[IPA_REO_DEST_RING_IDX].hal_srng;
  1858. hal_get_srng_params(soc->hal_soc, hal_srng, &srng_params);
  1859. soc->ipa_uc_rx_rsc.ipa_reo_ring_base_paddr =
  1860. srng_params.ring_base_paddr;
  1861. soc->ipa_uc_rx_rsc.ipa_reo_ring_base_vaddr =
  1862. srng_params.ring_base_vaddr;
  1863. soc->ipa_uc_rx_rsc.ipa_reo_ring_size =
  1864. srng_params.num_entries * srng_params.entry_size;
  1865. tp_addr = hal_srng_get_tp_addr(soc->hal_soc, hal_srng);
  1866. soc->ipa_uc_rx_rsc.ipa_reo_tp_paddr = tp_addr;
  1867. /* IPA RX_REFILL_BUF Ring - ipa_rx_refill_buf_ring */
  1868. if (dp_srng_setup(soc, &pdev->ipa_rx_refill_buf_ring, RXDMA_BUF, 2,
  1869. pdev->pdev_id, RXDMA_BUF_RING_SIZE)) {
  1870. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1871. "%s: dp_srng_setup failed IPA rx refill ring\n",
  1872. __func__);
  1873. return -EFAULT;
  1874. }
  1875. hal_srng = pdev->ipa_rx_refill_buf_ring.hal_srng;
  1876. hal_get_srng_params(soc->hal_soc, hal_srng, &srng_params);
  1877. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_ring_base_paddr =
  1878. srng_params.ring_base_paddr;
  1879. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_ring_base_vaddr =
  1880. srng_params.ring_base_vaddr;
  1881. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_ring_size =
  1882. srng_params.num_entries * srng_params.entry_size;
  1883. hp_addr = hal_srng_get_hp_addr(soc->hal_soc, hal_srng);
  1884. soc->ipa_uc_rx_rsc.ipa_rx_refill_buf_hp_paddr = hp_addr;
  1885. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1886. "%s: ring_base_paddr:%pK, ring_base_vaddr:%pK"
  1887. "_entries:%d, hp_addr:%pK\n",
  1888. __func__,
  1889. (void *)srng_params.ring_base_paddr,
  1890. (void *)srng_params.ring_base_vaddr,
  1891. srng_params.num_entries,
  1892. (void *)hp_addr);
  1893. return 0;
  1894. }
  1895. #else
  1896. static inline int dp_ipa_ring_resource_setup(struct dp_soc *soc,
  1897. struct dp_pdev *pdev)
  1898. {
  1899. return 0;
  1900. }
  1901. #endif
  1902. /*
  1903. * dp_pdev_attach_wifi3() - attach txrx pdev
  1904. * @osif_pdev: Opaque PDEV handle from OSIF/HDD
  1905. * @txrx_soc: Datapath SOC handle
  1906. * @htc_handle: HTC handle for host-target interface
  1907. * @qdf_osdev: QDF OS device
  1908. * @pdev_id: PDEV ID
  1909. *
  1910. * Return: DP PDEV handle on success, NULL on failure
  1911. */
  1912. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  1913. struct cdp_cfg *ctrl_pdev,
  1914. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  1915. {
  1916. int tx_ring_size;
  1917. int tx_comp_ring_size;
  1918. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1919. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  1920. if (!pdev) {
  1921. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1922. FL("DP PDEV memory allocation failed"));
  1923. goto fail0;
  1924. }
  1925. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  1926. if (!pdev->wlan_cfg_ctx) {
  1927. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1928. FL("pdev cfg_attach failed"));
  1929. qdf_mem_free(pdev);
  1930. goto fail0;
  1931. }
  1932. /*
  1933. * set nss pdev config based on soc config
  1934. */
  1935. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  1936. (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx) & (1 << pdev_id)));
  1937. pdev->soc = soc;
  1938. pdev->osif_pdev = ctrl_pdev;
  1939. pdev->pdev_id = pdev_id;
  1940. soc->pdev_list[pdev_id] = pdev;
  1941. soc->pdev_count++;
  1942. TAILQ_INIT(&pdev->vdev_list);
  1943. pdev->vdev_count = 0;
  1944. qdf_spinlock_create(&pdev->tx_mutex);
  1945. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  1946. TAILQ_INIT(&pdev->neighbour_peers_list);
  1947. if (dp_soc_cmn_setup(soc)) {
  1948. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1949. FL("dp_soc_cmn_setup failed"));
  1950. goto fail1;
  1951. }
  1952. /* Setup per PDEV TCL rings if configured */
  1953. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1954. tx_ring_size =
  1955. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  1956. tx_comp_ring_size =
  1957. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  1958. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  1959. pdev_id, pdev_id, tx_ring_size)) {
  1960. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1961. FL("dp_srng_setup failed for tcl_data_ring"));
  1962. goto fail1;
  1963. }
  1964. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  1965. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  1966. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1967. FL("dp_srng_setup failed for tx_comp_ring"));
  1968. goto fail1;
  1969. }
  1970. soc->num_tcl_data_rings++;
  1971. }
  1972. /* Tx specific init */
  1973. if (dp_tx_pdev_attach(pdev)) {
  1974. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1975. FL("dp_tx_pdev_attach failed"));
  1976. goto fail1;
  1977. }
  1978. /* Setup per PDEV REO rings if configured */
  1979. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1980. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  1981. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  1982. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1983. FL("dp_srng_setup failed for reo_dest_ringn"));
  1984. goto fail1;
  1985. }
  1986. soc->num_reo_dest_rings++;
  1987. }
  1988. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  1989. RXDMA_REFILL_RING_SIZE)) {
  1990. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1991. FL("dp_srng_setup failed rx refill ring"));
  1992. goto fail1;
  1993. }
  1994. if (dp_rxdma_ring_setup(soc, pdev)) {
  1995. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1996. FL("RXDMA ring config failed"));
  1997. goto fail1;
  1998. }
  1999. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0,
  2000. pdev_id, RXDMA_MONITOR_BUF_RING_SIZE)) {
  2001. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2002. FL("dp_srng_setup failed for rxdma_mon_buf_ring"));
  2003. goto fail1;
  2004. }
  2005. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0,
  2006. pdev_id, RXDMA_MONITOR_DST_RING_SIZE)) {
  2007. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2008. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  2009. goto fail1;
  2010. }
  2011. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring,
  2012. RXDMA_MONITOR_STATUS, 0, pdev_id,
  2013. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  2014. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2015. FL("dp_srng_setup failed for rxdma_mon_status_ring"));
  2016. goto fail1;
  2017. }
  2018. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring,
  2019. RXDMA_MONITOR_DESC, 0, pdev_id, RXDMA_MONITOR_DESC_RING_SIZE)) {
  2020. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2021. "dp_srng_setup failed for rxdma_mon_desc_ring\n");
  2022. goto fail1;
  2023. }
  2024. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring, RXDMA_DST, 0,
  2025. pdev_id, RXDMA_ERR_DST_RING_SIZE)) {
  2026. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2027. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  2028. goto fail1;
  2029. }
  2030. if (dp_ipa_ring_resource_setup(soc, pdev))
  2031. goto fail1;
  2032. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2033. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2034. "%s: dp_ipa_uc_attach failed\n", __func__);
  2035. goto fail1;
  2036. }
  2037. /* Rx specific init */
  2038. if (dp_rx_pdev_attach(pdev)) {
  2039. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2040. FL("dp_rx_pdev_attach failed "));
  2041. goto fail0;
  2042. }
  2043. DP_STATS_INIT(pdev);
  2044. #ifndef CONFIG_WIN
  2045. /* MCL */
  2046. dp_local_peer_id_pool_init(pdev);
  2047. #endif
  2048. dp_dscp_tid_map_setup(pdev);
  2049. /* Rx monitor mode specific init */
  2050. if (dp_rx_pdev_mon_attach(pdev)) {
  2051. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2052. "dp_rx_pdev_attach failed\n");
  2053. goto fail1;
  2054. }
  2055. if (dp_wdi_event_attach(pdev)) {
  2056. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2057. "dp_wdi_evet_attach failed\n");
  2058. goto fail1;
  2059. }
  2060. /* set the reo destination during initialization */
  2061. pdev->reo_dest = pdev->pdev_id + 1;
  2062. /*
  2063. * reset the interrupt mask for offloaded radio
  2064. */
  2065. if (wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  2066. dp_soc_reset_intr_mask(soc, pdev);
  2067. }
  2068. return (struct cdp_pdev *)pdev;
  2069. fail1:
  2070. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2071. fail0:
  2072. return NULL;
  2073. }
  2074. /*
  2075. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2076. * @soc: data path SoC handle
  2077. * @pdev: Physical device handle
  2078. *
  2079. * Return: void
  2080. */
  2081. #ifdef QCA_HOST2FW_RXBUF_RING
  2082. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2083. struct dp_pdev *pdev)
  2084. {
  2085. int max_mac_rings =
  2086. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2087. int i;
  2088. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2089. max_mac_rings : MAX_RX_MAC_RINGS;
  2090. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2091. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2092. RXDMA_BUF, 1);
  2093. }
  2094. #else
  2095. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2096. struct dp_pdev *pdev)
  2097. {
  2098. }
  2099. #endif
  2100. /*
  2101. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2102. * @pdev: device object
  2103. *
  2104. * Return: void
  2105. */
  2106. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2107. {
  2108. struct dp_neighbour_peer *peer = NULL;
  2109. struct dp_neighbour_peer *temp_peer = NULL;
  2110. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2111. neighbour_peer_list_elem, temp_peer) {
  2112. /* delete this peer from the list */
  2113. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2114. peer, neighbour_peer_list_elem);
  2115. qdf_mem_free(peer);
  2116. }
  2117. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2118. }
  2119. /*
  2120. * dp_pdev_detach_wifi3() - detach txrx pdev
  2121. * @txrx_pdev: Datapath PDEV handle
  2122. * @force: Force detach
  2123. *
  2124. */
  2125. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2126. {
  2127. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2128. struct dp_soc *soc = pdev->soc;
  2129. dp_wdi_event_detach(pdev);
  2130. dp_tx_pdev_detach(pdev);
  2131. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2132. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2133. TCL_DATA, pdev->pdev_id);
  2134. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2135. WBM2SW_RELEASE, pdev->pdev_id);
  2136. }
  2137. dp_rx_pdev_detach(pdev);
  2138. dp_rx_pdev_mon_detach(pdev);
  2139. dp_neighbour_peers_detach(pdev);
  2140. qdf_spinlock_destroy(&pdev->tx_mutex);
  2141. dp_ipa_uc_detach(soc, pdev);
  2142. /* Cleanup per PDEV REO rings if configured */
  2143. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2144. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2145. REO_DST, pdev->pdev_id);
  2146. }
  2147. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2148. dp_rxdma_ring_cleanup(soc, pdev);
  2149. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0);
  2150. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0);
  2151. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring,
  2152. RXDMA_MONITOR_STATUS, 0);
  2153. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring,
  2154. RXDMA_MONITOR_DESC, 0);
  2155. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring, RXDMA_DST, 0);
  2156. soc->pdev_list[pdev->pdev_id] = NULL;
  2157. soc->pdev_count--;
  2158. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2159. qdf_mem_free(pdev);
  2160. }
  2161. /*
  2162. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2163. * @soc: DP SOC handle
  2164. */
  2165. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2166. {
  2167. struct reo_desc_list_node *desc;
  2168. struct dp_rx_tid *rx_tid;
  2169. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2170. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2171. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2172. rx_tid = &desc->rx_tid;
  2173. qdf_mem_unmap_nbytes_single(soc->osdev,
  2174. rx_tid->hw_qdesc_paddr,
  2175. QDF_DMA_BIDIRECTIONAL,
  2176. rx_tid->hw_qdesc_alloc_size);
  2177. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2178. qdf_mem_free(desc);
  2179. }
  2180. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2181. qdf_list_destroy(&soc->reo_desc_freelist);
  2182. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2183. }
  2184. /*
  2185. * dp_soc_detach_wifi3() - Detach txrx SOC
  2186. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2187. */
  2188. static void dp_soc_detach_wifi3(void *txrx_soc)
  2189. {
  2190. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2191. int i;
  2192. qdf_atomic_set(&soc->cmn_init_done, 0);
  2193. qdf_flush_work(&soc->htt_stats.work);
  2194. qdf_disable_work(&soc->htt_stats.work);
  2195. /* Free pending htt stats messages */
  2196. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2197. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2198. if (soc->pdev_list[i])
  2199. dp_pdev_detach_wifi3(
  2200. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2201. }
  2202. dp_peer_find_detach(soc);
  2203. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2204. * SW descriptors
  2205. */
  2206. /* Free the ring memories */
  2207. /* Common rings */
  2208. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2209. dp_tx_soc_detach(soc);
  2210. /* Tx data rings */
  2211. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2212. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2213. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2214. TCL_DATA, i);
  2215. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2216. WBM2SW_RELEASE, i);
  2217. }
  2218. }
  2219. /* TCL command and status rings */
  2220. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2221. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2222. /* Rx data rings */
  2223. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2224. soc->num_reo_dest_rings =
  2225. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2226. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2227. /* TODO: Get number of rings and ring sizes
  2228. * from wlan_cfg
  2229. */
  2230. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2231. REO_DST, i);
  2232. }
  2233. }
  2234. /* REO reinjection ring */
  2235. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2236. /* Rx release ring */
  2237. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2238. /* Rx exception ring */
  2239. /* TODO: Better to store ring_type and ring_num in
  2240. * dp_srng during setup
  2241. */
  2242. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2243. /* REO command and status rings */
  2244. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2245. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2246. dp_hw_link_desc_pool_cleanup(soc);
  2247. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2248. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2249. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2250. htt_soc_detach(soc->htt_handle);
  2251. dp_reo_cmdlist_destroy(soc);
  2252. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2253. dp_reo_desc_freelist_destroy(soc);
  2254. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2255. dp_soc_wds_detach(soc);
  2256. qdf_spinlock_destroy(&soc->ast_lock);
  2257. qdf_mem_free(soc);
  2258. }
  2259. /*
  2260. * dp_setup_ipa_rx_refill_buf_ring() - setup IPA RX Refill buffer ring
  2261. * @soc: data path SoC handle
  2262. * @pdev: physical device handle
  2263. *
  2264. * Return: void
  2265. */
  2266. #ifdef IPA_OFFLOAD
  2267. static inline void dp_config_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2268. struct dp_pdev *pdev)
  2269. {
  2270. htt_srng_setup(soc->htt_handle, 0,
  2271. pdev->ipa_rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  2272. }
  2273. #else
  2274. static inline void dp_config_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2275. struct dp_pdev *pdev)
  2276. {
  2277. }
  2278. #endif
  2279. /*
  2280. * dp_rxdma_ring_config() - configure the RX DMA rings
  2281. *
  2282. * This function is used to configure the MAC rings.
  2283. * On MCL host provides buffers in Host2FW ring
  2284. * FW refills (copies) buffers to the ring and updates
  2285. * ring_idx in register
  2286. *
  2287. * @soc: data path SoC handle
  2288. *
  2289. * Return: void
  2290. */
  2291. #ifdef QCA_HOST2FW_RXBUF_RING
  2292. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2293. {
  2294. int i;
  2295. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2296. struct dp_pdev *pdev = soc->pdev_list[i];
  2297. if (pdev) {
  2298. int mac_id = 0;
  2299. int j;
  2300. bool dbs_enable = 0;
  2301. int max_mac_rings =
  2302. wlan_cfg_get_num_mac_rings
  2303. (pdev->wlan_cfg_ctx);
  2304. htt_srng_setup(soc->htt_handle, 0,
  2305. pdev->rx_refill_buf_ring.hal_srng,
  2306. RXDMA_BUF);
  2307. dp_config_ipa_rx_refill_buf_ring(soc, pdev);
  2308. if (soc->cdp_soc.ol_ops->
  2309. is_hw_dbs_2x2_capable) {
  2310. dbs_enable = soc->cdp_soc.ol_ops->
  2311. is_hw_dbs_2x2_capable(soc->psoc);
  2312. }
  2313. if (dbs_enable) {
  2314. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2315. QDF_TRACE_LEVEL_ERROR,
  2316. FL("DBS enabled max_mac_rings %d\n"),
  2317. max_mac_rings);
  2318. } else {
  2319. max_mac_rings = 1;
  2320. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2321. QDF_TRACE_LEVEL_ERROR,
  2322. FL("DBS disabled, max_mac_rings %d\n"),
  2323. max_mac_rings);
  2324. }
  2325. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2326. FL("pdev_id %d max_mac_rings %d\n"),
  2327. pdev->pdev_id, max_mac_rings);
  2328. for (j = 0; j < max_mac_rings; j++) {
  2329. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2330. QDF_TRACE_LEVEL_ERROR,
  2331. FL("mac_id %d\n"), mac_id);
  2332. htt_srng_setup(soc->htt_handle, mac_id,
  2333. pdev->rx_mac_buf_ring[j]
  2334. .hal_srng,
  2335. RXDMA_BUF);
  2336. mac_id++;
  2337. }
  2338. /* Configure monitor mode rings */
  2339. htt_srng_setup(soc->htt_handle, i,
  2340. pdev->rxdma_mon_buf_ring.hal_srng,
  2341. RXDMA_MONITOR_BUF);
  2342. htt_srng_setup(soc->htt_handle, i,
  2343. pdev->rxdma_mon_dst_ring.hal_srng,
  2344. RXDMA_MONITOR_DST);
  2345. htt_srng_setup(soc->htt_handle, i,
  2346. pdev->rxdma_mon_status_ring.hal_srng,
  2347. RXDMA_MONITOR_STATUS);
  2348. htt_srng_setup(soc->htt_handle, i,
  2349. pdev->rxdma_mon_desc_ring.hal_srng,
  2350. RXDMA_MONITOR_DESC);
  2351. htt_srng_setup(soc->htt_handle, i,
  2352. pdev->rxdma_err_dst_ring.hal_srng,
  2353. RXDMA_DST);
  2354. }
  2355. }
  2356. }
  2357. #else
  2358. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2359. {
  2360. int i;
  2361. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2362. struct dp_pdev *pdev = soc->pdev_list[i];
  2363. if (pdev) {
  2364. htt_srng_setup(soc->htt_handle, i,
  2365. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  2366. htt_srng_setup(soc->htt_handle, i,
  2367. pdev->rxdma_mon_buf_ring.hal_srng,
  2368. RXDMA_MONITOR_BUF);
  2369. htt_srng_setup(soc->htt_handle, i,
  2370. pdev->rxdma_mon_dst_ring.hal_srng,
  2371. RXDMA_MONITOR_DST);
  2372. htt_srng_setup(soc->htt_handle, i,
  2373. pdev->rxdma_mon_status_ring.hal_srng,
  2374. RXDMA_MONITOR_STATUS);
  2375. htt_srng_setup(soc->htt_handle, i,
  2376. pdev->rxdma_mon_desc_ring.hal_srng,
  2377. RXDMA_MONITOR_DESC);
  2378. htt_srng_setup(soc->htt_handle, i,
  2379. pdev->rxdma_err_dst_ring.hal_srng,
  2380. RXDMA_DST);
  2381. }
  2382. }
  2383. }
  2384. #endif
  2385. /*
  2386. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  2387. * @txrx_soc: Datapath SOC handle
  2388. */
  2389. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  2390. {
  2391. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  2392. htt_soc_attach_target(soc->htt_handle);
  2393. dp_rxdma_ring_config(soc);
  2394. DP_STATS_INIT(soc);
  2395. /* initialize work queue for stats processing */
  2396. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  2397. return 0;
  2398. }
  2399. /*
  2400. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  2401. * @txrx_soc: Datapath SOC handle
  2402. */
  2403. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  2404. {
  2405. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2406. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  2407. }
  2408. /*
  2409. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  2410. * @txrx_soc: Datapath SOC handle
  2411. * @nss_cfg: nss config
  2412. */
  2413. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  2414. {
  2415. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2416. wlan_cfg_set_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx, config);
  2417. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2418. FL("nss-wifi<0> nss config is enabled"));
  2419. }
  2420. /*
  2421. * dp_vdev_attach_wifi3() - attach txrx vdev
  2422. * @txrx_pdev: Datapath PDEV handle
  2423. * @vdev_mac_addr: MAC address of the virtual interface
  2424. * @vdev_id: VDEV Id
  2425. * @wlan_op_mode: VDEV operating mode
  2426. *
  2427. * Return: DP VDEV handle on success, NULL on failure
  2428. */
  2429. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  2430. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  2431. {
  2432. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2433. struct dp_soc *soc = pdev->soc;
  2434. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  2435. int tx_ring_size;
  2436. if (!vdev) {
  2437. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2438. FL("DP VDEV memory allocation failed"));
  2439. goto fail0;
  2440. }
  2441. vdev->pdev = pdev;
  2442. vdev->vdev_id = vdev_id;
  2443. vdev->opmode = op_mode;
  2444. vdev->osdev = soc->osdev;
  2445. vdev->osif_rx = NULL;
  2446. vdev->osif_rsim_rx_decap = NULL;
  2447. vdev->osif_get_key = NULL;
  2448. vdev->osif_rx_mon = NULL;
  2449. vdev->osif_tx_free_ext = NULL;
  2450. vdev->osif_vdev = NULL;
  2451. vdev->delete.pending = 0;
  2452. vdev->safemode = 0;
  2453. vdev->drop_unenc = 1;
  2454. #ifdef notyet
  2455. vdev->filters_num = 0;
  2456. #endif
  2457. qdf_mem_copy(
  2458. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2459. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2460. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2461. vdev->dscp_tid_map_id = 0;
  2462. vdev->mcast_enhancement_en = 0;
  2463. tx_ring_size = wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  2464. /* TODO: Initialize default HTT meta data that will be used in
  2465. * TCL descriptors for packets transmitted from this VDEV
  2466. */
  2467. TAILQ_INIT(&vdev->peer_list);
  2468. /* add this vdev into the pdev's list */
  2469. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  2470. pdev->vdev_count++;
  2471. dp_tx_vdev_attach(vdev);
  2472. if (QDF_STATUS_SUCCESS != dp_tx_flow_pool_map_handler(pdev, vdev_id,
  2473. FLOW_TYPE_VDEV, vdev_id, tx_ring_size))
  2474. goto fail1;
  2475. if ((soc->intr_mode == DP_INTR_POLL) &&
  2476. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  2477. if (pdev->vdev_count == 1)
  2478. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2479. }
  2480. dp_lro_hash_setup(soc);
  2481. /* LRO */
  2482. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2483. wlan_op_mode_sta == vdev->opmode)
  2484. vdev->lro_enable = true;
  2485. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2486. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  2487. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2488. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  2489. DP_STATS_INIT(vdev);
  2490. return (struct cdp_vdev *)vdev;
  2491. fail1:
  2492. dp_tx_vdev_detach(vdev);
  2493. qdf_mem_free(vdev);
  2494. fail0:
  2495. return NULL;
  2496. }
  2497. /**
  2498. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  2499. * @vdev: Datapath VDEV handle
  2500. * @osif_vdev: OSIF vdev handle
  2501. * @txrx_ops: Tx and Rx operations
  2502. *
  2503. * Return: DP VDEV handle on success, NULL on failure
  2504. */
  2505. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  2506. void *osif_vdev,
  2507. struct ol_txrx_ops *txrx_ops)
  2508. {
  2509. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2510. vdev->osif_vdev = osif_vdev;
  2511. vdev->osif_rx = txrx_ops->rx.rx;
  2512. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  2513. vdev->osif_get_key = txrx_ops->get_key;
  2514. vdev->osif_rx_mon = txrx_ops->rx.mon;
  2515. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  2516. #ifdef notyet
  2517. #if ATH_SUPPORT_WAPI
  2518. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  2519. #endif
  2520. #endif
  2521. #ifdef UMAC_SUPPORT_PROXY_ARP
  2522. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  2523. #endif
  2524. vdev->me_convert = txrx_ops->me_convert;
  2525. /* TODO: Enable the following once Tx code is integrated */
  2526. txrx_ops->tx.tx = dp_tx_send;
  2527. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2528. "DP Vdev Register success");
  2529. }
  2530. /*
  2531. * dp_vdev_detach_wifi3() - Detach txrx vdev
  2532. * @txrx_vdev: Datapath VDEV handle
  2533. * @callback: Callback OL_IF on completion of detach
  2534. * @cb_context: Callback context
  2535. *
  2536. */
  2537. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  2538. ol_txrx_vdev_delete_cb callback, void *cb_context)
  2539. {
  2540. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2541. struct dp_pdev *pdev = vdev->pdev;
  2542. struct dp_soc *soc = pdev->soc;
  2543. /* preconditions */
  2544. qdf_assert(vdev);
  2545. /* remove the vdev from its parent pdev's list */
  2546. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  2547. /*
  2548. * Use peer_ref_mutex while accessing peer_list, in case
  2549. * a peer is in the process of being removed from the list.
  2550. */
  2551. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2552. /* check that the vdev has no peers allocated */
  2553. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  2554. /* debug print - will be removed later */
  2555. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  2556. FL("not deleting vdev object %pK (%pM)"
  2557. "until deletion finishes for all its peers"),
  2558. vdev, vdev->mac_addr.raw);
  2559. /* indicate that the vdev needs to be deleted */
  2560. vdev->delete.pending = 1;
  2561. vdev->delete.callback = callback;
  2562. vdev->delete.context = cb_context;
  2563. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2564. return;
  2565. }
  2566. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2567. dp_tx_flow_pool_unmap_handler(pdev, vdev->vdev_id, FLOW_TYPE_VDEV,
  2568. vdev->vdev_id);
  2569. dp_tx_vdev_detach(vdev);
  2570. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2571. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  2572. qdf_mem_free(vdev);
  2573. if (callback)
  2574. callback(cb_context);
  2575. }
  2576. /*
  2577. * dp_peer_create_wifi3() - attach txrx peer
  2578. * @txrx_vdev: Datapath VDEV handle
  2579. * @peer_mac_addr: Peer MAC address
  2580. *
  2581. * Return: DP peeer handle on success, NULL on failure
  2582. */
  2583. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  2584. uint8_t *peer_mac_addr)
  2585. {
  2586. struct dp_peer *peer;
  2587. int i;
  2588. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2589. struct dp_pdev *pdev;
  2590. struct dp_soc *soc;
  2591. /* preconditions */
  2592. qdf_assert(vdev);
  2593. qdf_assert(peer_mac_addr);
  2594. pdev = vdev->pdev;
  2595. soc = pdev->soc;
  2596. #ifdef notyet
  2597. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  2598. soc->mempool_ol_ath_peer);
  2599. #else
  2600. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  2601. #endif
  2602. if (!peer)
  2603. return NULL; /* failure */
  2604. qdf_mem_zero(peer, sizeof(struct dp_peer));
  2605. TAILQ_INIT(&peer->ast_entry_list);
  2606. /* store provided params */
  2607. peer->vdev = vdev;
  2608. dp_peer_add_ast(soc, peer, peer_mac_addr, 1);
  2609. qdf_spinlock_create(&peer->peer_info_lock);
  2610. qdf_mem_copy(
  2611. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2612. /* TODO: See of rx_opt_proc is really required */
  2613. peer->rx_opt_proc = soc->rx_opt_proc;
  2614. /* initialize the peer_id */
  2615. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  2616. peer->peer_ids[i] = HTT_INVALID_PEER;
  2617. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2618. qdf_atomic_init(&peer->ref_cnt);
  2619. /* keep one reference for attach */
  2620. qdf_atomic_inc(&peer->ref_cnt);
  2621. /* add this peer into the vdev's list */
  2622. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  2623. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2624. /* TODO: See if hash based search is required */
  2625. dp_peer_find_hash_add(soc, peer);
  2626. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2627. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  2628. vdev, peer, peer->mac_addr.raw,
  2629. qdf_atomic_read(&peer->ref_cnt));
  2630. /*
  2631. * For every peer MAp message search and set if bss_peer
  2632. */
  2633. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  2634. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2635. "vdev bss_peer!!!!");
  2636. peer->bss_peer = 1;
  2637. vdev->vap_bss_peer = peer;
  2638. }
  2639. #ifndef CONFIG_WIN
  2640. dp_local_peer_id_alloc(pdev, peer);
  2641. #endif
  2642. DP_STATS_INIT(peer);
  2643. return (void *)peer;
  2644. }
  2645. /*
  2646. * dp_peer_setup_wifi3() - initialize the peer
  2647. * @vdev_hdl: virtual device object
  2648. * @peer: Peer object
  2649. *
  2650. * Return: void
  2651. */
  2652. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  2653. {
  2654. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  2655. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  2656. struct dp_pdev *pdev;
  2657. struct dp_soc *soc;
  2658. bool hash_based = 0;
  2659. enum cdp_host_reo_dest_ring reo_dest;
  2660. /* preconditions */
  2661. qdf_assert(vdev);
  2662. qdf_assert(peer);
  2663. pdev = vdev->pdev;
  2664. soc = pdev->soc;
  2665. dp_peer_rx_init(pdev, peer);
  2666. peer->last_assoc_rcvd = 0;
  2667. peer->last_disassoc_rcvd = 0;
  2668. peer->last_deauth_rcvd = 0;
  2669. /*
  2670. * hash based steering is disabled for Radios which are offloaded
  2671. * to NSS
  2672. */
  2673. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  2674. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  2675. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2676. FL("hash based steering for pdev: %d is %d\n"),
  2677. pdev->pdev_id, hash_based);
  2678. /*
  2679. * Below line of code will ensure the proper reo_dest ring is choosen
  2680. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  2681. */
  2682. reo_dest = pdev->reo_dest;
  2683. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  2684. /* TODO: Check the destination ring number to be passed to FW */
  2685. soc->cdp_soc.ol_ops->peer_set_default_routing(
  2686. pdev->osif_pdev, peer->mac_addr.raw,
  2687. peer->vdev->vdev_id, hash_based, reo_dest);
  2688. }
  2689. return;
  2690. }
  2691. /*
  2692. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  2693. * @vdev_handle: virtual device object
  2694. * @htt_pkt_type: type of pkt
  2695. *
  2696. * Return: void
  2697. */
  2698. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  2699. enum htt_cmn_pkt_type val)
  2700. {
  2701. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2702. vdev->tx_encap_type = val;
  2703. }
  2704. /*
  2705. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  2706. * @vdev_handle: virtual device object
  2707. * @htt_pkt_type: type of pkt
  2708. *
  2709. * Return: void
  2710. */
  2711. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  2712. enum htt_cmn_pkt_type val)
  2713. {
  2714. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2715. vdev->rx_decap_type = val;
  2716. }
  2717. /*
  2718. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  2719. * @pdev_handle: physical device object
  2720. * @val: reo destination ring index (1 - 4)
  2721. *
  2722. * Return: void
  2723. */
  2724. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  2725. enum cdp_host_reo_dest_ring val)
  2726. {
  2727. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2728. if (pdev)
  2729. pdev->reo_dest = val;
  2730. }
  2731. /*
  2732. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  2733. * @pdev_handle: physical device object
  2734. *
  2735. * Return: reo destination ring index
  2736. */
  2737. static enum cdp_host_reo_dest_ring
  2738. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  2739. {
  2740. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2741. if (pdev)
  2742. return pdev->reo_dest;
  2743. else
  2744. return cdp_host_reo_dest_ring_unknown;
  2745. }
  2746. #ifdef QCA_SUPPORT_SON
  2747. static void dp_son_peer_authorize(struct dp_peer *peer)
  2748. {
  2749. struct dp_soc *soc;
  2750. soc = peer->vdev->pdev->soc;
  2751. peer->peer_bs_inact_flag = 0;
  2752. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2753. return;
  2754. }
  2755. #else
  2756. static void dp_son_peer_authorize(struct dp_peer *peer)
  2757. {
  2758. return;
  2759. }
  2760. #endif
  2761. /*
  2762. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  2763. * @pdev_handle: device object
  2764. * @val: value to be set
  2765. *
  2766. * Return: void
  2767. */
  2768. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  2769. uint32_t val)
  2770. {
  2771. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2772. /* Enable/Disable smart mesh filtering. This flag will be checked
  2773. * during rx processing to check if packets are from NAC clients.
  2774. */
  2775. pdev->filter_neighbour_peers = val;
  2776. return 0;
  2777. }
  2778. /*
  2779. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  2780. * address for smart mesh filtering
  2781. * @pdev_handle: device object
  2782. * @cmd: Add/Del command
  2783. * @macaddr: nac client mac address
  2784. *
  2785. * Return: void
  2786. */
  2787. static int dp_update_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  2788. uint32_t cmd, uint8_t *macaddr)
  2789. {
  2790. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2791. struct dp_neighbour_peer *peer = NULL;
  2792. if (!macaddr)
  2793. goto fail0;
  2794. /* Store address of NAC (neighbour peer) which will be checked
  2795. * against TA of received packets.
  2796. */
  2797. if (cmd == DP_NAC_PARAM_ADD) {
  2798. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  2799. sizeof(*peer));
  2800. if (!peer) {
  2801. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2802. FL("DP neighbour peer node memory allocation failed"));
  2803. goto fail0;
  2804. }
  2805. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  2806. macaddr, DP_MAC_ADDR_LEN);
  2807. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  2808. /* add this neighbour peer into the list */
  2809. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  2810. neighbour_peer_list_elem);
  2811. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  2812. return 1;
  2813. } else if (cmd == DP_NAC_PARAM_DEL) {
  2814. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  2815. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  2816. neighbour_peer_list_elem) {
  2817. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  2818. macaddr, DP_MAC_ADDR_LEN)) {
  2819. /* delete this peer from the list */
  2820. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2821. peer, neighbour_peer_list_elem);
  2822. qdf_mem_free(peer);
  2823. break;
  2824. }
  2825. }
  2826. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  2827. return 1;
  2828. }
  2829. fail0:
  2830. return 0;
  2831. }
  2832. /*
  2833. * dp_get_sec_type() - Get the security type
  2834. * @peer: Datapath peer handle
  2835. * @sec_idx: Security id (mcast, ucast)
  2836. *
  2837. * return sec_type: Security type
  2838. */
  2839. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  2840. {
  2841. struct dp_peer *dpeer = (struct dp_peer *)peer;
  2842. return dpeer->security[sec_idx].sec_type;
  2843. }
  2844. /*
  2845. * dp_peer_authorize() - authorize txrx peer
  2846. * @peer_handle: Datapath peer handle
  2847. * @authorize
  2848. *
  2849. */
  2850. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  2851. {
  2852. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2853. struct dp_soc *soc;
  2854. if (peer != NULL) {
  2855. soc = peer->vdev->pdev->soc;
  2856. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2857. dp_son_peer_authorize(peer);
  2858. peer->authorize = authorize ? 1 : 0;
  2859. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2860. }
  2861. }
  2862. /*
  2863. * dp_peer_unref_delete() - unref and delete peer
  2864. * @peer_handle: Datapath peer handle
  2865. *
  2866. */
  2867. void dp_peer_unref_delete(void *peer_handle)
  2868. {
  2869. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2870. struct dp_vdev *vdev = peer->vdev;
  2871. struct dp_pdev *pdev = vdev->pdev;
  2872. struct dp_soc *soc = pdev->soc;
  2873. struct dp_peer *tmppeer;
  2874. int found = 0;
  2875. uint16_t peer_id;
  2876. /*
  2877. * Hold the lock all the way from checking if the peer ref count
  2878. * is zero until the peer references are removed from the hash
  2879. * table and vdev list (if the peer ref count is zero).
  2880. * This protects against a new HL tx operation starting to use the
  2881. * peer object just after this function concludes it's done being used.
  2882. * Furthermore, the lock needs to be held while checking whether the
  2883. * vdev's list of peers is empty, to make sure that list is not modified
  2884. * concurrently with the empty check.
  2885. */
  2886. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2887. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2888. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  2889. peer, qdf_atomic_read(&peer->ref_cnt));
  2890. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  2891. peer_id = peer->peer_ids[0];
  2892. /*
  2893. * Make sure that the reference to the peer in
  2894. * peer object map is removed
  2895. */
  2896. if (peer_id != HTT_INVALID_PEER)
  2897. soc->peer_id_to_obj_map[peer_id] = NULL;
  2898. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2899. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  2900. /* remove the reference to the peer from the hash table */
  2901. dp_peer_find_hash_remove(soc, peer);
  2902. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  2903. if (tmppeer == peer) {
  2904. found = 1;
  2905. break;
  2906. }
  2907. }
  2908. if (found) {
  2909. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  2910. peer_list_elem);
  2911. } else {
  2912. /*Ignoring the remove operation as peer not found*/
  2913. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  2914. "peer %pK not found in vdev (%pK)->peer_list:%pK",
  2915. peer, vdev, &peer->vdev->peer_list);
  2916. }
  2917. /* cleanup the peer data */
  2918. dp_peer_cleanup(vdev, peer);
  2919. /* check whether the parent vdev has no peers left */
  2920. if (TAILQ_EMPTY(&vdev->peer_list)) {
  2921. /*
  2922. * Now that there are no references to the peer, we can
  2923. * release the peer reference lock.
  2924. */
  2925. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2926. /*
  2927. * Check if the parent vdev was waiting for its peers
  2928. * to be deleted, in order for it to be deleted too.
  2929. */
  2930. if (vdev->delete.pending) {
  2931. ol_txrx_vdev_delete_cb vdev_delete_cb =
  2932. vdev->delete.callback;
  2933. void *vdev_delete_context =
  2934. vdev->delete.context;
  2935. QDF_TRACE(QDF_MODULE_ID_DP,
  2936. QDF_TRACE_LEVEL_INFO_HIGH,
  2937. FL("deleting vdev object %pK (%pM)"
  2938. " - its last peer is done"),
  2939. vdev, vdev->mac_addr.raw);
  2940. /* all peers are gone, go ahead and delete it */
  2941. qdf_mem_free(vdev);
  2942. if (vdev_delete_cb)
  2943. vdev_delete_cb(vdev_delete_context);
  2944. }
  2945. } else {
  2946. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2947. }
  2948. #ifdef notyet
  2949. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  2950. #else
  2951. qdf_mem_free(peer);
  2952. #endif
  2953. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  2954. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->osif_pdev,
  2955. vdev->vdev_id, peer->mac_addr.raw);
  2956. }
  2957. } else {
  2958. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2959. }
  2960. }
  2961. /*
  2962. * dp_peer_detach_wifi3() – Detach txrx peer
  2963. * @peer_handle: Datapath peer handle
  2964. *
  2965. */
  2966. static void dp_peer_delete_wifi3(void *peer_handle)
  2967. {
  2968. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2969. /* redirect the peer's rx delivery function to point to a
  2970. * discard func
  2971. */
  2972. peer->rx_opt_proc = dp_rx_discard;
  2973. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2974. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  2975. #ifndef CONFIG_WIN
  2976. dp_local_peer_id_free(peer->vdev->pdev, peer);
  2977. #endif
  2978. qdf_spinlock_destroy(&peer->peer_info_lock);
  2979. /*
  2980. * Remove the reference added during peer_attach.
  2981. * The peer will still be left allocated until the
  2982. * PEER_UNMAP message arrives to remove the other
  2983. * reference, added by the PEER_MAP message.
  2984. */
  2985. dp_peer_unref_delete(peer_handle);
  2986. }
  2987. /*
  2988. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  2989. * @peer_handle: Datapath peer handle
  2990. *
  2991. */
  2992. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  2993. {
  2994. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  2995. return vdev->mac_addr.raw;
  2996. }
  2997. /*
  2998. * dp_vdev_set_wds() - Enable per packet stats
  2999. * @vdev_handle: DP VDEV handle
  3000. * @val: value
  3001. *
  3002. * Return: none
  3003. */
  3004. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  3005. {
  3006. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3007. vdev->wds_enabled = val;
  3008. return 0;
  3009. }
  3010. /*
  3011. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  3012. * @peer_handle: Datapath peer handle
  3013. *
  3014. */
  3015. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  3016. uint8_t vdev_id)
  3017. {
  3018. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  3019. struct dp_vdev *vdev = NULL;
  3020. if (qdf_unlikely(!pdev))
  3021. return NULL;
  3022. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3023. if (vdev->vdev_id == vdev_id)
  3024. break;
  3025. }
  3026. return (struct cdp_vdev *)vdev;
  3027. }
  3028. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  3029. {
  3030. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3031. return vdev->opmode;
  3032. }
  3033. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  3034. {
  3035. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3036. struct dp_pdev *pdev = vdev->pdev;
  3037. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  3038. }
  3039. /**
  3040. * dp_reset_monitor_mode() - Disable monitor mode
  3041. * @pdev_handle: Datapath PDEV handle
  3042. *
  3043. * Return: 0 on success, not 0 on failure
  3044. */
  3045. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  3046. {
  3047. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3048. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3049. struct dp_soc *soc;
  3050. uint8_t pdev_id;
  3051. pdev_id = pdev->pdev_id;
  3052. soc = pdev->soc;
  3053. pdev->monitor_vdev = NULL;
  3054. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3055. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3056. pdev->rxdma_mon_buf_ring.hal_srng,
  3057. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3058. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3059. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3060. RX_BUFFER_SIZE, &htt_tlv_filter);
  3061. return 0;
  3062. }
  3063. /**
  3064. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  3065. * @vdev_handle: Datapath VDEV handle
  3066. * @smart_monitor: Flag to denote if its smart monitor mode
  3067. *
  3068. * Return: 0 on success, not 0 on failure
  3069. */
  3070. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  3071. uint8_t smart_monitor)
  3072. {
  3073. /* Many monitor VAPs can exists in a system but only one can be up at
  3074. * anytime
  3075. */
  3076. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3077. struct dp_pdev *pdev;
  3078. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3079. struct dp_soc *soc;
  3080. uint8_t pdev_id;
  3081. qdf_assert(vdev);
  3082. pdev = vdev->pdev;
  3083. pdev_id = pdev->pdev_id;
  3084. soc = pdev->soc;
  3085. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  3086. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  3087. pdev, pdev_id, soc, vdev);
  3088. /*Check if current pdev's monitor_vdev exists */
  3089. if (pdev->monitor_vdev) {
  3090. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3091. "vdev=%pK\n", vdev);
  3092. qdf_assert(vdev);
  3093. }
  3094. pdev->monitor_vdev = vdev;
  3095. /* If smart monitor mode, do not configure monitor ring */
  3096. if (smart_monitor)
  3097. return QDF_STATUS_SUCCESS;
  3098. htt_tlv_filter.mpdu_start = 1;
  3099. htt_tlv_filter.msdu_start = 1;
  3100. htt_tlv_filter.packet = 1;
  3101. htt_tlv_filter.msdu_end = 1;
  3102. htt_tlv_filter.mpdu_end = 1;
  3103. htt_tlv_filter.packet_header = 1;
  3104. htt_tlv_filter.attention = 1;
  3105. htt_tlv_filter.ppdu_start = 0;
  3106. htt_tlv_filter.ppdu_end = 0;
  3107. htt_tlv_filter.ppdu_end_user_stats = 0;
  3108. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3109. htt_tlv_filter.ppdu_end_status_done = 0;
  3110. htt_tlv_filter.header_per_msdu = 1;
  3111. htt_tlv_filter.enable_fp = 1;
  3112. htt_tlv_filter.enable_md = 0;
  3113. htt_tlv_filter.enable_mo = 1;
  3114. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3115. pdev->rxdma_mon_buf_ring.hal_srng,
  3116. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3117. htt_tlv_filter.mpdu_start = 1;
  3118. htt_tlv_filter.msdu_start = 1;
  3119. htt_tlv_filter.packet = 0;
  3120. htt_tlv_filter.msdu_end = 1;
  3121. htt_tlv_filter.mpdu_end = 1;
  3122. htt_tlv_filter.packet_header = 1;
  3123. htt_tlv_filter.attention = 1;
  3124. htt_tlv_filter.ppdu_start = 1;
  3125. htt_tlv_filter.ppdu_end = 1;
  3126. htt_tlv_filter.ppdu_end_user_stats = 1;
  3127. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  3128. htt_tlv_filter.ppdu_end_status_done = 1;
  3129. htt_tlv_filter.header_per_msdu = 0;
  3130. htt_tlv_filter.enable_fp = 1;
  3131. htt_tlv_filter.enable_md = 0;
  3132. htt_tlv_filter.enable_mo = 1;
  3133. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3134. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3135. RX_BUFFER_SIZE, &htt_tlv_filter);
  3136. return QDF_STATUS_SUCCESS;
  3137. }
  3138. #ifdef MESH_MODE_SUPPORT
  3139. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  3140. {
  3141. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3142. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3143. FL("val %d"), val);
  3144. vdev->mesh_vdev = val;
  3145. }
  3146. /*
  3147. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  3148. * @vdev_hdl: virtual device object
  3149. * @val: value to be set
  3150. *
  3151. * Return: void
  3152. */
  3153. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  3154. {
  3155. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3156. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3157. FL("val %d"), val);
  3158. vdev->mesh_rx_filter = val;
  3159. }
  3160. #endif
  3161. /**
  3162. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  3163. * @vdev: DP VDEV handle
  3164. *
  3165. * return: void
  3166. */
  3167. void dp_aggregate_vdev_stats(struct dp_vdev *vdev)
  3168. {
  3169. struct dp_peer *peer = NULL;
  3170. struct dp_soc *soc = vdev->pdev->soc;
  3171. int i;
  3172. uint8_t pream_type;
  3173. qdf_mem_set(&(vdev->stats.tx), sizeof(vdev->stats.tx), 0x0);
  3174. qdf_mem_set(&(vdev->stats.rx), sizeof(vdev->stats.rx), 0x0);
  3175. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3176. for (pream_type = 0; pream_type < DOT11_MAX; pream_type++) {
  3177. for (i = 0; i < MAX_MCS; i++) {
  3178. DP_STATS_AGGR(vdev, peer,
  3179. tx.pkt_type[pream_type].mcs_count[i]);
  3180. DP_STATS_AGGR(vdev, peer,
  3181. rx.pkt_type[pream_type].mcs_count[i]);
  3182. }
  3183. }
  3184. for (i = 0; i < MAX_BW; i++) {
  3185. DP_STATS_AGGR(vdev, peer, tx.bw[i]);
  3186. DP_STATS_AGGR(vdev, peer, rx.bw[i]);
  3187. }
  3188. for (i = 0; i < SS_COUNT; i++)
  3189. DP_STATS_AGGR(vdev, peer, rx.nss[i]);
  3190. for (i = 0; i < WME_AC_MAX; i++) {
  3191. DP_STATS_AGGR(vdev, peer, tx.wme_ac_type[i]);
  3192. DP_STATS_AGGR(vdev, peer, rx.wme_ac_type[i]);
  3193. DP_STATS_AGGR(vdev, peer, tx.excess_retries_ac[i]);
  3194. }
  3195. for (i = 0; i < MAX_GI; i++) {
  3196. DP_STATS_AGGR(vdev, peer, tx.sgi_count[i]);
  3197. DP_STATS_AGGR(vdev, peer, rx.sgi_count[i]);
  3198. }
  3199. DP_STATS_AGGR_PKT(vdev, peer, tx.comp_pkt);
  3200. DP_STATS_AGGR_PKT(vdev, peer, tx.ucast);
  3201. DP_STATS_AGGR_PKT(vdev, peer, tx.mcast);
  3202. DP_STATS_AGGR_PKT(vdev, peer, tx.tx_success);
  3203. DP_STATS_AGGR(vdev, peer, tx.tx_failed);
  3204. DP_STATS_AGGR(vdev, peer, tx.ofdma);
  3205. DP_STATS_AGGR(vdev, peer, tx.stbc);
  3206. DP_STATS_AGGR(vdev, peer, tx.ldpc);
  3207. DP_STATS_AGGR(vdev, peer, tx.retries);
  3208. DP_STATS_AGGR(vdev, peer, tx.non_amsdu_cnt);
  3209. DP_STATS_AGGR(vdev, peer, tx.amsdu_cnt);
  3210. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_rem);
  3211. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_rem_tx);
  3212. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_rem_notx);
  3213. DP_STATS_AGGR(vdev, peer, tx.dropped.age_out);
  3214. DP_STATS_AGGR(vdev, peer, rx.err.mic_err);
  3215. DP_STATS_AGGR(vdev, peer, rx.err.decrypt_err);
  3216. DP_STATS_AGGR(vdev, peer, rx.non_ampdu_cnt);
  3217. DP_STATS_AGGR(vdev, peer, rx.ampdu_cnt);
  3218. DP_STATS_AGGR(vdev, peer, rx.non_amsdu_cnt);
  3219. DP_STATS_AGGR(vdev, peer, rx.amsdu_cnt);
  3220. DP_STATS_AGGR_PKT(vdev, peer, rx.to_stack);
  3221. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  3222. DP_STATS_AGGR_PKT(vdev, peer, rx.rcvd_reo[i]);
  3223. peer->stats.rx.unicast.num = peer->stats.rx.to_stack.num -
  3224. peer->stats.rx.multicast.num;
  3225. peer->stats.rx.unicast.bytes = peer->stats.rx.to_stack.bytes -
  3226. peer->stats.rx.multicast.bytes;
  3227. DP_STATS_AGGR_PKT(vdev, peer, rx.unicast);
  3228. DP_STATS_AGGR_PKT(vdev, peer, rx.multicast);
  3229. DP_STATS_AGGR_PKT(vdev, peer, rx.wds);
  3230. DP_STATS_AGGR_PKT(vdev, peer, rx.raw);
  3231. DP_STATS_AGGR_PKT(vdev, peer, rx.intra_bss.pkts);
  3232. DP_STATS_AGGR_PKT(vdev, peer, rx.intra_bss.fail);
  3233. vdev->stats.tx.last_ack_rssi =
  3234. peer->stats.tx.last_ack_rssi;
  3235. }
  3236. if (soc->cdp_soc.ol_ops->update_dp_stats)
  3237. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->osif_pdev,
  3238. &vdev->stats, vdev->vdev_id, UPDATE_VDEV_STATS);
  3239. }
  3240. /**
  3241. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  3242. * @pdev: DP PDEV handle
  3243. *
  3244. * return: void
  3245. */
  3246. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  3247. {
  3248. struct dp_vdev *vdev = NULL;
  3249. uint8_t i;
  3250. uint8_t pream_type;
  3251. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  3252. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  3253. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  3254. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3255. dp_aggregate_vdev_stats(vdev);
  3256. for (pream_type = 0; pream_type < DOT11_MAX; pream_type++) {
  3257. for (i = 0; i < MAX_MCS; i++) {
  3258. DP_STATS_AGGR(pdev, vdev,
  3259. tx.pkt_type[pream_type].mcs_count[i]);
  3260. DP_STATS_AGGR(pdev, vdev,
  3261. rx.pkt_type[pream_type].mcs_count[i]);
  3262. }
  3263. }
  3264. for (i = 0; i < MAX_BW; i++) {
  3265. DP_STATS_AGGR(pdev, vdev, tx.bw[i]);
  3266. DP_STATS_AGGR(pdev, vdev, rx.bw[i]);
  3267. }
  3268. for (i = 0; i < SS_COUNT; i++)
  3269. DP_STATS_AGGR(pdev, vdev, rx.nss[i]);
  3270. for (i = 0; i < WME_AC_MAX; i++) {
  3271. DP_STATS_AGGR(pdev, vdev, tx.wme_ac_type[i]);
  3272. DP_STATS_AGGR(pdev, vdev, rx.wme_ac_type[i]);
  3273. DP_STATS_AGGR(pdev, vdev,
  3274. tx.excess_retries_ac[i]);
  3275. }
  3276. for (i = 0; i < MAX_GI; i++) {
  3277. DP_STATS_AGGR(pdev, vdev, tx.sgi_count[i]);
  3278. DP_STATS_AGGR(pdev, vdev, rx.sgi_count[i]);
  3279. }
  3280. DP_STATS_AGGR_PKT(pdev, vdev, tx.comp_pkt);
  3281. DP_STATS_AGGR_PKT(pdev, vdev, tx.ucast);
  3282. DP_STATS_AGGR_PKT(pdev, vdev, tx.mcast);
  3283. DP_STATS_AGGR_PKT(pdev, vdev, tx.tx_success);
  3284. DP_STATS_AGGR(pdev, vdev, tx.tx_failed);
  3285. DP_STATS_AGGR(pdev, vdev, tx.ofdma);
  3286. DP_STATS_AGGR(pdev, vdev, tx.stbc);
  3287. DP_STATS_AGGR(pdev, vdev, tx.ldpc);
  3288. DP_STATS_AGGR(pdev, vdev, tx.retries);
  3289. DP_STATS_AGGR(pdev, vdev, tx.non_amsdu_cnt);
  3290. DP_STATS_AGGR(pdev, vdev, tx.amsdu_cnt);
  3291. DP_STATS_AGGR(pdev, vdev, tx.dropped.fw_rem);
  3292. DP_STATS_AGGR(pdev, vdev, tx.dropped.fw_rem_tx);
  3293. DP_STATS_AGGR(pdev, vdev, tx.dropped.fw_rem_notx);
  3294. DP_STATS_AGGR(pdev, vdev, tx.dropped.age_out);
  3295. DP_STATS_AGGR(pdev, vdev, rx.err.mic_err);
  3296. DP_STATS_AGGR(pdev, vdev, rx.err.decrypt_err);
  3297. DP_STATS_AGGR(pdev, vdev, rx.non_ampdu_cnt);
  3298. DP_STATS_AGGR(pdev, vdev, rx.ampdu_cnt);
  3299. DP_STATS_AGGR(pdev, vdev, rx.non_amsdu_cnt);
  3300. DP_STATS_AGGR(pdev, vdev, rx.amsdu_cnt);
  3301. DP_STATS_AGGR_PKT(pdev, vdev, rx.to_stack);
  3302. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo[0]);
  3303. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo[1]);
  3304. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo[2]);
  3305. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo[3]);
  3306. DP_STATS_AGGR_PKT(pdev, vdev, rx.unicast);
  3307. DP_STATS_AGGR_PKT(pdev, vdev, rx.multicast);
  3308. DP_STATS_AGGR_PKT(pdev, vdev, rx.wds);
  3309. DP_STATS_AGGR_PKT(pdev, vdev, rx.intra_bss.pkts);
  3310. DP_STATS_AGGR_PKT(pdev, vdev, rx.intra_bss.fail);
  3311. DP_STATS_AGGR_PKT(pdev, vdev, rx.raw);
  3312. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  3313. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  3314. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  3315. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  3316. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  3317. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  3318. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  3319. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host);
  3320. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  3321. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host);
  3322. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  3323. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  3324. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  3325. DP_STATS_AGGR(pdev, vdev,
  3326. tx_i.mcast_en.dropped_map_error);
  3327. DP_STATS_AGGR(pdev, vdev,
  3328. tx_i.mcast_en.dropped_self_mac);
  3329. DP_STATS_AGGR(pdev, vdev,
  3330. tx_i.mcast_en.dropped_send_fail);
  3331. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  3332. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  3333. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  3334. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  3335. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na);
  3336. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  3337. pdev->stats.tx_i.dropped.dropped_pkt.num =
  3338. pdev->stats.tx_i.dropped.dma_error +
  3339. pdev->stats.tx_i.dropped.ring_full +
  3340. pdev->stats.tx_i.dropped.enqueue_fail +
  3341. pdev->stats.tx_i.dropped.desc_na +
  3342. pdev->stats.tx_i.dropped.res_full;
  3343. pdev->stats.tx.last_ack_rssi =
  3344. vdev->stats.tx.last_ack_rssi;
  3345. pdev->stats.tx_i.tso.num_seg =
  3346. vdev->stats.tx_i.tso.num_seg;
  3347. }
  3348. }
  3349. /**
  3350. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  3351. * @pdev: DP_PDEV Handle
  3352. *
  3353. * Return:void
  3354. */
  3355. static inline void
  3356. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  3357. {
  3358. DP_PRINT_STATS("PDEV Tx Stats:\n");
  3359. DP_PRINT_STATS("Received From Stack:");
  3360. DP_PRINT_STATS(" Packets = %d",
  3361. pdev->stats.tx_i.rcvd.num);
  3362. DP_PRINT_STATS(" Bytes = %d",
  3363. pdev->stats.tx_i.rcvd.bytes);
  3364. DP_PRINT_STATS("Processed:");
  3365. DP_PRINT_STATS(" Packets = %d",
  3366. pdev->stats.tx_i.processed.num);
  3367. DP_PRINT_STATS(" Bytes = %d",
  3368. pdev->stats.tx_i.processed.bytes);
  3369. DP_PRINT_STATS("Completions:");
  3370. DP_PRINT_STATS(" Packets = %d",
  3371. pdev->stats.tx.comp_pkt.num);
  3372. DP_PRINT_STATS(" Bytes = %d",
  3373. pdev->stats.tx.comp_pkt.bytes);
  3374. DP_PRINT_STATS("Dropped:");
  3375. DP_PRINT_STATS(" Total = %d",
  3376. pdev->stats.tx_i.dropped.dropped_pkt.num);
  3377. DP_PRINT_STATS(" Dma_map_error = %d",
  3378. pdev->stats.tx_i.dropped.dma_error);
  3379. DP_PRINT_STATS(" Ring Full = %d",
  3380. pdev->stats.tx_i.dropped.ring_full);
  3381. DP_PRINT_STATS(" Descriptor Not available = %d",
  3382. pdev->stats.tx_i.dropped.desc_na);
  3383. DP_PRINT_STATS(" HW enqueue failed= %d",
  3384. pdev->stats.tx_i.dropped.enqueue_fail);
  3385. DP_PRINT_STATS(" Resources Full = %d",
  3386. pdev->stats.tx_i.dropped.res_full);
  3387. DP_PRINT_STATS(" FW removed = %d",
  3388. pdev->stats.tx.dropped.fw_rem);
  3389. DP_PRINT_STATS(" FW removed transmitted = %d",
  3390. pdev->stats.tx.dropped.fw_rem_tx);
  3391. DP_PRINT_STATS(" FW removed untransmitted = %d",
  3392. pdev->stats.tx.dropped.fw_rem_notx);
  3393. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  3394. pdev->stats.tx.dropped.age_out);
  3395. DP_PRINT_STATS("Scatter Gather:");
  3396. DP_PRINT_STATS(" Packets = %d",
  3397. pdev->stats.tx_i.sg.sg_pkt.num);
  3398. DP_PRINT_STATS(" Bytes = %d",
  3399. pdev->stats.tx_i.sg.sg_pkt.bytes);
  3400. DP_PRINT_STATS(" Dropped By Host = %d",
  3401. pdev->stats.tx_i.sg.dropped_host);
  3402. DP_PRINT_STATS(" Dropped By Target = %d",
  3403. pdev->stats.tx_i.sg.dropped_target);
  3404. DP_PRINT_STATS("TSO:");
  3405. DP_PRINT_STATS(" Number of Segments = %d",
  3406. pdev->stats.tx_i.tso.num_seg);
  3407. DP_PRINT_STATS(" Packets = %d",
  3408. pdev->stats.tx_i.tso.tso_pkt.num);
  3409. DP_PRINT_STATS(" Bytes = %d",
  3410. pdev->stats.tx_i.tso.tso_pkt.bytes);
  3411. DP_PRINT_STATS(" Dropped By Host = %d",
  3412. pdev->stats.tx_i.tso.dropped_host);
  3413. DP_PRINT_STATS("Mcast Enhancement:");
  3414. DP_PRINT_STATS(" Packets = %d",
  3415. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  3416. DP_PRINT_STATS(" Bytes = %d",
  3417. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  3418. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  3419. pdev->stats.tx_i.mcast_en.dropped_map_error);
  3420. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  3421. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  3422. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  3423. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  3424. DP_PRINT_STATS(" Unicast sent = %d",
  3425. pdev->stats.tx_i.mcast_en.ucast);
  3426. DP_PRINT_STATS("Raw:");
  3427. DP_PRINT_STATS(" Packets = %d",
  3428. pdev->stats.tx_i.raw.raw_pkt.num);
  3429. DP_PRINT_STATS(" Bytes = %d",
  3430. pdev->stats.tx_i.raw.raw_pkt.bytes);
  3431. DP_PRINT_STATS(" DMA map error = %d",
  3432. pdev->stats.tx_i.raw.dma_map_error);
  3433. DP_PRINT_STATS("Reinjected:");
  3434. DP_PRINT_STATS(" Packets = %d",
  3435. pdev->stats.tx_i.reinject_pkts.num);
  3436. DP_PRINT_STATS("Bytes = %d\n",
  3437. pdev->stats.tx_i.reinject_pkts.bytes);
  3438. DP_PRINT_STATS("Inspected:");
  3439. DP_PRINT_STATS(" Packets = %d",
  3440. pdev->stats.tx_i.inspect_pkts.num);
  3441. DP_PRINT_STATS(" Bytes = %d",
  3442. pdev->stats.tx_i.inspect_pkts.bytes);
  3443. }
  3444. /**
  3445. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  3446. * @pdev: DP_PDEV Handle
  3447. *
  3448. * Return: void
  3449. */
  3450. static inline void
  3451. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  3452. {
  3453. DP_PRINT_STATS("PDEV Rx Stats:\n");
  3454. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  3455. DP_PRINT_STATS(" Packets = %d %d %d %d",
  3456. pdev->stats.rx.rcvd_reo[0].num,
  3457. pdev->stats.rx.rcvd_reo[1].num,
  3458. pdev->stats.rx.rcvd_reo[2].num,
  3459. pdev->stats.rx.rcvd_reo[3].num);
  3460. DP_PRINT_STATS(" Bytes = %d %d %d %d",
  3461. pdev->stats.rx.rcvd_reo[0].bytes,
  3462. pdev->stats.rx.rcvd_reo[1].bytes,
  3463. pdev->stats.rx.rcvd_reo[2].bytes,
  3464. pdev->stats.rx.rcvd_reo[3].bytes);
  3465. DP_PRINT_STATS("Replenished:");
  3466. DP_PRINT_STATS(" Packets = %d",
  3467. pdev->stats.replenish.pkts.num);
  3468. DP_PRINT_STATS(" Bytes = %d",
  3469. pdev->stats.replenish.pkts.bytes);
  3470. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  3471. pdev->stats.buf_freelist);
  3472. DP_PRINT_STATS("Dropped:");
  3473. DP_PRINT_STATS(" msdu_not_done = %d",
  3474. pdev->stats.dropped.msdu_not_done);
  3475. DP_PRINT_STATS("Sent To Stack:");
  3476. DP_PRINT_STATS(" Packets = %d",
  3477. pdev->stats.rx.to_stack.num);
  3478. DP_PRINT_STATS(" Bytes = %d",
  3479. pdev->stats.rx.to_stack.bytes);
  3480. DP_PRINT_STATS("Multicast/Broadcast:");
  3481. DP_PRINT_STATS(" Packets = %d",
  3482. pdev->stats.rx.multicast.num);
  3483. DP_PRINT_STATS(" Bytes = %d",
  3484. pdev->stats.rx.multicast.bytes);
  3485. DP_PRINT_STATS("Errors:");
  3486. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  3487. pdev->stats.replenish.rxdma_err);
  3488. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  3489. pdev->stats.err.desc_alloc_fail);
  3490. }
  3491. /**
  3492. * dp_print_soc_tx_stats(): Print SOC level stats
  3493. * @soc DP_SOC Handle
  3494. *
  3495. * Return: void
  3496. */
  3497. static inline void
  3498. dp_print_soc_tx_stats(struct dp_soc *soc)
  3499. {
  3500. DP_PRINT_STATS("SOC Tx Stats:\n");
  3501. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  3502. soc->stats.tx.desc_in_use);
  3503. DP_PRINT_STATS("Invalid peer:");
  3504. DP_PRINT_STATS(" Packets = %d",
  3505. soc->stats.tx.tx_invalid_peer.num);
  3506. DP_PRINT_STATS(" Bytes = %d",
  3507. soc->stats.tx.tx_invalid_peer.bytes);
  3508. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  3509. soc->stats.tx.tcl_ring_full[0],
  3510. soc->stats.tx.tcl_ring_full[1],
  3511. soc->stats.tx.tcl_ring_full[2]);
  3512. }
  3513. /**
  3514. * dp_print_soc_rx_stats: Print SOC level Rx stats
  3515. * @soc: DP_SOC Handle
  3516. *
  3517. * Return:void
  3518. */
  3519. static inline void
  3520. dp_print_soc_rx_stats(struct dp_soc *soc)
  3521. {
  3522. uint32_t i;
  3523. char reo_error[DP_REO_ERR_LENGTH];
  3524. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  3525. uint8_t index = 0;
  3526. DP_PRINT_STATS("SOC Rx Stats:\n");
  3527. DP_PRINT_STATS("Errors:\n");
  3528. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  3529. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  3530. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  3531. DP_PRINT_STATS("Invalid RBM = %d",
  3532. soc->stats.rx.err.invalid_rbm);
  3533. DP_PRINT_STATS("Invalid Vdev = %d",
  3534. soc->stats.rx.err.invalid_vdev);
  3535. DP_PRINT_STATS("Invalid Pdev = %d",
  3536. soc->stats.rx.err.invalid_pdev);
  3537. DP_PRINT_STATS("Invalid Peer = %d",
  3538. soc->stats.rx.err.rx_invalid_peer.num);
  3539. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  3540. soc->stats.rx.err.hal_ring_access_fail);
  3541. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  3542. index += qdf_snprint(&rxdma_error[index],
  3543. DP_RXDMA_ERR_LENGTH - index,
  3544. " %d", soc->stats.rx.err.rxdma_error[i]);
  3545. }
  3546. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  3547. rxdma_error);
  3548. index = 0;
  3549. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  3550. index += qdf_snprint(&reo_error[index],
  3551. DP_REO_ERR_LENGTH - index,
  3552. " %d", soc->stats.rx.err.reo_error[i]);
  3553. }
  3554. DP_PRINT_STATS("REO Error(0-14):%s",
  3555. reo_error);
  3556. }
  3557. /**
  3558. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  3559. * @soc: DP_SOC handle
  3560. * @srng: DP_SRNG handle
  3561. * @ring_name: SRNG name
  3562. *
  3563. * Return: void
  3564. */
  3565. static inline void
  3566. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  3567. char *ring_name)
  3568. {
  3569. uint32_t tailp;
  3570. uint32_t headp;
  3571. if (srng->hal_srng != NULL) {
  3572. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  3573. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  3574. ring_name, headp, tailp);
  3575. }
  3576. }
  3577. /**
  3578. * dp_print_ring_stats(): Print tail and head pointer
  3579. * @pdev: DP_PDEV handle
  3580. *
  3581. * Return:void
  3582. */
  3583. static inline void
  3584. dp_print_ring_stats(struct dp_pdev *pdev)
  3585. {
  3586. uint32_t i;
  3587. char ring_name[STR_MAXLEN + 1];
  3588. dp_print_ring_stat_from_hal(pdev->soc,
  3589. &pdev->soc->reo_exception_ring,
  3590. "Reo Exception Ring");
  3591. dp_print_ring_stat_from_hal(pdev->soc,
  3592. &pdev->soc->reo_reinject_ring,
  3593. "Reo Inject Ring");
  3594. dp_print_ring_stat_from_hal(pdev->soc,
  3595. &pdev->soc->reo_cmd_ring,
  3596. "Reo Command Ring");
  3597. dp_print_ring_stat_from_hal(pdev->soc,
  3598. &pdev->soc->reo_status_ring,
  3599. "Reo Status Ring");
  3600. dp_print_ring_stat_from_hal(pdev->soc,
  3601. &pdev->soc->rx_rel_ring,
  3602. "Rx Release ring");
  3603. dp_print_ring_stat_from_hal(pdev->soc,
  3604. &pdev->soc->tcl_cmd_ring,
  3605. "Tcl command Ring");
  3606. dp_print_ring_stat_from_hal(pdev->soc,
  3607. &pdev->soc->tcl_status_ring,
  3608. "Tcl Status Ring");
  3609. dp_print_ring_stat_from_hal(pdev->soc,
  3610. &pdev->soc->wbm_desc_rel_ring,
  3611. "Wbm Desc Rel Ring");
  3612. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  3613. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  3614. dp_print_ring_stat_from_hal(pdev->soc,
  3615. &pdev->soc->reo_dest_ring[i],
  3616. ring_name);
  3617. }
  3618. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  3619. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  3620. dp_print_ring_stat_from_hal(pdev->soc,
  3621. &pdev->soc->tcl_data_ring[i],
  3622. ring_name);
  3623. }
  3624. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  3625. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  3626. dp_print_ring_stat_from_hal(pdev->soc,
  3627. &pdev->soc->tx_comp_ring[i],
  3628. ring_name);
  3629. }
  3630. dp_print_ring_stat_from_hal(pdev->soc,
  3631. &pdev->rx_refill_buf_ring,
  3632. "Rx Refill Buf Ring");
  3633. #ifdef IPA_OFFLOAD
  3634. dp_print_ring_stat_from_hal(pdev->soc,
  3635. &pdev->ipa_rx_refill_buf_ring,
  3636. "IPA Rx Refill Buf Ring");
  3637. #endif
  3638. dp_print_ring_stat_from_hal(pdev->soc,
  3639. &pdev->rxdma_mon_buf_ring,
  3640. "Rxdma Mon Buf Ring");
  3641. dp_print_ring_stat_from_hal(pdev->soc,
  3642. &pdev->rxdma_mon_dst_ring,
  3643. "Rxdma Mon Dst Ring");
  3644. dp_print_ring_stat_from_hal(pdev->soc,
  3645. &pdev->rxdma_mon_status_ring,
  3646. "Rxdma Mon Status Ring");
  3647. dp_print_ring_stat_from_hal(pdev->soc,
  3648. &pdev->rxdma_mon_desc_ring,
  3649. "Rxdma mon desc Ring");
  3650. dp_print_ring_stat_from_hal(pdev->soc,
  3651. &pdev->rxdma_err_dst_ring,
  3652. "Rxdma err dst ring");
  3653. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  3654. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  3655. dp_print_ring_stat_from_hal(pdev->soc,
  3656. &pdev->rx_mac_buf_ring[i],
  3657. ring_name);
  3658. }
  3659. }
  3660. /**
  3661. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  3662. * @vdev: DP_VDEV handle
  3663. *
  3664. * Return:void
  3665. */
  3666. static inline void
  3667. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  3668. {
  3669. struct dp_peer *peer = NULL;
  3670. DP_STATS_CLR(vdev->pdev);
  3671. DP_STATS_CLR(vdev->pdev->soc);
  3672. DP_STATS_CLR(vdev);
  3673. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3674. if (!peer)
  3675. return;
  3676. DP_STATS_CLR(peer);
  3677. }
  3678. }
  3679. /**
  3680. * dp_print_rx_rates(): Print Rx rate stats
  3681. * @vdev: DP_VDEV handle
  3682. *
  3683. * Return:void
  3684. */
  3685. static inline void
  3686. dp_print_rx_rates(struct dp_vdev *vdev)
  3687. {
  3688. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  3689. uint8_t i, mcs, pkt_type;
  3690. uint8_t index = 0;
  3691. char nss[DP_NSS_LENGTH];
  3692. DP_PRINT_STATS("Rx Rate Info:\n");
  3693. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  3694. index = 0;
  3695. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  3696. if (!dp_rate_string[pkt_type][mcs].valid)
  3697. continue;
  3698. DP_PRINT_STATS(" %s = %d",
  3699. dp_rate_string[pkt_type][mcs].mcs_type,
  3700. pdev->stats.rx.pkt_type[pkt_type].
  3701. mcs_count[mcs]);
  3702. }
  3703. DP_PRINT_STATS("\n");
  3704. }
  3705. index = 0;
  3706. for (i = 0; i < SS_COUNT; i++) {
  3707. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  3708. " %d", pdev->stats.rx.nss[i]);
  3709. }
  3710. DP_PRINT_STATS("NSS(0-7) = %s",
  3711. nss);
  3712. DP_PRINT_STATS("SGI ="
  3713. " 0.8us %d,"
  3714. " 0.4us %d,"
  3715. " 1.6us %d,"
  3716. " 3.2us %d,",
  3717. pdev->stats.rx.sgi_count[0],
  3718. pdev->stats.rx.sgi_count[1],
  3719. pdev->stats.rx.sgi_count[2],
  3720. pdev->stats.rx.sgi_count[3]);
  3721. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  3722. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  3723. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  3724. DP_PRINT_STATS("Reception Type ="
  3725. " SU: %d,"
  3726. " MU_MIMO:%d,"
  3727. " MU_OFDMA:%d,"
  3728. " MU_OFDMA_MIMO:%d\n",
  3729. pdev->stats.rx.reception_type[0],
  3730. pdev->stats.rx.reception_type[1],
  3731. pdev->stats.rx.reception_type[2],
  3732. pdev->stats.rx.reception_type[3]);
  3733. DP_PRINT_STATS("Aggregation:\n");
  3734. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  3735. pdev->stats.rx.ampdu_cnt);
  3736. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  3737. pdev->stats.rx.non_ampdu_cnt);
  3738. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  3739. pdev->stats.rx.amsdu_cnt);
  3740. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  3741. pdev->stats.rx.non_amsdu_cnt);
  3742. }
  3743. /**
  3744. * dp_print_tx_rates(): Print tx rates
  3745. * @vdev: DP_VDEV handle
  3746. *
  3747. * Return:void
  3748. */
  3749. static inline void
  3750. dp_print_tx_rates(struct dp_vdev *vdev)
  3751. {
  3752. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  3753. uint8_t mcs, pkt_type;
  3754. uint32_t index;
  3755. DP_PRINT_STATS("Tx Rate Info:\n");
  3756. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  3757. index = 0;
  3758. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  3759. if (!dp_rate_string[pkt_type][mcs].valid)
  3760. continue;
  3761. DP_PRINT_STATS(" %s = %d",
  3762. dp_rate_string[pkt_type][mcs].mcs_type,
  3763. pdev->stats.tx.pkt_type[pkt_type].
  3764. mcs_count[mcs]);
  3765. }
  3766. DP_PRINT_STATS("\n");
  3767. }
  3768. DP_PRINT_STATS("SGI ="
  3769. " 0.8us %d"
  3770. " 0.4us %d"
  3771. " 1.6us %d"
  3772. " 3.2us %d",
  3773. pdev->stats.tx.sgi_count[0],
  3774. pdev->stats.tx.sgi_count[1],
  3775. pdev->stats.tx.sgi_count[2],
  3776. pdev->stats.tx.sgi_count[3]);
  3777. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  3778. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  3779. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  3780. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  3781. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  3782. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  3783. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  3784. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  3785. DP_PRINT_STATS("Aggregation:\n");
  3786. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  3787. pdev->stats.tx.amsdu_cnt);
  3788. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  3789. pdev->stats.tx.non_amsdu_cnt);
  3790. }
  3791. /**
  3792. * dp_print_peer_stats():print peer stats
  3793. * @peer: DP_PEER handle
  3794. *
  3795. * return void
  3796. */
  3797. static inline void dp_print_peer_stats(struct dp_peer *peer)
  3798. {
  3799. uint8_t i, mcs, pkt_type;
  3800. uint32_t index;
  3801. char nss[DP_NSS_LENGTH];
  3802. DP_PRINT_STATS("Node Tx Stats:\n");
  3803. DP_PRINT_STATS("Total Packet Completions = %d",
  3804. peer->stats.tx.comp_pkt.num);
  3805. DP_PRINT_STATS("Total Bytes Completions = %d",
  3806. peer->stats.tx.comp_pkt.bytes);
  3807. DP_PRINT_STATS("Success Packets = %d",
  3808. peer->stats.tx.tx_success.num);
  3809. DP_PRINT_STATS("Success Bytes = %d",
  3810. peer->stats.tx.tx_success.bytes);
  3811. DP_PRINT_STATS("Packets Failed = %d",
  3812. peer->stats.tx.tx_failed);
  3813. DP_PRINT_STATS("Packets In OFDMA = %d",
  3814. peer->stats.tx.ofdma);
  3815. DP_PRINT_STATS("Packets In STBC = %d",
  3816. peer->stats.tx.stbc);
  3817. DP_PRINT_STATS("Packets In LDPC = %d",
  3818. peer->stats.tx.ldpc);
  3819. DP_PRINT_STATS("Packet Retries = %d",
  3820. peer->stats.tx.retries);
  3821. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  3822. peer->stats.tx.amsdu_cnt);
  3823. DP_PRINT_STATS("Last Packet RSSI = %d",
  3824. peer->stats.tx.last_ack_rssi);
  3825. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  3826. peer->stats.tx.dropped.fw_rem);
  3827. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  3828. peer->stats.tx.dropped.fw_rem_tx);
  3829. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  3830. peer->stats.tx.dropped.fw_rem_notx);
  3831. DP_PRINT_STATS("Dropped : Age Out = %d",
  3832. peer->stats.tx.dropped.age_out);
  3833. DP_PRINT_STATS("Rate Info:");
  3834. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  3835. index = 0;
  3836. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  3837. if (!dp_rate_string[pkt_type][mcs].valid)
  3838. continue;
  3839. DP_PRINT_STATS(" %s = %d",
  3840. dp_rate_string[pkt_type][mcs].mcs_type,
  3841. peer->stats.tx.pkt_type[pkt_type].
  3842. mcs_count[mcs]);
  3843. }
  3844. DP_PRINT_STATS("\n");
  3845. }
  3846. DP_PRINT_STATS("SGI = "
  3847. " 0.8us %d"
  3848. " 0.4us %d"
  3849. " 1.6us %d"
  3850. " 3.2us %d",
  3851. peer->stats.tx.sgi_count[0],
  3852. peer->stats.tx.sgi_count[1],
  3853. peer->stats.tx.sgi_count[2],
  3854. peer->stats.tx.sgi_count[3]);
  3855. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  3856. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  3857. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  3858. DP_PRINT_STATS("Aggregation:");
  3859. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  3860. peer->stats.tx.amsdu_cnt);
  3861. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  3862. peer->stats.tx.non_amsdu_cnt);
  3863. DP_PRINT_STATS("Node Rx Stats:");
  3864. DP_PRINT_STATS("Packets Sent To Stack = %d",
  3865. peer->stats.rx.to_stack.num);
  3866. DP_PRINT_STATS("Bytes Sent To Stack = %d",
  3867. peer->stats.rx.to_stack.bytes);
  3868. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  3869. DP_PRINT_STATS("Packets Received = %d",
  3870. peer->stats.rx.rcvd_reo[i].num);
  3871. DP_PRINT_STATS("Bytes Received = %d",
  3872. peer->stats.rx.rcvd_reo[i].bytes);
  3873. }
  3874. DP_PRINT_STATS("Multicast Packets Received = %d",
  3875. peer->stats.rx.multicast.num);
  3876. DP_PRINT_STATS("Multicast Bytes Received = %d",
  3877. peer->stats.rx.multicast.bytes);
  3878. DP_PRINT_STATS("WDS Packets Received = %d",
  3879. peer->stats.rx.wds.num);
  3880. DP_PRINT_STATS("WDS Bytes Received = %d",
  3881. peer->stats.rx.wds.bytes);
  3882. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  3883. peer->stats.rx.intra_bss.pkts.num);
  3884. DP_PRINT_STATS("Intra BSS Bytes Received = %d",
  3885. peer->stats.rx.intra_bss.pkts.bytes);
  3886. DP_PRINT_STATS("Raw Packets Received = %d",
  3887. peer->stats.rx.raw.num);
  3888. DP_PRINT_STATS("Raw Bytes Received = %d",
  3889. peer->stats.rx.raw.bytes);
  3890. DP_PRINT_STATS("Errors: MIC Errors = %d",
  3891. peer->stats.rx.err.mic_err);
  3892. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  3893. peer->stats.rx.err.decrypt_err);
  3894. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  3895. peer->stats.rx.non_ampdu_cnt);
  3896. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  3897. peer->stats.rx.ampdu_cnt);
  3898. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  3899. peer->stats.rx.non_amsdu_cnt);
  3900. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  3901. peer->stats.rx.amsdu_cnt);
  3902. DP_PRINT_STATS("SGI ="
  3903. " 0.8us %d"
  3904. " 0.4us %d"
  3905. " 1.6us %d"
  3906. " 3.2us %d",
  3907. peer->stats.rx.sgi_count[0],
  3908. peer->stats.rx.sgi_count[1],
  3909. peer->stats.rx.sgi_count[2],
  3910. peer->stats.rx.sgi_count[3]);
  3911. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  3912. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  3913. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  3914. DP_PRINT_STATS("Reception Type ="
  3915. " SU %d,"
  3916. " MU_MIMO %d,"
  3917. " MU_OFDMA %d,"
  3918. " MU_OFDMA_MIMO %d",
  3919. peer->stats.rx.reception_type[0],
  3920. peer->stats.rx.reception_type[1],
  3921. peer->stats.rx.reception_type[2],
  3922. peer->stats.rx.reception_type[3]);
  3923. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  3924. index = 0;
  3925. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  3926. if (!dp_rate_string[pkt_type][mcs].valid)
  3927. continue;
  3928. DP_PRINT_STATS(" %s = %d",
  3929. dp_rate_string[pkt_type][mcs].mcs_type,
  3930. peer->stats.rx.pkt_type[pkt_type].
  3931. mcs_count[mcs]);
  3932. }
  3933. DP_PRINT_STATS("\n");
  3934. }
  3935. index = 0;
  3936. for (i = 0; i < SS_COUNT; i++) {
  3937. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  3938. " %d", peer->stats.rx.nss[i]);
  3939. }
  3940. DP_PRINT_STATS("NSS(0-7) = %s",
  3941. nss);
  3942. DP_PRINT_STATS("Aggregation:");
  3943. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  3944. peer->stats.rx.ampdu_cnt);
  3945. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  3946. peer->stats.rx.non_ampdu_cnt);
  3947. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  3948. peer->stats.rx.amsdu_cnt);
  3949. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  3950. peer->stats.rx.non_amsdu_cnt);
  3951. }
  3952. /**
  3953. * dp_print_host_stats()- Function to print the stats aggregated at host
  3954. * @vdev_handle: DP_VDEV handle
  3955. * @type: host stats type
  3956. *
  3957. * Available Stat types
  3958. * TXRX_CLEAR_STATS : Clear the stats
  3959. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  3960. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  3961. * TXRX_TX_HOST_STATS: Print Tx Stats
  3962. * TXRX_RX_HOST_STATS: Print Rx Stats
  3963. * TXRX_AST_STATS: Print AST Stats
  3964. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  3965. *
  3966. * Return: 0 on success, print error message in case of failure
  3967. */
  3968. static int
  3969. dp_print_host_stats(struct cdp_vdev *vdev_handle, enum cdp_host_txrx_stats type)
  3970. {
  3971. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3972. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  3973. dp_aggregate_pdev_stats(pdev);
  3974. switch (type) {
  3975. case TXRX_CLEAR_STATS:
  3976. dp_txrx_host_stats_clr(vdev);
  3977. break;
  3978. case TXRX_RX_RATE_STATS:
  3979. dp_print_rx_rates(vdev);
  3980. break;
  3981. case TXRX_TX_RATE_STATS:
  3982. dp_print_tx_rates(vdev);
  3983. break;
  3984. case TXRX_TX_HOST_STATS:
  3985. dp_print_pdev_tx_stats(pdev);
  3986. dp_print_soc_tx_stats(pdev->soc);
  3987. break;
  3988. case TXRX_RX_HOST_STATS:
  3989. dp_print_pdev_rx_stats(pdev);
  3990. dp_print_soc_rx_stats(pdev->soc);
  3991. break;
  3992. case TXRX_AST_STATS:
  3993. dp_print_ast_stats(pdev->soc);
  3994. break;
  3995. case TXRX_SRNG_PTR_STATS:
  3996. dp_print_ring_stats(pdev);
  3997. break;
  3998. default:
  3999. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  4000. break;
  4001. }
  4002. return 0;
  4003. }
  4004. /*
  4005. * dp_get_host_peer_stats()- function to print peer stats
  4006. * @pdev_handle: DP_PDEV handle
  4007. * @mac_addr: mac address of the peer
  4008. *
  4009. * Return: void
  4010. */
  4011. static void
  4012. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  4013. {
  4014. struct dp_peer *peer;
  4015. uint8_t local_id;
  4016. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  4017. &local_id);
  4018. if (!peer) {
  4019. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4020. "%s: Invalid peer\n", __func__);
  4021. return;
  4022. }
  4023. dp_print_peer_stats(peer);
  4024. dp_peer_rxtid_stats(peer);
  4025. return;
  4026. }
  4027. /*
  4028. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  4029. * @pdev: DP_PDEV handle
  4030. *
  4031. * Return: void
  4032. */
  4033. static void
  4034. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  4035. {
  4036. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  4037. htt_tlv_filter.mpdu_start = 0;
  4038. htt_tlv_filter.msdu_start = 0;
  4039. htt_tlv_filter.packet = 0;
  4040. htt_tlv_filter.msdu_end = 0;
  4041. htt_tlv_filter.mpdu_end = 0;
  4042. htt_tlv_filter.packet_header = 1;
  4043. htt_tlv_filter.attention = 1;
  4044. htt_tlv_filter.ppdu_start = 1;
  4045. htt_tlv_filter.ppdu_end = 1;
  4046. htt_tlv_filter.ppdu_end_user_stats = 1;
  4047. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4048. htt_tlv_filter.ppdu_end_status_done = 1;
  4049. htt_tlv_filter.enable_fp = 1;
  4050. htt_tlv_filter.enable_md = 0;
  4051. htt_tlv_filter.enable_mo = 0;
  4052. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, pdev->pdev_id,
  4053. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  4054. RX_BUFFER_SIZE, &htt_tlv_filter);
  4055. }
  4056. /*
  4057. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  4058. * @pdev_handle: DP_PDEV handle
  4059. *
  4060. * Return: void
  4061. */
  4062. static void
  4063. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  4064. {
  4065. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4066. pdev->enhanced_stats_en = 1;
  4067. dp_ppdu_ring_cfg(pdev);
  4068. dp_h2t_cfg_stats_msg_send(pdev, 0xffff);
  4069. }
  4070. /*
  4071. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  4072. * @pdev_handle: DP_PDEV handle
  4073. *
  4074. * Return: void
  4075. */
  4076. static void
  4077. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  4078. {
  4079. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4080. pdev->enhanced_stats_en = 0;
  4081. }
  4082. /*
  4083. * dp_get_fw_peer_stats()- function to print peer stats
  4084. * @pdev_handle: DP_PDEV handle
  4085. * @mac_addr: mac address of the peer
  4086. * @cap: Type of htt stats requested
  4087. *
  4088. * Currently Supporting only MAC ID based requests Only
  4089. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  4090. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  4091. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  4092. *
  4093. * Return: void
  4094. */
  4095. static void
  4096. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  4097. uint32_t cap)
  4098. {
  4099. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4100. uint32_t config_param0 = 0;
  4101. uint32_t config_param1 = 0;
  4102. uint32_t config_param2 = 0;
  4103. uint32_t config_param3 = 0;
  4104. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  4105. config_param0 |= (1 << (cap + 1));
  4106. config_param1 = 0x8f;
  4107. config_param2 |= (mac_addr[0] & 0x000000ff);
  4108. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  4109. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  4110. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  4111. config_param3 |= (mac_addr[4] & 0x000000ff);
  4112. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  4113. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  4114. config_param0, config_param1, config_param2,
  4115. config_param3);
  4116. }
  4117. /*
  4118. * dp_set_vdev_param: function to set parameters in vdev
  4119. * @param: parameter type to be set
  4120. * @val: value of parameter to be set
  4121. *
  4122. * return: void
  4123. */
  4124. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  4125. enum cdp_vdev_param_type param, uint32_t val)
  4126. {
  4127. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4128. switch (param) {
  4129. case CDP_ENABLE_WDS:
  4130. vdev->wds_enabled = val;
  4131. break;
  4132. case CDP_ENABLE_NAWDS:
  4133. vdev->nawds_enabled = val;
  4134. break;
  4135. case CDP_ENABLE_MCAST_EN:
  4136. vdev->mcast_enhancement_en = val;
  4137. break;
  4138. case CDP_ENABLE_PROXYSTA:
  4139. vdev->proxysta_vdev = val;
  4140. break;
  4141. case CDP_UPDATE_TDLS_FLAGS:
  4142. vdev->tdls_link_connected = val;
  4143. break;
  4144. case CDP_CFG_WDS_AGING_TIMER:
  4145. if (val == 0)
  4146. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  4147. else if (val != vdev->wds_aging_timer_val)
  4148. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  4149. vdev->wds_aging_timer_val = val;
  4150. break;
  4151. case CDP_ENABLE_AP_BRIDGE:
  4152. if (wlan_op_mode_sta != vdev->opmode)
  4153. vdev->ap_bridge_enabled = val;
  4154. else
  4155. vdev->ap_bridge_enabled = false;
  4156. break;
  4157. default:
  4158. break;
  4159. }
  4160. dp_tx_vdev_update_search_flags(vdev);
  4161. }
  4162. /**
  4163. * dp_peer_set_nawds: set nawds bit in peer
  4164. * @peer_handle: pointer to peer
  4165. * @value: enable/disable nawds
  4166. *
  4167. * return: void
  4168. */
  4169. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  4170. {
  4171. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4172. peer->nawds_enabled = value;
  4173. }
  4174. /*
  4175. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  4176. * @vdev_handle: DP_VDEV handle
  4177. * @map_id:ID of map that needs to be updated
  4178. *
  4179. * Return: void
  4180. */
  4181. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  4182. uint8_t map_id)
  4183. {
  4184. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4185. vdev->dscp_tid_map_id = map_id;
  4186. return;
  4187. }
  4188. /**
  4189. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  4190. * @pdev: DP_PDEV handle
  4191. * @map_id: ID of map that needs to be updated
  4192. * @tos: index value in map
  4193. * @tid: tid value passed by the user
  4194. *
  4195. * Return: void
  4196. */
  4197. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  4198. uint8_t map_id, uint8_t tos, uint8_t tid)
  4199. {
  4200. uint8_t dscp;
  4201. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  4202. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  4203. pdev->dscp_tid_map[map_id][dscp] = tid;
  4204. if (map_id < HAL_MAX_HW_DSCP_TID_MAPS)
  4205. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  4206. map_id, dscp);
  4207. return;
  4208. }
  4209. /**
  4210. * dp_fw_stats_process(): Process TxRX FW stats request
  4211. * @vdev_handle: DP VDEV handle
  4212. * @val: value passed by user
  4213. *
  4214. * return: int
  4215. */
  4216. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle, uint32_t val)
  4217. {
  4218. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4219. struct dp_pdev *pdev = NULL;
  4220. if (!vdev) {
  4221. DP_TRACE(NONE, "VDEV not found");
  4222. return 1;
  4223. }
  4224. pdev = vdev->pdev;
  4225. return dp_h2t_ext_stats_msg_send(pdev, val, 0, 0, 0, 0);
  4226. }
  4227. /*
  4228. * dp_txrx_stats() - function to map to firmware and host stats
  4229. * @vdev: virtual handle
  4230. * @stats: type of statistics requested
  4231. *
  4232. * Return: integer
  4233. */
  4234. static int dp_txrx_stats(struct cdp_vdev *vdev, enum cdp_stats stats)
  4235. {
  4236. int host_stats;
  4237. int fw_stats;
  4238. if (stats >= CDP_TXRX_MAX_STATS)
  4239. return 0;
  4240. /*
  4241. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  4242. * has to be updated if new FW HTT stats added
  4243. */
  4244. if (stats > CDP_TXRX_STATS_HTT_MAX)
  4245. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  4246. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  4247. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  4248. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4249. "stats: %u fw_stats_type: %d host_stats_type: %d",
  4250. stats, fw_stats, host_stats);
  4251. if (fw_stats != TXRX_FW_STATS_INVALID)
  4252. return dp_fw_stats_process(vdev, fw_stats);
  4253. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  4254. (host_stats <= TXRX_HOST_STATS_MAX))
  4255. return dp_print_host_stats(vdev, host_stats);
  4256. else
  4257. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4258. "Wrong Input for TxRx Stats");
  4259. return 0;
  4260. }
  4261. /*
  4262. * dp_print_napi_stats(): NAPI stats
  4263. * @soc - soc handle
  4264. */
  4265. static void dp_print_napi_stats(struct dp_soc *soc)
  4266. {
  4267. hif_print_napi_stats(soc->hif_handle);
  4268. }
  4269. /*
  4270. * dp_print_per_ring_stats(): Packet count per ring
  4271. * @soc - soc handle
  4272. */
  4273. static void dp_print_per_ring_stats(struct dp_soc *soc)
  4274. {
  4275. uint8_t core, ring;
  4276. uint64_t total_packets;
  4277. DP_TRACE(FATAL, "Reo packets per ring:");
  4278. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  4279. total_packets = 0;
  4280. DP_TRACE(FATAL, "Packets on ring %u:", ring);
  4281. for (core = 0; core < NR_CPUS; core++) {
  4282. DP_TRACE(FATAL, "Packets arriving on core %u: %llu",
  4283. core, soc->stats.rx.ring_packets[core][ring]);
  4284. total_packets += soc->stats.rx.ring_packets[core][ring];
  4285. }
  4286. DP_TRACE(FATAL, "Total packets on ring %u: %llu",
  4287. ring, total_packets);
  4288. }
  4289. }
  4290. /*
  4291. * dp_txrx_path_stats() - Function to display dump stats
  4292. * @soc - soc handle
  4293. *
  4294. * return: none
  4295. */
  4296. static void dp_txrx_path_stats(struct dp_soc *soc)
  4297. {
  4298. uint8_t error_code;
  4299. uint8_t loop_pdev;
  4300. struct dp_pdev *pdev;
  4301. uint8_t i;
  4302. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  4303. pdev = soc->pdev_list[loop_pdev];
  4304. dp_aggregate_pdev_stats(pdev);
  4305. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4306. "Tx path Statistics:");
  4307. DP_TRACE(FATAL, "from stack: %u msdus (%u bytes)",
  4308. pdev->stats.tx_i.rcvd.num,
  4309. pdev->stats.tx_i.rcvd.bytes);
  4310. DP_TRACE(FATAL, "processed from host: %u msdus (%u bytes)",
  4311. pdev->stats.tx_i.processed.num,
  4312. pdev->stats.tx_i.processed.bytes);
  4313. DP_TRACE(FATAL, "successfully transmitted: %u msdus (%u bytes)",
  4314. pdev->stats.tx.tx_success.num,
  4315. pdev->stats.tx.tx_success.bytes);
  4316. DP_TRACE(FATAL, "Dropped in host:");
  4317. DP_TRACE(FATAL, "Total packets dropped: %u,",
  4318. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4319. DP_TRACE(FATAL, "Descriptor not available: %u",
  4320. pdev->stats.tx_i.dropped.desc_na);
  4321. DP_TRACE(FATAL, "Ring full: %u",
  4322. pdev->stats.tx_i.dropped.ring_full);
  4323. DP_TRACE(FATAL, "Enqueue fail: %u",
  4324. pdev->stats.tx_i.dropped.enqueue_fail);
  4325. DP_TRACE(FATAL, "DMA Error: %u",
  4326. pdev->stats.tx_i.dropped.dma_error);
  4327. DP_TRACE(FATAL, "Dropped in hardware:");
  4328. DP_TRACE(FATAL, "total packets dropped: %u",
  4329. pdev->stats.tx.tx_failed);
  4330. DP_TRACE(FATAL, "mpdu age out: %u",
  4331. pdev->stats.tx.dropped.age_out);
  4332. DP_TRACE(FATAL, "firmware removed: %u",
  4333. pdev->stats.tx.dropped.fw_rem);
  4334. DP_TRACE(FATAL, "firmware removed tx: %u",
  4335. pdev->stats.tx.dropped.fw_rem_tx);
  4336. DP_TRACE(FATAL, "firmware removed notx %u",
  4337. pdev->stats.tx.dropped.fw_rem_notx);
  4338. DP_TRACE(FATAL, "peer_invalid: %u",
  4339. pdev->soc->stats.tx.tx_invalid_peer.num);
  4340. DP_TRACE(FATAL, "Tx packets sent per interrupt:");
  4341. DP_TRACE(FATAL, "Single Packet: %u",
  4342. pdev->stats.tx_comp_histogram.pkts_1);
  4343. DP_TRACE(FATAL, "2-20 Packets: %u",
  4344. pdev->stats.tx_comp_histogram.pkts_2_20);
  4345. DP_TRACE(FATAL, "21-40 Packets: %u",
  4346. pdev->stats.tx_comp_histogram.pkts_21_40);
  4347. DP_TRACE(FATAL, "41-60 Packets: %u",
  4348. pdev->stats.tx_comp_histogram.pkts_41_60);
  4349. DP_TRACE(FATAL, "61-80 Packets: %u",
  4350. pdev->stats.tx_comp_histogram.pkts_61_80);
  4351. DP_TRACE(FATAL, "81-100 Packets: %u",
  4352. pdev->stats.tx_comp_histogram.pkts_81_100);
  4353. DP_TRACE(FATAL, "101-200 Packets: %u",
  4354. pdev->stats.tx_comp_histogram.pkts_101_200);
  4355. DP_TRACE(FATAL, " 201+ Packets: %u",
  4356. pdev->stats.tx_comp_histogram.pkts_201_plus);
  4357. DP_TRACE(FATAL, "Rx path statistics");
  4358. DP_TRACE(FATAL, "delivered %u msdus ( %u bytes),",
  4359. pdev->stats.rx.to_stack.num,
  4360. pdev->stats.rx.to_stack.bytes);
  4361. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  4362. DP_TRACE(FATAL, "received on reo[%d] %u msdus ( %u bytes),",
  4363. i, pdev->stats.rx.rcvd_reo[i].num,
  4364. pdev->stats.rx.rcvd_reo[i].bytes);
  4365. DP_TRACE(FATAL, "intra-bss packets %u msdus ( %u bytes),",
  4366. pdev->stats.rx.intra_bss.pkts.num,
  4367. pdev->stats.rx.intra_bss.pkts.bytes);
  4368. DP_TRACE(FATAL, "intra-bss fails %u msdus ( %u bytes),",
  4369. pdev->stats.rx.intra_bss.fail.num,
  4370. pdev->stats.rx.intra_bss.fail.bytes);
  4371. DP_TRACE(FATAL, "raw packets %u msdus ( %u bytes),",
  4372. pdev->stats.rx.raw.num,
  4373. pdev->stats.rx.raw.bytes);
  4374. DP_TRACE(FATAL, "dropped: error %u msdus",
  4375. pdev->stats.rx.err.mic_err);
  4376. DP_TRACE(FATAL, "peer invalid %u",
  4377. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  4378. DP_TRACE(FATAL, "Reo Statistics");
  4379. DP_TRACE(FATAL, "rbm error: %u msdus",
  4380. pdev->soc->stats.rx.err.invalid_rbm);
  4381. DP_TRACE(FATAL, "hal ring access fail: %u msdus",
  4382. pdev->soc->stats.rx.err.hal_ring_access_fail);
  4383. DP_TRACE(FATAL, "Reo errors");
  4384. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  4385. error_code++) {
  4386. DP_TRACE(FATAL, "Reo error number (%u): %u msdus",
  4387. error_code,
  4388. pdev->soc->stats.rx.err.reo_error[error_code]);
  4389. }
  4390. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  4391. error_code++) {
  4392. DP_TRACE(FATAL, "Rxdma error number (%u): %u msdus",
  4393. error_code,
  4394. pdev->soc->stats.rx.err
  4395. .rxdma_error[error_code]);
  4396. }
  4397. DP_TRACE(FATAL, "Rx packets reaped per interrupt:");
  4398. DP_TRACE(FATAL, "Single Packet: %u",
  4399. pdev->stats.rx_ind_histogram.pkts_1);
  4400. DP_TRACE(FATAL, "2-20 Packets: %u",
  4401. pdev->stats.rx_ind_histogram.pkts_2_20);
  4402. DP_TRACE(FATAL, "21-40 Packets: %u",
  4403. pdev->stats.rx_ind_histogram.pkts_21_40);
  4404. DP_TRACE(FATAL, "41-60 Packets: %u",
  4405. pdev->stats.rx_ind_histogram.pkts_41_60);
  4406. DP_TRACE(FATAL, "61-80 Packets: %u",
  4407. pdev->stats.rx_ind_histogram.pkts_61_80);
  4408. DP_TRACE(FATAL, "81-100 Packets: %u",
  4409. pdev->stats.rx_ind_histogram.pkts_81_100);
  4410. DP_TRACE(FATAL, "101-200 Packets: %u",
  4411. pdev->stats.rx_ind_histogram.pkts_101_200);
  4412. DP_TRACE(FATAL, " 201+ Packets: %u",
  4413. pdev->stats.rx_ind_histogram.pkts_201_plus);
  4414. }
  4415. }
  4416. /*
  4417. * dp_txrx_dump_stats() - Dump statistics
  4418. * @value - Statistics option
  4419. */
  4420. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value)
  4421. {
  4422. struct dp_soc *soc =
  4423. (struct dp_soc *)psoc;
  4424. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4425. if (!soc) {
  4426. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4427. "%s: soc is NULL", __func__);
  4428. return QDF_STATUS_E_INVAL;
  4429. }
  4430. switch (value) {
  4431. case CDP_TXRX_PATH_STATS:
  4432. dp_txrx_path_stats(soc);
  4433. break;
  4434. case CDP_RX_RING_STATS:
  4435. dp_print_per_ring_stats(soc);
  4436. break;
  4437. case CDP_TXRX_TSO_STATS:
  4438. /* TODO: NOT IMPLEMENTED */
  4439. break;
  4440. case CDP_DUMP_TX_FLOW_POOL_INFO:
  4441. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  4442. break;
  4443. case CDP_DP_NAPI_STATS:
  4444. dp_print_napi_stats(soc);
  4445. break;
  4446. case CDP_TXRX_DESC_STATS:
  4447. /* TODO: NOT IMPLEMENTED */
  4448. break;
  4449. default:
  4450. status = QDF_STATUS_E_INVAL;
  4451. break;
  4452. }
  4453. return status;
  4454. }
  4455. static struct cdp_wds_ops dp_ops_wds = {
  4456. .vdev_set_wds = dp_vdev_set_wds,
  4457. };
  4458. /*
  4459. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  4460. * @soc - datapath soc handle
  4461. * @peer - datapath peer handle
  4462. *
  4463. * Delete the AST entries belonging to a peer
  4464. */
  4465. #ifdef FEATURE_WDS
  4466. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4467. struct dp_peer *peer)
  4468. {
  4469. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  4470. qdf_spin_lock_bh(&soc->ast_lock);
  4471. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry) {
  4472. if (ast_entry->next_hop) {
  4473. soc->cdp_soc.ol_ops->peer_del_wds_entry(
  4474. peer->vdev->pdev->osif_pdev,
  4475. ast_entry->mac_addr.raw);
  4476. }
  4477. dp_peer_del_ast(soc, ast_entry);
  4478. }
  4479. qdf_spin_unlock_bh(&soc->ast_lock);
  4480. }
  4481. #else
  4482. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4483. struct dp_peer *peer)
  4484. {
  4485. }
  4486. #endif
  4487. /*
  4488. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  4489. * @vdev_handle - datapath vdev handle
  4490. * @callback - callback function
  4491. * @ctxt: callback context
  4492. *
  4493. */
  4494. static void
  4495. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  4496. ol_txrx_data_tx_cb callback, void *ctxt)
  4497. {
  4498. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4499. vdev->tx_non_std_data_callback.func = callback;
  4500. vdev->tx_non_std_data_callback.ctxt = ctxt;
  4501. }
  4502. #ifdef CONFIG_WIN
  4503. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4504. {
  4505. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  4506. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  4507. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  4508. dp_peer_delete_ast_entries(soc, peer);
  4509. }
  4510. #endif
  4511. static struct cdp_cmn_ops dp_ops_cmn = {
  4512. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  4513. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  4514. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  4515. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  4516. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  4517. .txrx_peer_create = dp_peer_create_wifi3,
  4518. .txrx_peer_setup = dp_peer_setup_wifi3,
  4519. #ifdef CONFIG_WIN
  4520. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  4521. #else
  4522. .txrx_peer_teardown = NULL,
  4523. #endif
  4524. .txrx_peer_delete = dp_peer_delete_wifi3,
  4525. .txrx_vdev_register = dp_vdev_register_wifi3,
  4526. .txrx_soc_detach = dp_soc_detach_wifi3,
  4527. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  4528. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  4529. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  4530. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  4531. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  4532. .delba_process = dp_delba_process_wifi3,
  4533. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  4534. .flush_cache_rx_queue = NULL,
  4535. /* TODO: get API's for dscp-tid need to be added*/
  4536. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  4537. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  4538. .txrx_stats = dp_txrx_stats,
  4539. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  4540. .display_stats = dp_txrx_dump_stats,
  4541. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  4542. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  4543. #ifdef DP_INTR_POLL_BASED
  4544. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  4545. #else
  4546. .txrx_intr_attach = dp_soc_interrupt_attach,
  4547. #endif
  4548. .txrx_intr_detach = dp_soc_interrupt_detach,
  4549. .set_pn_check = dp_set_pn_check_wifi3,
  4550. /* TODO: Add other functions */
  4551. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set
  4552. };
  4553. static struct cdp_ctrl_ops dp_ops_ctrl = {
  4554. .txrx_peer_authorize = dp_peer_authorize,
  4555. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  4556. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  4557. #ifdef MESH_MODE_SUPPORT
  4558. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  4559. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  4560. #endif
  4561. .txrx_set_vdev_param = dp_set_vdev_param,
  4562. .txrx_peer_set_nawds = dp_peer_set_nawds,
  4563. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  4564. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  4565. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  4566. .txrx_update_filter_neighbour_peers =
  4567. dp_update_filter_neighbour_peers,
  4568. .txrx_get_sec_type = dp_get_sec_type,
  4569. /* TODO: Add other functions */
  4570. .txrx_wdi_event_sub = dp_wdi_event_sub,
  4571. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  4572. };
  4573. static struct cdp_me_ops dp_ops_me = {
  4574. #ifdef ATH_SUPPORT_IQUE
  4575. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  4576. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  4577. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  4578. #endif
  4579. };
  4580. static struct cdp_mon_ops dp_ops_mon = {
  4581. .txrx_monitor_set_filter_ucast_data = NULL,
  4582. .txrx_monitor_set_filter_mcast_data = NULL,
  4583. .txrx_monitor_set_filter_non_data = NULL,
  4584. .txrx_monitor_get_filter_ucast_data = NULL,
  4585. .txrx_monitor_get_filter_mcast_data = NULL,
  4586. .txrx_monitor_get_filter_non_data = NULL,
  4587. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  4588. };
  4589. static struct cdp_host_stats_ops dp_ops_host_stats = {
  4590. .txrx_per_peer_stats = dp_get_host_peer_stats,
  4591. .get_fw_peer_stats = dp_get_fw_peer_stats,
  4592. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  4593. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  4594. /* TODO */
  4595. };
  4596. static struct cdp_raw_ops dp_ops_raw = {
  4597. /* TODO */
  4598. };
  4599. #ifdef CONFIG_WIN
  4600. static struct cdp_pflow_ops dp_ops_pflow = {
  4601. /* TODO */
  4602. };
  4603. #endif /* CONFIG_WIN */
  4604. #ifdef FEATURE_RUNTIME_PM
  4605. /**
  4606. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  4607. * @opaque_pdev: DP pdev context
  4608. *
  4609. * DP is ready to runtime suspend if there are no pending TX packets.
  4610. *
  4611. * Return: QDF_STATUS
  4612. */
  4613. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  4614. {
  4615. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  4616. struct dp_soc *soc = pdev->soc;
  4617. /* Call DP TX flow control API to check if there is any
  4618. pending packets */
  4619. if (soc->intr_mode == DP_INTR_POLL)
  4620. qdf_timer_stop(&soc->int_timer);
  4621. return QDF_STATUS_SUCCESS;
  4622. }
  4623. /**
  4624. * dp_runtime_resume() - ensure DP is ready to runtime resume
  4625. * @opaque_pdev: DP pdev context
  4626. *
  4627. * Resume DP for runtime PM.
  4628. *
  4629. * Return: QDF_STATUS
  4630. */
  4631. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  4632. {
  4633. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  4634. struct dp_soc *soc = pdev->soc;
  4635. void *hal_srng;
  4636. int i;
  4637. if (soc->intr_mode == DP_INTR_POLL)
  4638. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  4639. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  4640. hal_srng = soc->tcl_data_ring[i].hal_srng;
  4641. if (hal_srng) {
  4642. /* We actually only need to acquire the lock */
  4643. hal_srng_access_start(soc->hal_soc, hal_srng);
  4644. /* Update SRC ring head pointer for HW to send
  4645. all pending packets */
  4646. hal_srng_access_end(soc->hal_soc, hal_srng);
  4647. }
  4648. }
  4649. return QDF_STATUS_SUCCESS;
  4650. }
  4651. #endif /* FEATURE_RUNTIME_PM */
  4652. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  4653. {
  4654. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  4655. struct dp_soc *soc = pdev->soc;
  4656. if (soc->intr_mode == DP_INTR_POLL)
  4657. qdf_timer_stop(&soc->int_timer);
  4658. return QDF_STATUS_SUCCESS;
  4659. }
  4660. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  4661. {
  4662. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  4663. struct dp_soc *soc = pdev->soc;
  4664. if (soc->intr_mode == DP_INTR_POLL)
  4665. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  4666. return QDF_STATUS_SUCCESS;
  4667. }
  4668. #ifndef CONFIG_WIN
  4669. static struct cdp_misc_ops dp_ops_misc = {
  4670. .tx_non_std = dp_tx_non_std,
  4671. .get_opmode = dp_get_opmode,
  4672. #ifdef FEATURE_RUNTIME_PM
  4673. .runtime_suspend = dp_runtime_suspend,
  4674. .runtime_resume = dp_runtime_resume,
  4675. #endif /* FEATURE_RUNTIME_PM */
  4676. };
  4677. static struct cdp_flowctl_ops dp_ops_flowctl = {
  4678. /* WIFI 3.0 DP implement as required. */
  4679. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  4680. .register_pause_cb = dp_txrx_register_pause_cb,
  4681. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  4682. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  4683. };
  4684. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  4685. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4686. };
  4687. #ifdef IPA_OFFLOAD
  4688. static struct cdp_ipa_ops dp_ops_ipa = {
  4689. .ipa_get_resource = dp_ipa_get_resource,
  4690. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  4691. .ipa_op_response = dp_ipa_op_response,
  4692. .ipa_register_op_cb = dp_ipa_register_op_cb,
  4693. .ipa_get_stat = dp_ipa_get_stat,
  4694. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  4695. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  4696. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  4697. .ipa_setup = dp_ipa_setup,
  4698. .ipa_cleanup = dp_ipa_cleanup,
  4699. .ipa_setup_iface = dp_ipa_setup_iface,
  4700. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  4701. .ipa_enable_pipes = dp_ipa_enable_pipes,
  4702. .ipa_disable_pipes = dp_ipa_disable_pipes,
  4703. .ipa_set_perf_level = dp_ipa_set_perf_level
  4704. };
  4705. #endif
  4706. static struct cdp_bus_ops dp_ops_bus = {
  4707. .bus_suspend = dp_bus_suspend,
  4708. .bus_resume = dp_bus_resume
  4709. };
  4710. static struct cdp_ocb_ops dp_ops_ocb = {
  4711. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4712. };
  4713. static struct cdp_throttle_ops dp_ops_throttle = {
  4714. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4715. };
  4716. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  4717. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4718. };
  4719. static struct cdp_cfg_ops dp_ops_cfg = {
  4720. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  4721. };
  4722. static struct cdp_peer_ops dp_ops_peer = {
  4723. .register_peer = dp_register_peer,
  4724. .clear_peer = dp_clear_peer,
  4725. .find_peer_by_addr = dp_find_peer_by_addr,
  4726. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  4727. .local_peer_id = dp_local_peer_id,
  4728. .peer_find_by_local_id = dp_peer_find_by_local_id,
  4729. .peer_state_update = dp_peer_state_update,
  4730. .get_vdevid = dp_get_vdevid,
  4731. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  4732. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  4733. .get_vdev_for_peer = dp_get_vdev_for_peer,
  4734. .get_peer_state = dp_get_peer_state,
  4735. .last_assoc_received = dp_get_last_assoc_received,
  4736. .last_disassoc_received = dp_get_last_disassoc_received,
  4737. .last_deauth_received = dp_get_last_deauth_received,
  4738. };
  4739. #endif
  4740. static struct cdp_ops dp_txrx_ops = {
  4741. .cmn_drv_ops = &dp_ops_cmn,
  4742. .ctrl_ops = &dp_ops_ctrl,
  4743. .me_ops = &dp_ops_me,
  4744. .mon_ops = &dp_ops_mon,
  4745. .host_stats_ops = &dp_ops_host_stats,
  4746. .wds_ops = &dp_ops_wds,
  4747. .raw_ops = &dp_ops_raw,
  4748. #ifdef CONFIG_WIN
  4749. .pflow_ops = &dp_ops_pflow,
  4750. #endif /* CONFIG_WIN */
  4751. #ifndef CONFIG_WIN
  4752. .misc_ops = &dp_ops_misc,
  4753. .cfg_ops = &dp_ops_cfg,
  4754. .flowctl_ops = &dp_ops_flowctl,
  4755. .l_flowctl_ops = &dp_ops_l_flowctl,
  4756. #ifdef IPA_OFFLOAD
  4757. .ipa_ops = &dp_ops_ipa,
  4758. #endif
  4759. .bus_ops = &dp_ops_bus,
  4760. .ocb_ops = &dp_ops_ocb,
  4761. .peer_ops = &dp_ops_peer,
  4762. .throttle_ops = &dp_ops_throttle,
  4763. .mob_stats_ops = &dp_ops_mob_stats,
  4764. #endif
  4765. };
  4766. /*
  4767. * dp_soc_set_txrx_ring_map()
  4768. * @dp_soc: DP handler for soc
  4769. *
  4770. * Return: Void
  4771. */
  4772. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  4773. {
  4774. uint32_t i;
  4775. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  4776. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  4777. }
  4778. }
  4779. /*
  4780. * dp_soc_attach_wifi3() - Attach txrx SOC
  4781. * @osif_soc: Opaque SOC handle from OSIF/HDD
  4782. * @htc_handle: Opaque HTC handle
  4783. * @hif_handle: Opaque HIF handle
  4784. * @qdf_osdev: QDF device
  4785. *
  4786. * Return: DP SOC handle on success, NULL on failure
  4787. */
  4788. /*
  4789. * Local prototype added to temporarily address warning caused by
  4790. * -Wmissing-prototypes. A more correct solution, namely to expose
  4791. * a prototype in an appropriate header file, will come later.
  4792. */
  4793. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  4794. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  4795. struct ol_if_ops *ol_ops, struct wlan_objmgr_psoc *psoc);
  4796. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  4797. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  4798. struct ol_if_ops *ol_ops, struct wlan_objmgr_psoc *psoc)
  4799. {
  4800. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  4801. if (!soc) {
  4802. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4803. FL("DP SOC memory allocation failed"));
  4804. goto fail0;
  4805. }
  4806. soc->cdp_soc.ops = &dp_txrx_ops;
  4807. soc->cdp_soc.ol_ops = ol_ops;
  4808. soc->osif_soc = osif_soc;
  4809. soc->osdev = qdf_osdev;
  4810. soc->hif_handle = hif_handle;
  4811. soc->psoc = psoc;
  4812. soc->hal_soc = hif_get_hal_handle(hif_handle);
  4813. soc->htt_handle = htt_soc_attach(soc, osif_soc, htc_handle,
  4814. soc->hal_soc, qdf_osdev);
  4815. if (!soc->htt_handle) {
  4816. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4817. FL("HTT attach failed"));
  4818. goto fail1;
  4819. }
  4820. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  4821. if (!soc->wlan_cfg_ctx) {
  4822. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4823. FL("wlan_cfg_soc_attach failed"));
  4824. goto fail2;
  4825. }
  4826. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx, rx_hash);
  4827. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  4828. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc,
  4829. CDP_CFG_MAX_PEER_ID);
  4830. if (ret != -EINVAL) {
  4831. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  4832. }
  4833. }
  4834. qdf_spinlock_create(&soc->peer_ref_mutex);
  4835. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  4836. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  4837. /* fill the tx/rx cpu ring map*/
  4838. dp_soc_set_txrx_ring_map(soc);
  4839. qdf_spinlock_create(&soc->htt_stats.lock);
  4840. /* initialize work queue for stats processing */
  4841. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  4842. return (void *)soc;
  4843. fail2:
  4844. htt_soc_detach(soc->htt_handle);
  4845. fail1:
  4846. qdf_mem_free(soc);
  4847. fail0:
  4848. return NULL;
  4849. }
  4850. #if defined(CONFIG_WIN) && WDI_EVENT_ENABLE
  4851. /*
  4852. * dp_set_pktlog_wifi3() - attach txrx vdev
  4853. * @pdev: Datapath PDEV handle
  4854. * @event: which event's notifications are being subscribed to
  4855. * @enable: WDI event subscribe or not. (True or False)
  4856. *
  4857. * Return: Success, NULL on failure
  4858. */
  4859. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  4860. bool enable)
  4861. {
  4862. struct dp_soc *soc = pdev->soc;
  4863. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  4864. if (enable) {
  4865. switch (event) {
  4866. case WDI_EVENT_RX_DESC:
  4867. if (pdev->monitor_vdev) {
  4868. /* Nothing needs to be done if monitor mode is
  4869. * enabled
  4870. */
  4871. return 0;
  4872. }
  4873. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  4874. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  4875. htt_tlv_filter.mpdu_start = 1;
  4876. htt_tlv_filter.msdu_start = 1;
  4877. htt_tlv_filter.msdu_end = 1;
  4878. htt_tlv_filter.mpdu_end = 1;
  4879. htt_tlv_filter.packet_header = 1;
  4880. htt_tlv_filter.attention = 1;
  4881. htt_tlv_filter.ppdu_start = 1;
  4882. htt_tlv_filter.ppdu_end = 1;
  4883. htt_tlv_filter.ppdu_end_user_stats = 1;
  4884. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4885. htt_tlv_filter.ppdu_end_status_done = 1;
  4886. htt_tlv_filter.enable_fp = 1;
  4887. htt_h2t_rx_ring_cfg(soc->htt_handle,
  4888. pdev->pdev_id,
  4889. pdev->rxdma_mon_status_ring.hal_srng,
  4890. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4891. &htt_tlv_filter);
  4892. }
  4893. break;
  4894. case WDI_EVENT_LITE_RX:
  4895. if (pdev->monitor_vdev) {
  4896. /* Nothing needs to be done if monitor mode is
  4897. * enabled
  4898. */
  4899. return 0;
  4900. }
  4901. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  4902. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  4903. htt_tlv_filter.ppdu_start = 1;
  4904. htt_tlv_filter.ppdu_end = 1;
  4905. htt_tlv_filter.ppdu_end_user_stats = 1;
  4906. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4907. htt_tlv_filter.ppdu_end_status_done = 1;
  4908. htt_tlv_filter.enable_fp = 1;
  4909. htt_h2t_rx_ring_cfg(soc->htt_handle,
  4910. pdev->pdev_id,
  4911. pdev->rxdma_mon_status_ring.hal_srng,
  4912. RXDMA_MONITOR_STATUS,
  4913. RX_BUFFER_SIZE_PKTLOG_LITE,
  4914. &htt_tlv_filter);
  4915. }
  4916. break;
  4917. case WDI_EVENT_LITE_T2H:
  4918. if (pdev->monitor_vdev) {
  4919. /* Nothing needs to be done if monitor mode is
  4920. * enabled
  4921. */
  4922. return 0;
  4923. }
  4924. /* To enable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  4925. * passing value 0xffff. Once these macros will define in htt
  4926. * header file will use proper macros
  4927. */
  4928. dp_h2t_cfg_stats_msg_send(pdev, 0xffff);
  4929. break;
  4930. default:
  4931. /* Nothing needs to be done for other pktlog types */
  4932. break;
  4933. }
  4934. } else {
  4935. switch (event) {
  4936. case WDI_EVENT_RX_DESC:
  4937. case WDI_EVENT_LITE_RX:
  4938. if (pdev->monitor_vdev) {
  4939. /* Nothing needs to be done if monitor mode is
  4940. * enabled
  4941. */
  4942. return 0;
  4943. }
  4944. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  4945. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  4946. /* htt_tlv_filter is initialized to 0 */
  4947. htt_h2t_rx_ring_cfg(soc->htt_handle,
  4948. pdev->pdev_id,
  4949. pdev->rxdma_mon_status_ring.hal_srng,
  4950. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4951. &htt_tlv_filter);
  4952. }
  4953. break;
  4954. case WDI_EVENT_LITE_T2H:
  4955. if (pdev->monitor_vdev) {
  4956. /* Nothing needs to be done if monitor mode is
  4957. * enabled
  4958. */
  4959. return 0;
  4960. }
  4961. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  4962. * passing value 0. Once these macros will define in htt
  4963. * header file will use proper macros
  4964. */
  4965. dp_h2t_cfg_stats_msg_send(pdev, 0);
  4966. break;
  4967. default:
  4968. /* Nothing needs to be done for other pktlog types */
  4969. break;
  4970. }
  4971. }
  4972. return 0;
  4973. }
  4974. #endif