wcss_seq_hwiobase.h 5.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143
  1. /*
  2. * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
  3. * SPDX-License-Identifier: ISC
  4. */
  5. #ifndef __WCSS_SEQ_HWIOBASE_H__
  6. #define __WCSS_SEQ_HWIOBASE_H__
  7. #define WCSS_CFGBUS_BASE 0x00008000
  8. #define WCSS_CFGBUS_BASE_SIZE 0x00008000
  9. #define WCSS_CFGBUS_BASE_PHYS 0x00008000
  10. #define UMAC_NOC_BASE 0x00140000
  11. #define UMAC_NOC_BASE_SIZE 0x00004200
  12. #define UMAC_NOC_BASE_PHYS 0x00140000
  13. #define PHYA0_BASE 0x00300000
  14. #define PHYA0_BASE_SIZE 0x00300000
  15. #define PHYA0_BASE_PHYS 0x00300000
  16. #define DMAC_BASE 0x00900000
  17. #define DMAC_BASE_SIZE 0x00080000
  18. #define DMAC_BASE_PHYS 0x00900000
  19. #define UMAC_BASE 0x00a00000
  20. #define UMAC_BASE_SIZE 0x0004d000
  21. #define UMAC_BASE_PHYS 0x00a00000
  22. #define PMAC0_BASE 0x00a80000
  23. #define PMAC0_BASE_SIZE 0x00040000
  24. #define PMAC0_BASE_PHYS 0x00a80000
  25. #define MAC_WSIB_BASE 0x00b3c000
  26. #define MAC_WSIB_BASE_SIZE 0x00004000
  27. #define MAC_WSIB_BASE_PHYS 0x00b3c000
  28. #define CXC_BASE 0x00b40000
  29. #define CXC_BASE_SIZE 0x00010000
  30. #define CXC_BASE_PHYS 0x00b40000
  31. #define WFSS_PMM_BASE 0x00b50000
  32. #define WFSS_PMM_BASE_SIZE 0x00002401
  33. #define WFSS_PMM_BASE_PHYS 0x00b50000
  34. #define WFSS_CC_BASE 0x00b60000
  35. #define WFSS_CC_BASE_SIZE 0x00008000
  36. #define WFSS_CC_BASE_PHYS 0x00b60000
  37. #define WCMN_CORE_BASE 0x00b68000
  38. #define WCMN_CORE_BASE_SIZE 0x000008a9
  39. #define WCMN_CORE_BASE_PHYS 0x00b68000
  40. #define WIFI_CFGBUS_APB_TSLV_BASE 0x00b6b000
  41. #define WIFI_CFGBUS_APB_TSLV_BASE_SIZE 0x00001000
  42. #define WIFI_CFGBUS_APB_TSLV_BASE_PHYS 0x00b6b000
  43. #define WFSS_CFGBUS_BASE 0x00b6c000
  44. #define WFSS_CFGBUS_BASE_SIZE 0x000000a0
  45. #define WFSS_CFGBUS_BASE_PHYS 0x00b6c000
  46. #define WIFI_CFGBUS_AHB_TSLV_BASE 0x00b6d000
  47. #define WIFI_CFGBUS_AHB_TSLV_BASE_SIZE 0x00001000
  48. #define WIFI_CFGBUS_AHB_TSLV_BASE_PHYS 0x00b6d000
  49. #define UMAC_ACMT_BASE 0x00b6e000
  50. #define UMAC_ACMT_BASE_SIZE 0x00001000
  51. #define UMAC_ACMT_BASE_PHYS 0x00b6e000
  52. #define WCSS_CC_BASE 0x00b80000
  53. #define WCSS_CC_BASE_SIZE 0x00010000
  54. #define WCSS_CC_BASE_PHYS 0x00b80000
  55. #define PMM_TOP_BASE 0x00b90000
  56. #define PMM_TOP_BASE_SIZE 0x00010000
  57. #define PMM_TOP_BASE_PHYS 0x00b90000
  58. #define WCSS_TOP_CMN_BASE 0x00ba0000
  59. #define WCSS_TOP_CMN_BASE_SIZE 0x00004000
  60. #define WCSS_TOP_CMN_BASE_PHYS 0x00ba0000
  61. #define MSIP_BASE 0x00bb0000
  62. #define MSIP_BASE_SIZE 0x00010000
  63. #define MSIP_BASE_PHYS 0x00bb0000
  64. #define DBG_BASE 0x01000000
  65. #define DBG_BASE_SIZE 0x00100000
  66. #define DBG_BASE_PHYS 0x01000000
  67. #define Q6SS_WLAN_BASE 0x01100000
  68. #define Q6SS_WLAN_BASE_SIZE 0x00100000
  69. #define Q6SS_WLAN_BASE_PHYS 0x01100000
  70. #endif