unallocated_ru_160_info.h 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475
  1. /*
  2. * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
  3. * SPDX-License-Identifier: ISC
  4. */
  5. #ifndef _UNALLOCATED_RU_160_INFO_H_
  6. #define _UNALLOCATED_RU_160_INFO_H_
  7. #if !defined(__ASSEMBLER__)
  8. #endif
  9. #define NUM_OF_DWORDS_UNALLOCATED_RU_160_INFO 1
  10. struct unallocated_ru_160_info {
  11. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  12. uint32_t subband80_0_cc0 : 8,
  13. subband80_0_cc1 : 8,
  14. subband80_1_cc0 : 8,
  15. subband80_1_cc1 : 8;
  16. #else
  17. uint32_t subband80_1_cc1 : 8,
  18. subband80_1_cc0 : 8,
  19. subband80_0_cc1 : 8,
  20. subband80_0_cc0 : 8;
  21. #endif
  22. };
  23. #define UNALLOCATED_RU_160_INFO_SUBBAND80_0_CC0_OFFSET 0x00000000
  24. #define UNALLOCATED_RU_160_INFO_SUBBAND80_0_CC0_LSB 0
  25. #define UNALLOCATED_RU_160_INFO_SUBBAND80_0_CC0_MSB 7
  26. #define UNALLOCATED_RU_160_INFO_SUBBAND80_0_CC0_MASK 0x000000ff
  27. #define UNALLOCATED_RU_160_INFO_SUBBAND80_0_CC1_OFFSET 0x00000000
  28. #define UNALLOCATED_RU_160_INFO_SUBBAND80_0_CC1_LSB 8
  29. #define UNALLOCATED_RU_160_INFO_SUBBAND80_0_CC1_MSB 15
  30. #define UNALLOCATED_RU_160_INFO_SUBBAND80_0_CC1_MASK 0x0000ff00
  31. #define UNALLOCATED_RU_160_INFO_SUBBAND80_1_CC0_OFFSET 0x00000000
  32. #define UNALLOCATED_RU_160_INFO_SUBBAND80_1_CC0_LSB 16
  33. #define UNALLOCATED_RU_160_INFO_SUBBAND80_1_CC0_MSB 23
  34. #define UNALLOCATED_RU_160_INFO_SUBBAND80_1_CC0_MASK 0x00ff0000
  35. #define UNALLOCATED_RU_160_INFO_SUBBAND80_1_CC1_OFFSET 0x00000000
  36. #define UNALLOCATED_RU_160_INFO_SUBBAND80_1_CC1_LSB 24
  37. #define UNALLOCATED_RU_160_INFO_SUBBAND80_1_CC1_MSB 31
  38. #define UNALLOCATED_RU_160_INFO_SUBBAND80_1_CC1_MASK 0xff000000
  39. #endif