tx_msdu_start.h 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367
  1. /*
  2. * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
  3. * SPDX-License-Identifier: ISC
  4. */
  5. #ifndef _TX_MSDU_START_H_
  6. #define _TX_MSDU_START_H_
  7. #if !defined(__ASSEMBLER__)
  8. #endif
  9. #define NUM_OF_DWORDS_TX_MSDU_START 8
  10. #define NUM_OF_QWORDS_TX_MSDU_START 4
  11. struct tx_msdu_start {
  12. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  13. uint32_t msdu_len : 14,
  14. first_msdu : 1,
  15. last_msdu : 1,
  16. encap_type : 2,
  17. epd_en : 1,
  18. da_sa_present : 2,
  19. ipv4_checksum_en : 1,
  20. udp_over_ipv4_checksum_en : 1,
  21. udp_over_ipv6_checksum_en : 1,
  22. tcp_over_ipv4_checksum_en : 1,
  23. tcp_over_ipv6_checksum_en : 1,
  24. dummy_msdu_delimitation : 1,
  25. reserved_0a : 5;
  26. uint32_t tso_enable : 1,
  27. reserved_1a : 6,
  28. tcp_flag : 9,
  29. tcp_flag_mask : 9,
  30. mesh_enable : 1,
  31. reserved_1b : 6;
  32. uint32_t l2_length : 16,
  33. ip_length : 16;
  34. uint32_t tcp_seq_number : 32;
  35. uint32_t ip_identification : 16,
  36. checksum_offset : 13,
  37. partial_checksum_en : 1,
  38. reserved_4 : 2;
  39. uint32_t payload_start_offset : 14,
  40. reserved_5a : 2,
  41. payload_end_offset : 14,
  42. reserved_5b : 2;
  43. uint32_t udp_length : 16,
  44. reserved_6 : 16;
  45. uint32_t tlv64_padding : 32;
  46. #else
  47. uint32_t reserved_0a : 5,
  48. dummy_msdu_delimitation : 1,
  49. tcp_over_ipv6_checksum_en : 1,
  50. tcp_over_ipv4_checksum_en : 1,
  51. udp_over_ipv6_checksum_en : 1,
  52. udp_over_ipv4_checksum_en : 1,
  53. ipv4_checksum_en : 1,
  54. da_sa_present : 2,
  55. epd_en : 1,
  56. encap_type : 2,
  57. last_msdu : 1,
  58. first_msdu : 1,
  59. msdu_len : 14;
  60. uint32_t reserved_1b : 6,
  61. mesh_enable : 1,
  62. tcp_flag_mask : 9,
  63. tcp_flag : 9,
  64. reserved_1a : 6,
  65. tso_enable : 1;
  66. uint32_t ip_length : 16,
  67. l2_length : 16;
  68. uint32_t tcp_seq_number : 32;
  69. uint32_t reserved_4 : 2,
  70. partial_checksum_en : 1,
  71. checksum_offset : 13,
  72. ip_identification : 16;
  73. uint32_t reserved_5b : 2,
  74. payload_end_offset : 14,
  75. reserved_5a : 2,
  76. payload_start_offset : 14;
  77. uint32_t reserved_6 : 16,
  78. udp_length : 16;
  79. uint32_t tlv64_padding : 32;
  80. #endif
  81. };
  82. #define TX_MSDU_START_MSDU_LEN_OFFSET 0x0000000000000000
  83. #define TX_MSDU_START_MSDU_LEN_LSB 0
  84. #define TX_MSDU_START_MSDU_LEN_MSB 13
  85. #define TX_MSDU_START_MSDU_LEN_MASK 0x0000000000003fff
  86. #define TX_MSDU_START_FIRST_MSDU_OFFSET 0x0000000000000000
  87. #define TX_MSDU_START_FIRST_MSDU_LSB 14
  88. #define TX_MSDU_START_FIRST_MSDU_MSB 14
  89. #define TX_MSDU_START_FIRST_MSDU_MASK 0x0000000000004000
  90. #define TX_MSDU_START_LAST_MSDU_OFFSET 0x0000000000000000
  91. #define TX_MSDU_START_LAST_MSDU_LSB 15
  92. #define TX_MSDU_START_LAST_MSDU_MSB 15
  93. #define TX_MSDU_START_LAST_MSDU_MASK 0x0000000000008000
  94. #define TX_MSDU_START_ENCAP_TYPE_OFFSET 0x0000000000000000
  95. #define TX_MSDU_START_ENCAP_TYPE_LSB 16
  96. #define TX_MSDU_START_ENCAP_TYPE_MSB 17
  97. #define TX_MSDU_START_ENCAP_TYPE_MASK 0x0000000000030000
  98. #define TX_MSDU_START_EPD_EN_OFFSET 0x0000000000000000
  99. #define TX_MSDU_START_EPD_EN_LSB 18
  100. #define TX_MSDU_START_EPD_EN_MSB 18
  101. #define TX_MSDU_START_EPD_EN_MASK 0x0000000000040000
  102. #define TX_MSDU_START_DA_SA_PRESENT_OFFSET 0x0000000000000000
  103. #define TX_MSDU_START_DA_SA_PRESENT_LSB 19
  104. #define TX_MSDU_START_DA_SA_PRESENT_MSB 20
  105. #define TX_MSDU_START_DA_SA_PRESENT_MASK 0x0000000000180000
  106. #define TX_MSDU_START_IPV4_CHECKSUM_EN_OFFSET 0x0000000000000000
  107. #define TX_MSDU_START_IPV4_CHECKSUM_EN_LSB 21
  108. #define TX_MSDU_START_IPV4_CHECKSUM_EN_MSB 21
  109. #define TX_MSDU_START_IPV4_CHECKSUM_EN_MASK 0x0000000000200000
  110. #define TX_MSDU_START_UDP_OVER_IPV4_CHECKSUM_EN_OFFSET 0x0000000000000000
  111. #define TX_MSDU_START_UDP_OVER_IPV4_CHECKSUM_EN_LSB 22
  112. #define TX_MSDU_START_UDP_OVER_IPV4_CHECKSUM_EN_MSB 22
  113. #define TX_MSDU_START_UDP_OVER_IPV4_CHECKSUM_EN_MASK 0x0000000000400000
  114. #define TX_MSDU_START_UDP_OVER_IPV6_CHECKSUM_EN_OFFSET 0x0000000000000000
  115. #define TX_MSDU_START_UDP_OVER_IPV6_CHECKSUM_EN_LSB 23
  116. #define TX_MSDU_START_UDP_OVER_IPV6_CHECKSUM_EN_MSB 23
  117. #define TX_MSDU_START_UDP_OVER_IPV6_CHECKSUM_EN_MASK 0x0000000000800000
  118. #define TX_MSDU_START_TCP_OVER_IPV4_CHECKSUM_EN_OFFSET 0x0000000000000000
  119. #define TX_MSDU_START_TCP_OVER_IPV4_CHECKSUM_EN_LSB 24
  120. #define TX_MSDU_START_TCP_OVER_IPV4_CHECKSUM_EN_MSB 24
  121. #define TX_MSDU_START_TCP_OVER_IPV4_CHECKSUM_EN_MASK 0x0000000001000000
  122. #define TX_MSDU_START_TCP_OVER_IPV6_CHECKSUM_EN_OFFSET 0x0000000000000000
  123. #define TX_MSDU_START_TCP_OVER_IPV6_CHECKSUM_EN_LSB 25
  124. #define TX_MSDU_START_TCP_OVER_IPV6_CHECKSUM_EN_MSB 25
  125. #define TX_MSDU_START_TCP_OVER_IPV6_CHECKSUM_EN_MASK 0x0000000002000000
  126. #define TX_MSDU_START_DUMMY_MSDU_DELIMITATION_OFFSET 0x0000000000000000
  127. #define TX_MSDU_START_DUMMY_MSDU_DELIMITATION_LSB 26
  128. #define TX_MSDU_START_DUMMY_MSDU_DELIMITATION_MSB 26
  129. #define TX_MSDU_START_DUMMY_MSDU_DELIMITATION_MASK 0x0000000004000000
  130. #define TX_MSDU_START_RESERVED_0A_OFFSET 0x0000000000000000
  131. #define TX_MSDU_START_RESERVED_0A_LSB 27
  132. #define TX_MSDU_START_RESERVED_0A_MSB 31
  133. #define TX_MSDU_START_RESERVED_0A_MASK 0x00000000f8000000
  134. #define TX_MSDU_START_TSO_ENABLE_OFFSET 0x0000000000000000
  135. #define TX_MSDU_START_TSO_ENABLE_LSB 32
  136. #define TX_MSDU_START_TSO_ENABLE_MSB 32
  137. #define TX_MSDU_START_TSO_ENABLE_MASK 0x0000000100000000
  138. #define TX_MSDU_START_RESERVED_1A_OFFSET 0x0000000000000000
  139. #define TX_MSDU_START_RESERVED_1A_LSB 33
  140. #define TX_MSDU_START_RESERVED_1A_MSB 38
  141. #define TX_MSDU_START_RESERVED_1A_MASK 0x0000007e00000000
  142. #define TX_MSDU_START_TCP_FLAG_OFFSET 0x0000000000000000
  143. #define TX_MSDU_START_TCP_FLAG_LSB 39
  144. #define TX_MSDU_START_TCP_FLAG_MSB 47
  145. #define TX_MSDU_START_TCP_FLAG_MASK 0x0000ff8000000000
  146. #define TX_MSDU_START_TCP_FLAG_MASK_OFFSET 0x0000000000000000
  147. #define TX_MSDU_START_TCP_FLAG_MASK_LSB 48
  148. #define TX_MSDU_START_TCP_FLAG_MASK_MSB 56
  149. #define TX_MSDU_START_TCP_FLAG_MASK_MASK 0x01ff000000000000
  150. #define TX_MSDU_START_MESH_ENABLE_OFFSET 0x0000000000000000
  151. #define TX_MSDU_START_MESH_ENABLE_LSB 57
  152. #define TX_MSDU_START_MESH_ENABLE_MSB 57
  153. #define TX_MSDU_START_MESH_ENABLE_MASK 0x0200000000000000
  154. #define TX_MSDU_START_RESERVED_1B_OFFSET 0x0000000000000000
  155. #define TX_MSDU_START_RESERVED_1B_LSB 58
  156. #define TX_MSDU_START_RESERVED_1B_MSB 63
  157. #define TX_MSDU_START_RESERVED_1B_MASK 0xfc00000000000000
  158. #define TX_MSDU_START_L2_LENGTH_OFFSET 0x0000000000000008
  159. #define TX_MSDU_START_L2_LENGTH_LSB 0
  160. #define TX_MSDU_START_L2_LENGTH_MSB 15
  161. #define TX_MSDU_START_L2_LENGTH_MASK 0x000000000000ffff
  162. #define TX_MSDU_START_IP_LENGTH_OFFSET 0x0000000000000008
  163. #define TX_MSDU_START_IP_LENGTH_LSB 16
  164. #define TX_MSDU_START_IP_LENGTH_MSB 31
  165. #define TX_MSDU_START_IP_LENGTH_MASK 0x00000000ffff0000
  166. #define TX_MSDU_START_TCP_SEQ_NUMBER_OFFSET 0x0000000000000008
  167. #define TX_MSDU_START_TCP_SEQ_NUMBER_LSB 32
  168. #define TX_MSDU_START_TCP_SEQ_NUMBER_MSB 63
  169. #define TX_MSDU_START_TCP_SEQ_NUMBER_MASK 0xffffffff00000000
  170. #define TX_MSDU_START_IP_IDENTIFICATION_OFFSET 0x0000000000000010
  171. #define TX_MSDU_START_IP_IDENTIFICATION_LSB 0
  172. #define TX_MSDU_START_IP_IDENTIFICATION_MSB 15
  173. #define TX_MSDU_START_IP_IDENTIFICATION_MASK 0x000000000000ffff
  174. #define TX_MSDU_START_CHECKSUM_OFFSET_OFFSET 0x0000000000000010
  175. #define TX_MSDU_START_CHECKSUM_OFFSET_LSB 16
  176. #define TX_MSDU_START_CHECKSUM_OFFSET_MSB 28
  177. #define TX_MSDU_START_CHECKSUM_OFFSET_MASK 0x000000001fff0000
  178. #define TX_MSDU_START_PARTIAL_CHECKSUM_EN_OFFSET 0x0000000000000010
  179. #define TX_MSDU_START_PARTIAL_CHECKSUM_EN_LSB 29
  180. #define TX_MSDU_START_PARTIAL_CHECKSUM_EN_MSB 29
  181. #define TX_MSDU_START_PARTIAL_CHECKSUM_EN_MASK 0x0000000020000000
  182. #define TX_MSDU_START_RESERVED_4_OFFSET 0x0000000000000010
  183. #define TX_MSDU_START_RESERVED_4_LSB 30
  184. #define TX_MSDU_START_RESERVED_4_MSB 31
  185. #define TX_MSDU_START_RESERVED_4_MASK 0x00000000c0000000
  186. #define TX_MSDU_START_PAYLOAD_START_OFFSET_OFFSET 0x0000000000000010
  187. #define TX_MSDU_START_PAYLOAD_START_OFFSET_LSB 32
  188. #define TX_MSDU_START_PAYLOAD_START_OFFSET_MSB 45
  189. #define TX_MSDU_START_PAYLOAD_START_OFFSET_MASK 0x00003fff00000000
  190. #define TX_MSDU_START_RESERVED_5A_OFFSET 0x0000000000000010
  191. #define TX_MSDU_START_RESERVED_5A_LSB 46
  192. #define TX_MSDU_START_RESERVED_5A_MSB 47
  193. #define TX_MSDU_START_RESERVED_5A_MASK 0x0000c00000000000
  194. #define TX_MSDU_START_PAYLOAD_END_OFFSET_OFFSET 0x0000000000000010
  195. #define TX_MSDU_START_PAYLOAD_END_OFFSET_LSB 48
  196. #define TX_MSDU_START_PAYLOAD_END_OFFSET_MSB 61
  197. #define TX_MSDU_START_PAYLOAD_END_OFFSET_MASK 0x3fff000000000000
  198. #define TX_MSDU_START_RESERVED_5B_OFFSET 0x0000000000000010
  199. #define TX_MSDU_START_RESERVED_5B_LSB 62
  200. #define TX_MSDU_START_RESERVED_5B_MSB 63
  201. #define TX_MSDU_START_RESERVED_5B_MASK 0xc000000000000000
  202. #define TX_MSDU_START_UDP_LENGTH_OFFSET 0x0000000000000018
  203. #define TX_MSDU_START_UDP_LENGTH_LSB 0
  204. #define TX_MSDU_START_UDP_LENGTH_MSB 15
  205. #define TX_MSDU_START_UDP_LENGTH_MASK 0x000000000000ffff
  206. #define TX_MSDU_START_RESERVED_6_OFFSET 0x0000000000000018
  207. #define TX_MSDU_START_RESERVED_6_LSB 16
  208. #define TX_MSDU_START_RESERVED_6_MSB 31
  209. #define TX_MSDU_START_RESERVED_6_MASK 0x00000000ffff0000
  210. #define TX_MSDU_START_TLV64_PADDING_OFFSET 0x0000000000000018
  211. #define TX_MSDU_START_TLV64_PADDING_LSB 32
  212. #define TX_MSDU_START_TLV64_PADDING_MSB 63
  213. #define TX_MSDU_START_TLV64_PADDING_MASK 0xffffffff00000000
  214. #endif