he_sig_b1_mu_info.h 1.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465
  1. /*
  2. * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
  3. * SPDX-License-Identifier: ISC
  4. */
  5. #ifndef _HE_SIG_B1_MU_INFO_H_
  6. #define _HE_SIG_B1_MU_INFO_H_
  7. #if !defined(__ASSEMBLER__)
  8. #endif
  9. #define NUM_OF_DWORDS_HE_SIG_B1_MU_INFO 1
  10. struct he_sig_b1_mu_info {
  11. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  12. uint32_t ru_allocation : 8,
  13. reserved_0 : 23,
  14. rx_integrity_check_passed : 1;
  15. #else
  16. uint32_t rx_integrity_check_passed : 1,
  17. reserved_0 : 23,
  18. ru_allocation : 8;
  19. #endif
  20. };
  21. #define HE_SIG_B1_MU_INFO_RU_ALLOCATION_OFFSET 0x00000000
  22. #define HE_SIG_B1_MU_INFO_RU_ALLOCATION_LSB 0
  23. #define HE_SIG_B1_MU_INFO_RU_ALLOCATION_MSB 7
  24. #define HE_SIG_B1_MU_INFO_RU_ALLOCATION_MASK 0x000000ff
  25. #define HE_SIG_B1_MU_INFO_RESERVED_0_OFFSET 0x00000000
  26. #define HE_SIG_B1_MU_INFO_RESERVED_0_LSB 8
  27. #define HE_SIG_B1_MU_INFO_RESERVED_0_MSB 30
  28. #define HE_SIG_B1_MU_INFO_RESERVED_0_MASK 0x7fffff00
  29. #define HE_SIG_B1_MU_INFO_RX_INTEGRITY_CHECK_PASSED_OFFSET 0x00000000
  30. #define HE_SIG_B1_MU_INFO_RX_INTEGRITY_CHECK_PASSED_LSB 31
  31. #define HE_SIG_B1_MU_INFO_RX_INTEGRITY_CHECK_PASSED_MSB 31
  32. #define HE_SIG_B1_MU_INFO_RX_INTEGRITY_CHECK_PASSED_MASK 0x80000000
  33. #endif