he_sig_b1_mu_info.h 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990
  1. /* Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved.
  2. *
  3. * Permission to use, copy, modify, and/or distribute this software for any
  4. * purpose with or without fee is hereby granted, provided that the above
  5. * copyright notice and this permission notice appear in all copies.
  6. *
  7. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  8. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  9. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  10. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  11. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  12. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  13. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  14. */
  15. #ifndef _HE_SIG_B1_MU_INFO_H_
  16. #define _HE_SIG_B1_MU_INFO_H_
  17. #if !defined(__ASSEMBLER__)
  18. #endif
  19. #define NUM_OF_DWORDS_HE_SIG_B1_MU_INFO 1
  20. struct he_sig_b1_mu_info {
  21. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  22. uint32_t ru_allocation : 8, // [7:0]
  23. reserved_0 : 23, // [30:8]
  24. rx_integrity_check_passed : 1; // [31:31]
  25. #else
  26. uint32_t rx_integrity_check_passed : 1, // [31:31]
  27. reserved_0 : 23, // [30:8]
  28. ru_allocation : 8; // [7:0]
  29. #endif
  30. };
  31. /* Description RU_ALLOCATION
  32. RU allocation for the user(s) following this common portion
  33. of the SIG
  34. For details, refer to RU_TYPE description
  35. <legal all>
  36. */
  37. #define HE_SIG_B1_MU_INFO_RU_ALLOCATION_OFFSET 0x00000000
  38. #define HE_SIG_B1_MU_INFO_RU_ALLOCATION_LSB 0
  39. #define HE_SIG_B1_MU_INFO_RU_ALLOCATION_MSB 7
  40. #define HE_SIG_B1_MU_INFO_RU_ALLOCATION_MASK 0x000000ff
  41. /* Description RESERVED_0
  42. <legal 0>
  43. */
  44. #define HE_SIG_B1_MU_INFO_RESERVED_0_OFFSET 0x00000000
  45. #define HE_SIG_B1_MU_INFO_RESERVED_0_LSB 8
  46. #define HE_SIG_B1_MU_INFO_RESERVED_0_MSB 30
  47. #define HE_SIG_B1_MU_INFO_RESERVED_0_MASK 0x7fffff00
  48. /* Description RX_INTEGRITY_CHECK_PASSED
  49. TX side: Set to 0
  50. RX side: Set to 1 if PHY determines the CRC check of the
  51. codeblock containing the HE-SIG-B common info has passed,
  52. else set to 0
  53. <legal all>
  54. */
  55. #define HE_SIG_B1_MU_INFO_RX_INTEGRITY_CHECK_PASSED_OFFSET 0x00000000
  56. #define HE_SIG_B1_MU_INFO_RX_INTEGRITY_CHECK_PASSED_LSB 31
  57. #define HE_SIG_B1_MU_INFO_RX_INTEGRITY_CHECK_PASSED_MSB 31
  58. #define HE_SIG_B1_MU_INFO_RX_INTEGRITY_CHECK_PASSED_MASK 0x80000000
  59. #endif // HE_SIG_B1_MU_INFO