hal_li_rx.h 36 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #ifndef _HAL_LI_RX_H_
  20. #define _HAL_LI_RX_H_
  21. #include <hal_rx.h>
  22. /*
  23. * macro to set the cookie into the rxdma ring entry
  24. */
  25. #define HAL_RXDMA_COOKIE_SET(buff_addr_info, cookie) \
  26. ((*(((unsigned int *)buff_addr_info) + \
  27. (BUFFER_ADDR_INFO_1_SW_BUFFER_COOKIE_OFFSET >> 2))) &= \
  28. ~BUFFER_ADDR_INFO_1_SW_BUFFER_COOKIE_MASK); \
  29. ((*(((unsigned int *)buff_addr_info) + \
  30. (BUFFER_ADDR_INFO_1_SW_BUFFER_COOKIE_OFFSET >> 2))) |= \
  31. ((cookie) << BUFFER_ADDR_INFO_1_SW_BUFFER_COOKIE_LSB) & \
  32. BUFFER_ADDR_INFO_1_SW_BUFFER_COOKIE_MASK)
  33. /*
  34. * macro to set the manager into the rxdma ring entry
  35. */
  36. #define HAL_RXDMA_MANAGER_SET(buff_addr_info, manager) \
  37. ((*(((unsigned int *)buff_addr_info) + \
  38. (BUFFER_ADDR_INFO_1_RETURN_BUFFER_MANAGER_OFFSET >> 2))) &= \
  39. ~BUFFER_ADDR_INFO_1_RETURN_BUFFER_MANAGER_MASK); \
  40. ((*(((unsigned int *)buff_addr_info) + \
  41. (BUFFER_ADDR_INFO_1_RETURN_BUFFER_MANAGER_OFFSET >> 2))) |= \
  42. ((manager) << BUFFER_ADDR_INFO_1_RETURN_BUFFER_MANAGER_LSB) & \
  43. BUFFER_ADDR_INFO_1_RETURN_BUFFER_MANAGER_MASK)
  44. #define HAL_RX_ERROR_STATUS_GET(reo_desc) \
  45. (_HAL_MS((*_OFFSET_TO_WORD_PTR(reo_desc, \
  46. REO_DESTINATION_RING_7_REO_PUSH_REASON_OFFSET)),\
  47. REO_DESTINATION_RING_7_REO_PUSH_REASON_MASK, \
  48. REO_DESTINATION_RING_7_REO_PUSH_REASON_LSB))
  49. #define HAL_RX_BUF_COOKIE_GET(buff_addr_info) \
  50. (_HAL_MS((*_OFFSET_TO_WORD_PTR(buff_addr_info, \
  51. BUFFER_ADDR_INFO_1_SW_BUFFER_COOKIE_OFFSET)), \
  52. BUFFER_ADDR_INFO_1_SW_BUFFER_COOKIE_MASK, \
  53. BUFFER_ADDR_INFO_1_SW_BUFFER_COOKIE_LSB))
  54. #define HAL_RX_BUF_RBM_GET(buff_addr_info) \
  55. (_HAL_MS((*_OFFSET_TO_WORD_PTR(buff_addr_info, \
  56. BUFFER_ADDR_INFO_1_RETURN_BUFFER_MANAGER_OFFSET)),\
  57. BUFFER_ADDR_INFO_1_RETURN_BUFFER_MANAGER_MASK, \
  58. BUFFER_ADDR_INFO_1_RETURN_BUFFER_MANAGER_LSB))
  59. /* TODO: Convert the following structure fields accesseses to offsets */
  60. #define HAL_RX_REO_BUF_COOKIE_GET(reo_desc) \
  61. (HAL_RX_BUF_COOKIE_GET(& \
  62. (((struct reo_destination_ring *) \
  63. reo_desc)->buf_or_link_desc_addr_info)))
  64. #define HAL_RX_MPDU_SEQUENCE_NUMBER_GET(mpdu_info_ptr) \
  65. ((mpdu_info_ptr \
  66. [RX_MPDU_DESC_INFO_0_MPDU_SEQUENCE_NUMBER_OFFSET >> 2] & \
  67. RX_MPDU_DESC_INFO_0_MPDU_SEQUENCE_NUMBER_MASK) >> \
  68. RX_MPDU_DESC_INFO_0_MPDU_SEQUENCE_NUMBER_LSB)
  69. #define HAL_RX_MPDU_DESC_PEER_META_DATA_GET(mpdu_info_ptr) \
  70. ((mpdu_info_ptr \
  71. [RX_MPDU_DESC_INFO_1_PEER_META_DATA_OFFSET >> 2] & \
  72. RX_MPDU_DESC_INFO_1_PEER_META_DATA_MASK) >> \
  73. RX_MPDU_DESC_INFO_1_PEER_META_DATA_LSB)
  74. #define HAL_RX_MPDU_MSDU_COUNT_GET(mpdu_info_ptr) \
  75. ((mpdu_info_ptr[RX_MPDU_DESC_INFO_0_MSDU_COUNT_OFFSET >> 2] & \
  76. RX_MPDU_DESC_INFO_0_MSDU_COUNT_MASK) >> \
  77. RX_MPDU_DESC_INFO_0_MSDU_COUNT_LSB)
  78. #define HAL_RX_MPDU_FRAGMENT_FLAG_GET(mpdu_info_ptr) \
  79. (mpdu_info_ptr[RX_MPDU_DESC_INFO_0_FRAGMENT_FLAG_OFFSET >> 2] & \
  80. RX_MPDU_DESC_INFO_0_FRAGMENT_FLAG_MASK)
  81. #define HAL_RX_MPDU_RETRY_BIT_GET(mpdu_info_ptr) \
  82. (mpdu_info_ptr[RX_MPDU_DESC_INFO_0_MPDU_RETRY_BIT_OFFSET >> 2] & \
  83. RX_MPDU_DESC_INFO_0_MPDU_RETRY_BIT_MASK)
  84. #define HAL_RX_MPDU_AMPDU_FLAG_GET(mpdu_info_ptr) \
  85. (mpdu_info_ptr[RX_MPDU_DESC_INFO_0_AMPDU_FLAG_OFFSET >> 2] & \
  86. RX_MPDU_DESC_INFO_0_AMPDU_FLAG_MASK)
  87. #define HAL_RX_MPDU_RAW_MPDU_GET(mpdu_info_ptr) \
  88. (mpdu_info_ptr[RX_MPDU_DESC_INFO_0_RAW_MPDU_OFFSET >> 2] & \
  89. RX_MPDU_DESC_INFO_0_RAW_MPDU_MASK)
  90. #define HAL_RX_MPDU_FLAGS_GET(mpdu_info_ptr) \
  91. (HAL_RX_MPDU_FRAGMENT_FLAG_GET(mpdu_info_ptr) | \
  92. HAL_RX_MPDU_RETRY_BIT_GET(mpdu_info_ptr) | \
  93. HAL_RX_MPDU_AMPDU_FLAG_GET(mpdu_info_ptr) | \
  94. HAL_RX_MPDU_RAW_MPDU_GET(mpdu_info_ptr))
  95. #define HAL_RX_MPDU_BAR_FRAME_GET(mpdu_info_ptr) \
  96. ((mpdu_info_ptr[RX_MPDU_DESC_INFO_0_BAR_FRAME_OFFSET >> 2] & \
  97. RX_MPDU_DESC_INFO_0_BAR_FRAME_MASK) >> \
  98. RX_MPDU_DESC_INFO_0_BAR_FRAME_LSB)
  99. /*
  100. * NOTE: None of the following _GET macros need a right
  101. * shift by the corresponding _LSB. This is because, they are
  102. * finally taken and "OR'ed" into a single word again.
  103. */
  104. #define HAL_RX_MSDU_CONTINUATION_FLAG_SET(msdu_info_ptr, val) \
  105. ((*(((uint32_t *)msdu_info_ptr) + \
  106. (RX_MSDU_DESC_INFO_0_MSDU_CONTINUATION_OFFSET >> 2))) |= \
  107. ((val) << RX_MSDU_DESC_INFO_0_MSDU_CONTINUATION_LSB) & \
  108. RX_MSDU_DESC_INFO_0_MSDU_CONTINUATION_MASK)
  109. #define HAL_RX_MSDU_CONTINUATION_FLAG_GET(msdu_info_ptr) \
  110. ((*_OFFSET_TO_WORD_PTR(msdu_info_ptr, \
  111. RX_MSDU_DESC_INFO_0_MSDU_CONTINUATION_OFFSET)) & \
  112. RX_MSDU_DESC_INFO_0_MSDU_CONTINUATION_MASK)
  113. #define HAL_RX_MSDU_REO_DST_IND_GET(msdu_info_ptr) \
  114. (_HAL_MS((*_OFFSET_TO_WORD_PTR(msdu_info_ptr, \
  115. RX_MSDU_DESC_INFO_0_REO_DESTINATION_INDICATION_OFFSET)), \
  116. RX_MSDU_DESC_INFO_0_REO_DESTINATION_INDICATION_MASK, \
  117. RX_MSDU_DESC_INFO_0_REO_DESTINATION_INDICATION_LSB))
  118. #define HAL_RX_MSDU_SA_IS_VALID_FLAG_GET(msdu_info_ptr) \
  119. ((*_OFFSET_TO_WORD_PTR(msdu_info_ptr, \
  120. RX_MSDU_DESC_INFO_0_SA_IS_VALID_OFFSET)) & \
  121. RX_MSDU_DESC_INFO_0_SA_IS_VALID_MASK)
  122. #define HAL_RX_MSDU_SA_IDX_TIMEOUT_FLAG_GET(msdu_info_ptr) \
  123. ((*_OFFSET_TO_WORD_PTR(msdu_info_ptr, \
  124. RX_MSDU_DESC_INFO_0_SA_IDX_TIMEOUT_OFFSET)) & \
  125. RX_MSDU_DESC_INFO_0_SA_IDX_TIMEOUT_MASK)
  126. #define HAL_RX_MSDU_DA_IS_VALID_FLAG_GET(msdu_info_ptr) \
  127. ((*_OFFSET_TO_WORD_PTR(msdu_info_ptr, \
  128. RX_MSDU_DESC_INFO_0_DA_IS_VALID_OFFSET)) & \
  129. RX_MSDU_DESC_INFO_0_DA_IS_VALID_MASK)
  130. #define HAL_RX_MSDU_DA_IS_MCBC_FLAG_GET(msdu_info_ptr) \
  131. ((*_OFFSET_TO_WORD_PTR(msdu_info_ptr, \
  132. RX_MSDU_DESC_INFO_0_DA_IS_MCBC_OFFSET)) & \
  133. RX_MSDU_DESC_INFO_0_DA_IS_MCBC_MASK)
  134. #define HAL_RX_MSDU_DA_IDX_TIMEOUT_FLAG_GET(msdu_info_ptr) \
  135. ((*_OFFSET_TO_WORD_PTR(msdu_info_ptr, \
  136. RX_MSDU_DESC_INFO_0_DA_IDX_TIMEOUT_OFFSET)) & \
  137. RX_MSDU_DESC_INFO_0_DA_IDX_TIMEOUT_MASK)
  138. #define HAL_RX_REO_MSDU_REO_DST_IND_GET(reo_desc) \
  139. (HAL_RX_MSDU_REO_DST_IND_GET(& \
  140. (((struct reo_destination_ring *) \
  141. reo_desc)->rx_msdu_desc_info_details)))
  142. #define HAL_RX_MPDU_ENCRYPT_TYPE_GET(_rx_mpdu_info) \
  143. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_mpdu_info, \
  144. RX_MPDU_INFO_3_ENCRYPT_TYPE_OFFSET)), \
  145. RX_MPDU_INFO_3_ENCRYPT_TYPE_MASK, \
  146. RX_MPDU_INFO_3_ENCRYPT_TYPE_LSB))
  147. #define HAL_RX_MSDU_DESC_INFO_SET(_msdu_info_ptr, _field, _val) \
  148. HAL_RX_FLD_SET(_msdu_info_ptr, RX_MSDU_DESC_INFO_0, \
  149. _field, _val)
  150. #define HAL_RX_MPDU_DESC_INFO_SET(_mpdu_info_ptr, _field, _val) \
  151. HAL_RX_FLD_SET(_mpdu_info_ptr, RX_MPDU_DESC_INFO_0, \
  152. _field, _val)
  153. /*
  154. * Structures & Macros to obtain fields from the TLV's in the Rx packet
  155. * pre-header.
  156. */
  157. /*
  158. * Every Rx packet starts at an offset from the top of the buffer.
  159. * If the host hasn't subscribed to any specific TLV, there is
  160. * still space reserved for the following TLV's from the start of
  161. * the buffer:
  162. * -- RX ATTENTION
  163. * -- RX MPDU START
  164. * -- RX MSDU START
  165. * -- RX MSDU END
  166. * -- RX MPDU END
  167. * -- RX PACKET HEADER (802.11)
  168. * If the host subscribes to any of the TLV's above, that TLV
  169. * if populated by the HW
  170. */
  171. #define NUM_DWORDS_TAG 1
  172. /* By default the packet header TLV is 128 bytes */
  173. #define NUM_OF_BYTES_RX_802_11_HDR_TLV 128
  174. #define NUM_OF_DWORDS_RX_802_11_HDR_TLV \
  175. (NUM_OF_BYTES_RX_802_11_HDR_TLV >> 2)
  176. #define RX_PKT_OFFSET_WORDS \
  177. ( \
  178. NUM_OF_DWORDS_RX_ATTENTION + NUM_DWORDS_TAG \
  179. NUM_OF_DWORDS_RX_MPDU_START + NUM_DWORDS_TAG \
  180. NUM_OF_DWORDS_RX_MSDU_START + NUM_DWORDS_TAG \
  181. NUM_OF_DWORDS_RX_MSDU_END + NUM_DWORDS_TAG \
  182. NUM_OF_DWORDS_RX_MPDU_END + NUM_DWORDS_TAG \
  183. NUM_OF_DWORDS_RX_802_11_HDR_TLV + NUM_DWORDS_TAG \
  184. )
  185. #define RX_PKT_OFFSET_BYTES \
  186. (RX_PKT_OFFSET_WORDS << 2)
  187. #define RX_PKT_HDR_TLV_LEN 120
  188. /*
  189. * Each RX descriptor TLV is preceded by 1 DWORD "tag"
  190. */
  191. struct rx_attention_tlv {
  192. uint32_t tag;
  193. struct rx_attention rx_attn;
  194. };
  195. struct rx_mpdu_start_tlv {
  196. uint32_t tag;
  197. struct rx_mpdu_start rx_mpdu_start;
  198. };
  199. struct rx_msdu_start_tlv {
  200. uint32_t tag;
  201. struct rx_msdu_start rx_msdu_start;
  202. };
  203. struct rx_msdu_end_tlv {
  204. uint32_t tag;
  205. struct rx_msdu_end rx_msdu_end;
  206. };
  207. struct rx_mpdu_end_tlv {
  208. uint32_t tag;
  209. struct rx_mpdu_end rx_mpdu_end;
  210. };
  211. struct rx_pkt_hdr_tlv {
  212. uint32_t tag; /* 4 B */
  213. uint32_t phy_ppdu_id; /* 4 B */
  214. char rx_pkt_hdr[RX_PKT_HDR_TLV_LEN]; /* 120 B */
  215. };
  216. /* rx_pkt_tlvs structure should be used to process Data buffers, monitor status
  217. * buffers, monitor destination buffers and monitor descriptor buffers.
  218. */
  219. #ifdef RXDMA_OPTIMIZATION
  220. /*
  221. * The RX_PADDING_BYTES is required so that the TLV's don't
  222. * spread across the 128 byte boundary
  223. * RXDMA optimization requires:
  224. * 1) MSDU_END & ATTENTION TLV's follow in that order
  225. * 2) TLV's don't span across 128 byte lines
  226. * 3) Rx Buffer is nicely aligned on the 128 byte boundary
  227. */
  228. #define RX_PADDING0_BYTES 4
  229. #define RX_PADDING1_BYTES 16
  230. struct rx_pkt_tlvs {
  231. struct rx_msdu_end_tlv msdu_end_tlv; /* 72 bytes */
  232. struct rx_attention_tlv attn_tlv; /* 16 bytes */
  233. struct rx_msdu_start_tlv msdu_start_tlv;/* 40 bytes */
  234. uint8_t rx_padding0[RX_PADDING0_BYTES]; /* 4 bytes */
  235. struct rx_mpdu_start_tlv mpdu_start_tlv;/* 96 bytes */
  236. struct rx_mpdu_end_tlv mpdu_end_tlv; /* 12 bytes */
  237. uint8_t rx_padding1[RX_PADDING1_BYTES]; /* 16 bytes */
  238. #ifndef NO_RX_PKT_HDR_TLV
  239. struct rx_pkt_hdr_tlv pkt_hdr_tlv; /* 128 bytes */
  240. #endif
  241. };
  242. #else /* RXDMA_OPTIMIZATION */
  243. struct rx_pkt_tlvs {
  244. struct rx_attention_tlv attn_tlv;
  245. struct rx_mpdu_start_tlv mpdu_start_tlv;
  246. struct rx_msdu_start_tlv msdu_start_tlv;
  247. struct rx_msdu_end_tlv msdu_end_tlv;
  248. struct rx_mpdu_end_tlv mpdu_end_tlv;
  249. struct rx_pkt_hdr_tlv pkt_hdr_tlv;
  250. };
  251. #endif /* RXDMA_OPTIMIZATION */
  252. /* rx_mon_pkt_tlvs structure should be used to process monitor data buffers */
  253. #ifdef RXDMA_OPTIMIZATION
  254. struct rx_mon_pkt_tlvs {
  255. struct rx_msdu_end_tlv msdu_end_tlv; /* 72 bytes */
  256. struct rx_attention_tlv attn_tlv; /* 16 bytes */
  257. struct rx_msdu_start_tlv msdu_start_tlv;/* 40 bytes */
  258. uint8_t rx_padding0[RX_PADDING0_BYTES]; /* 4 bytes */
  259. struct rx_mpdu_start_tlv mpdu_start_tlv;/* 96 bytes */
  260. struct rx_mpdu_end_tlv mpdu_end_tlv; /* 12 bytes */
  261. uint8_t rx_padding1[RX_PADDING1_BYTES]; /* 16 bytes */
  262. struct rx_pkt_hdr_tlv pkt_hdr_tlv; /* 128 bytes */
  263. };
  264. #else /* RXDMA_OPTIMIZATION */
  265. struct rx_mon_pkt_tlvs {
  266. struct rx_attention_tlv attn_tlv;
  267. struct rx_mpdu_start_tlv mpdu_start_tlv;
  268. struct rx_msdu_start_tlv msdu_start_tlv;
  269. struct rx_msdu_end_tlv msdu_end_tlv;
  270. struct rx_mpdu_end_tlv mpdu_end_tlv;
  271. struct rx_pkt_hdr_tlv pkt_hdr_tlv;
  272. };
  273. #endif
  274. #define SIZE_OF_MONITOR_TLV sizeof(struct rx_mon_pkt_tlvs)
  275. #define SIZE_OF_DATA_RX_TLV sizeof(struct rx_pkt_tlvs)
  276. #define RX_PKT_TLVS_LEN SIZE_OF_DATA_RX_TLV
  277. #define RX_PKT_TLV_OFFSET(field) qdf_offsetof(struct rx_pkt_tlvs, field)
  278. #define HAL_RX_PKT_TLV_MPDU_START_OFFSET(hal_soc) \
  279. RX_PKT_TLV_OFFSET(mpdu_start_tlv)
  280. #define HAL_RX_PKT_TLV_MPDU_END_OFFSET(hal_soc) RX_PKT_TLV_OFFSET(mpdu_end_tlv)
  281. #define HAL_RX_PKT_TLV_MSDU_START_OFFSET(hal_soc) \
  282. RX_PKT_TLV_OFFSET(msdu_start_tlv)
  283. #define HAL_RX_PKT_TLV_MSDU_END_OFFSET(hal_soc) RX_PKT_TLV_OFFSET(msdu_end_tlv)
  284. #define HAL_RX_PKT_TLV_ATTN_OFFSET(hal_soc) RX_PKT_TLV_OFFSET(attn_tlv)
  285. #define HAL_RX_PKT_TLV_PKT_HDR_OFFSET(hal_soc) RX_PKT_TLV_OFFSET(pkt_hdr_tlv)
  286. /**
  287. * hal_rx_get_pkt_tlvs(): Function to retrieve pkt tlvs from nbuf
  288. *
  289. * @nbuf: Pointer to data buffer field
  290. * Returns: pointer to rx_pkt_tlvs
  291. */
  292. static inline
  293. struct rx_pkt_tlvs *hal_rx_get_pkt_tlvs(uint8_t *rx_buf_start)
  294. {
  295. return (struct rx_pkt_tlvs *)rx_buf_start;
  296. }
  297. /**
  298. * hal_rx_get_mpdu_info(): Function to retrieve mpdu info from pkt tlvs
  299. *
  300. * @pkt_tlvs: Pointer to pkt_tlvs
  301. * Returns: pointer to rx_mpdu_info structure
  302. */
  303. static inline
  304. struct rx_mpdu_info *hal_rx_get_mpdu_info(struct rx_pkt_tlvs *pkt_tlvs)
  305. {
  306. return &pkt_tlvs->mpdu_start_tlv.rx_mpdu_start.rx_mpdu_info_details;
  307. }
  308. /**
  309. * hal_rx_mon_dest_get_buffer_info_from_tlv(): Retrieve mon dest frame info
  310. * from the reserved bytes of rx_tlv_hdr.
  311. * @buf: start of rx_tlv_hdr
  312. * @buf_info: hal_rx_mon_dest_buf_info structure
  313. *
  314. * Return: void
  315. */
  316. static inline void hal_rx_mon_dest_get_buffer_info_from_tlv(
  317. uint8_t *buf,
  318. struct hal_rx_mon_dest_buf_info *buf_info)
  319. {
  320. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  321. qdf_mem_copy(buf_info, pkt_tlvs->rx_padding0,
  322. sizeof(struct hal_rx_mon_dest_buf_info));
  323. }
  324. /*
  325. * Get msdu_done bit from the RX_ATTENTION TLV
  326. */
  327. #define HAL_RX_ATTN_MSDU_DONE_GET(_rx_attn) \
  328. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_attn, \
  329. RX_ATTENTION_2_MSDU_DONE_OFFSET)), \
  330. RX_ATTENTION_2_MSDU_DONE_MASK, \
  331. RX_ATTENTION_2_MSDU_DONE_LSB))
  332. #define HAL_RX_ATTN_FIRST_MPDU_GET(_rx_attn) \
  333. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_attn, \
  334. RX_ATTENTION_1_FIRST_MPDU_OFFSET)), \
  335. RX_ATTENTION_1_FIRST_MPDU_MASK, \
  336. RX_ATTENTION_1_FIRST_MPDU_LSB))
  337. #define HAL_RX_ATTN_TCP_UDP_CKSUM_FAIL_GET(_rx_attn) \
  338. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_attn, \
  339. RX_ATTENTION_1_TCP_UDP_CHKSUM_FAIL_OFFSET)), \
  340. RX_ATTENTION_1_TCP_UDP_CHKSUM_FAIL_MASK, \
  341. RX_ATTENTION_1_TCP_UDP_CHKSUM_FAIL_LSB))
  342. /*
  343. * hal_rx_attn_tcp_udp_cksum_fail_get(): get tcp_udp cksum fail bit
  344. * from rx attention
  345. * @buf: pointer to rx_pkt_tlvs
  346. *
  347. * Return: tcp_udp_cksum_fail
  348. */
  349. static inline bool
  350. hal_rx_attn_tcp_udp_cksum_fail_get(uint8_t *buf)
  351. {
  352. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  353. struct rx_attention *rx_attn = &pkt_tlvs->attn_tlv.rx_attn;
  354. uint8_t tcp_udp_cksum_fail;
  355. tcp_udp_cksum_fail = HAL_RX_ATTN_TCP_UDP_CKSUM_FAIL_GET(rx_attn);
  356. return !!tcp_udp_cksum_fail;
  357. }
  358. #define HAL_RX_ATTN_IP_CKSUM_FAIL_GET(_rx_attn) \
  359. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_attn, \
  360. RX_ATTENTION_1_IP_CHKSUM_FAIL_OFFSET)), \
  361. RX_ATTENTION_1_IP_CHKSUM_FAIL_MASK, \
  362. RX_ATTENTION_1_IP_CHKSUM_FAIL_LSB))
  363. /*
  364. * hal_rx_attn_ip_cksum_fail_get(): get ip cksum fail bit
  365. * from rx attention
  366. * @buf: pointer to rx_pkt_tlvs
  367. *
  368. * Return: ip_cksum_fail
  369. */
  370. static inline bool
  371. hal_rx_attn_ip_cksum_fail_get(uint8_t *buf)
  372. {
  373. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  374. struct rx_attention *rx_attn = &pkt_tlvs->attn_tlv.rx_attn;
  375. uint8_t ip_cksum_fail;
  376. ip_cksum_fail = HAL_RX_ATTN_IP_CKSUM_FAIL_GET(rx_attn);
  377. return !!ip_cksum_fail;
  378. }
  379. #define HAL_RX_ATTN_PHY_PPDU_ID_GET(_rx_attn) \
  380. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_attn, \
  381. RX_ATTENTION_0_PHY_PPDU_ID_OFFSET)), \
  382. RX_ATTENTION_0_PHY_PPDU_ID_MASK, \
  383. RX_ATTENTION_0_PHY_PPDU_ID_LSB))
  384. #define HAL_RX_ATTN_CCE_MATCH_GET(_rx_attn) \
  385. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_attn, \
  386. RX_ATTENTION_1_CCE_MATCH_OFFSET)), \
  387. RX_ATTENTION_1_CCE_MATCH_MASK, \
  388. RX_ATTENTION_1_CCE_MATCH_LSB))
  389. /*
  390. * hal_rx_msdu_cce_match_get(): get CCE match bit
  391. * from rx attention
  392. * @buf: pointer to rx_pkt_tlvs
  393. * Return: CCE match value
  394. */
  395. static inline bool
  396. hal_rx_msdu_cce_match_get(uint8_t *buf)
  397. {
  398. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  399. struct rx_attention *rx_attn = &pkt_tlvs->attn_tlv.rx_attn;
  400. uint8_t cce_match_val;
  401. cce_match_val = HAL_RX_ATTN_CCE_MATCH_GET(rx_attn);
  402. return !!cce_match_val;
  403. }
  404. /*
  405. * Get peer_meta_data from RX_MPDU_INFO within RX_MPDU_START
  406. */
  407. #define HAL_RX_MPDU_PEER_META_DATA_GET(_rx_mpdu_info) \
  408. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_mpdu_info, \
  409. RX_MPDU_INFO_8_PEER_META_DATA_OFFSET)), \
  410. RX_MPDU_INFO_8_PEER_META_DATA_MASK, \
  411. RX_MPDU_INFO_8_PEER_META_DATA_LSB))
  412. static inline uint32_t
  413. hal_rx_mpdu_peer_meta_data_get_li(uint8_t *buf)
  414. {
  415. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  416. struct rx_mpdu_start *mpdu_start =
  417. &pkt_tlvs->mpdu_start_tlv.rx_mpdu_start;
  418. struct rx_mpdu_info *mpdu_info = &mpdu_start->rx_mpdu_info_details;
  419. uint32_t peer_meta_data;
  420. peer_meta_data = HAL_RX_MPDU_PEER_META_DATA_GET(mpdu_info);
  421. return peer_meta_data;
  422. }
  423. #define HAL_RX_MPDU_INFO_AMPDU_FLAG_GET(_rx_mpdu_info) \
  424. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_mpdu_info, \
  425. RX_MPDU_INFO_12_AMPDU_FLAG_OFFSET)), \
  426. RX_MPDU_INFO_12_AMPDU_FLAG_MASK, \
  427. RX_MPDU_INFO_12_AMPDU_FLAG_LSB))
  428. #define HAL_RX_MPDU_PEER_META_DATA_SET(_rx_mpdu_info, peer_mdata) \
  429. ((*(((uint32_t *)_rx_mpdu_info) + \
  430. (RX_MPDU_INFO_8_PEER_META_DATA_OFFSET >> 2))) = \
  431. ((peer_mdata) << RX_MPDU_INFO_8_PEER_META_DATA_LSB) & \
  432. RX_MPDU_INFO_8_PEER_META_DATA_MASK)
  433. /*
  434. * @ hal_rx_mpdu_peer_meta_data_set: set peer meta data in RX mpdu start tlv
  435. *
  436. * @ buf: rx_tlv_hdr of the received packet
  437. * @ peer_mdata: peer meta data to be set.
  438. * @ Return: void
  439. */
  440. static inline void
  441. hal_rx_mpdu_peer_meta_data_set(uint8_t *buf, uint32_t peer_mdata)
  442. {
  443. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  444. struct rx_mpdu_start *mpdu_start =
  445. &pkt_tlvs->mpdu_start_tlv.rx_mpdu_start;
  446. struct rx_mpdu_info *mpdu_info = &mpdu_start->rx_mpdu_info_details;
  447. HAL_RX_MPDU_PEER_META_DATA_SET(mpdu_info, peer_mdata);
  448. }
  449. /**
  450. * LRO information needed from the TLVs
  451. */
  452. #define HAL_RX_TLV_GET_LRO_ELIGIBLE(buf) \
  453. (_HAL_MS( \
  454. (*_OFFSET_TO_WORD_PTR(&(((struct rx_pkt_tlvs *)(buf))->\
  455. msdu_end_tlv.rx_msdu_end), \
  456. RX_MSDU_END_9_LRO_ELIGIBLE_OFFSET)), \
  457. RX_MSDU_END_9_LRO_ELIGIBLE_MASK, \
  458. RX_MSDU_END_9_LRO_ELIGIBLE_LSB))
  459. #define HAL_RX_TLV_GET_TCP_ACK(buf) \
  460. (_HAL_MS( \
  461. (*_OFFSET_TO_WORD_PTR(&(((struct rx_pkt_tlvs *)(buf))->\
  462. msdu_end_tlv.rx_msdu_end), \
  463. RX_MSDU_END_8_TCP_ACK_NUMBER_OFFSET)), \
  464. RX_MSDU_END_8_TCP_ACK_NUMBER_MASK, \
  465. RX_MSDU_END_8_TCP_ACK_NUMBER_LSB))
  466. #define HAL_RX_TLV_GET_TCP_SEQ(buf) \
  467. (_HAL_MS( \
  468. (*_OFFSET_TO_WORD_PTR(&(((struct rx_pkt_tlvs *)(buf))->\
  469. msdu_end_tlv.rx_msdu_end), \
  470. RX_MSDU_END_7_TCP_SEQ_NUMBER_OFFSET)), \
  471. RX_MSDU_END_7_TCP_SEQ_NUMBER_MASK, \
  472. RX_MSDU_END_7_TCP_SEQ_NUMBER_LSB))
  473. #define HAL_RX_TLV_GET_TCP_WIN(buf) \
  474. (_HAL_MS( \
  475. (*_OFFSET_TO_WORD_PTR(&(((struct rx_pkt_tlvs *)(buf))->\
  476. msdu_end_tlv.rx_msdu_end), \
  477. RX_MSDU_END_9_WINDOW_SIZE_OFFSET)), \
  478. RX_MSDU_END_9_WINDOW_SIZE_MASK, \
  479. RX_MSDU_END_9_WINDOW_SIZE_LSB))
  480. #define HAL_RX_TLV_GET_TCP_PURE_ACK(buf) \
  481. (_HAL_MS( \
  482. (*_OFFSET_TO_WORD_PTR(&(((struct rx_pkt_tlvs *)(buf))->\
  483. msdu_start_tlv.rx_msdu_start), \
  484. RX_MSDU_START_2_TCP_ONLY_ACK_OFFSET)), \
  485. RX_MSDU_START_2_TCP_ONLY_ACK_MASK, \
  486. RX_MSDU_START_2_TCP_ONLY_ACK_LSB))
  487. #define HAL_RX_TLV_GET_TCP_PROTO(buf) \
  488. (_HAL_MS( \
  489. (*_OFFSET_TO_WORD_PTR(&(((struct rx_pkt_tlvs *)(buf))->\
  490. msdu_start_tlv.rx_msdu_start), \
  491. RX_MSDU_START_2_TCP_PROTO_OFFSET)), \
  492. RX_MSDU_START_2_TCP_PROTO_MASK, \
  493. RX_MSDU_START_2_TCP_PROTO_LSB))
  494. #define HAL_RX_TLV_GET_UDP_PROTO(buf) \
  495. (_HAL_MS( \
  496. (*_OFFSET_TO_WORD_PTR(&(((struct rx_pkt_tlvs *)(buf))->\
  497. msdu_start_tlv.rx_msdu_start), \
  498. RX_MSDU_START_2_UDP_PROTO_OFFSET)), \
  499. RX_MSDU_START_2_UDP_PROTO_MASK, \
  500. RX_MSDU_START_2_UDP_PROTO_LSB))
  501. #define HAL_RX_TLV_GET_IPV6(buf) \
  502. (_HAL_MS( \
  503. (*_OFFSET_TO_WORD_PTR(&(((struct rx_pkt_tlvs *)(buf))->\
  504. msdu_start_tlv.rx_msdu_start), \
  505. RX_MSDU_START_2_IPV6_PROTO_OFFSET)), \
  506. RX_MSDU_START_2_IPV6_PROTO_MASK, \
  507. RX_MSDU_START_2_IPV6_PROTO_LSB))
  508. #define HAL_RX_TLV_GET_IP_OFFSET(buf) \
  509. (_HAL_MS( \
  510. (*_OFFSET_TO_WORD_PTR(&(((struct rx_pkt_tlvs *)(buf))->\
  511. msdu_start_tlv.rx_msdu_start), \
  512. RX_MSDU_START_1_L3_OFFSET_OFFSET)), \
  513. RX_MSDU_START_1_L3_OFFSET_MASK, \
  514. RX_MSDU_START_1_L3_OFFSET_LSB))
  515. #define HAL_RX_TLV_GET_TCP_OFFSET(buf) \
  516. (_HAL_MS( \
  517. (*_OFFSET_TO_WORD_PTR(&(((struct rx_pkt_tlvs *)(buf))->\
  518. msdu_start_tlv.rx_msdu_start), \
  519. RX_MSDU_START_1_L4_OFFSET_OFFSET)), \
  520. RX_MSDU_START_1_L4_OFFSET_MASK, \
  521. RX_MSDU_START_1_L4_OFFSET_LSB))
  522. #define HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(buf) \
  523. (_HAL_MS( \
  524. (*_OFFSET_TO_WORD_PTR(&(((struct rx_pkt_tlvs *)(buf))->\
  525. msdu_start_tlv.rx_msdu_start), \
  526. RX_MSDU_START_4_FLOW_ID_TOEPLITZ_OFFSET)), \
  527. RX_MSDU_START_4_FLOW_ID_TOEPLITZ_MASK, \
  528. RX_MSDU_START_4_FLOW_ID_TOEPLITZ_LSB))
  529. #define HAL_RX_MSDU_START_MSDU_LEN_GET(_rx_msdu_start) \
  530. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_msdu_start, \
  531. RX_MSDU_START_1_MSDU_LENGTH_OFFSET)), \
  532. RX_MSDU_START_1_MSDU_LENGTH_MASK, \
  533. RX_MSDU_START_1_MSDU_LENGTH_LSB))
  534. #define HAL_RX_MSDU_START_BW_GET(_rx_msdu_start) \
  535. (_HAL_MS((*_OFFSET_TO_WORD_PTR((_rx_msdu_start),\
  536. RX_MSDU_START_5_RECEIVE_BANDWIDTH_OFFSET)), \
  537. RX_MSDU_START_5_RECEIVE_BANDWIDTH_MASK, \
  538. RX_MSDU_START_5_RECEIVE_BANDWIDTH_LSB))
  539. #define HAL_RX_MSDU_START_FLOWID_TOEPLITZ_GET(_rx_msdu_start) \
  540. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_msdu_start, \
  541. RX_MSDU_START_4_FLOW_ID_TOEPLITZ_OFFSET)), \
  542. RX_MSDU_START_4_FLOW_ID_TOEPLITZ_MASK, \
  543. RX_MSDU_START_4_FLOW_ID_TOEPLITZ_LSB))
  544. /**
  545. * hal_rx_msdu_start_toeplitz_get: API to get the toeplitz hash
  546. * from rx_msdu_start TLV
  547. *
  548. * @ buf: pointer to the start of RX PKT TLV headers
  549. * Return: toeplitz hash
  550. */
  551. static inline uint32_t
  552. hal_rx_msdu_start_toeplitz_get(uint8_t *buf)
  553. {
  554. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  555. struct rx_msdu_start *msdu_start =
  556. &pkt_tlvs->msdu_start_tlv.rx_msdu_start;
  557. return HAL_RX_MSDU_START_FLOWID_TOEPLITZ_GET(msdu_start);
  558. }
  559. #define HAL_RX_MSDU_START_SGI_GET(_rx_msdu_start) \
  560. (_HAL_MS((*_OFFSET_TO_WORD_PTR((_rx_msdu_start),\
  561. RX_MSDU_START_5_SGI_OFFSET)), \
  562. RX_MSDU_START_5_SGI_MASK, \
  563. RX_MSDU_START_5_SGI_LSB))
  564. #define HAL_RX_MSDU_START_RATE_MCS_GET(_rx_msdu_start) \
  565. (_HAL_MS((*_OFFSET_TO_WORD_PTR((_rx_msdu_start),\
  566. RX_MSDU_START_5_RATE_MCS_OFFSET)), \
  567. RX_MSDU_START_5_RATE_MCS_MASK, \
  568. RX_MSDU_START_5_RATE_MCS_LSB))
  569. #define HAL_RX_ATTN_DECRYPT_STATUS_GET(_rx_attn) \
  570. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_attn, \
  571. RX_ATTENTION_2_DECRYPT_STATUS_CODE_OFFSET)), \
  572. RX_ATTENTION_2_DECRYPT_STATUS_CODE_MASK, \
  573. RX_ATTENTION_2_DECRYPT_STATUS_CODE_LSB))
  574. /*
  575. * Get key index from RX_MSDU_END
  576. */
  577. #define HAL_RX_MSDU_END_KEYID_OCTET_GET(_rx_msdu_end) \
  578. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_msdu_end, \
  579. RX_MSDU_END_2_KEY_ID_OCTET_OFFSET)), \
  580. RX_MSDU_END_2_KEY_ID_OCTET_MASK, \
  581. RX_MSDU_END_2_KEY_ID_OCTET_LSB))
  582. #define HAL_RX_MSDU_START_RSSI_GET(_rx_msdu_start) \
  583. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_msdu_start, \
  584. RX_MSDU_START_5_USER_RSSI_OFFSET)), \
  585. RX_MSDU_START_5_USER_RSSI_MASK, \
  586. RX_MSDU_START_5_USER_RSSI_LSB))
  587. /*
  588. * hal_rx_msdu_start_get_rssi(): API to get the rssi of received pkt
  589. * from rx_msdu_start
  590. *
  591. * @buf: pointer to the start of RX PKT TLV header
  592. * Return: uint32_t(rssi)
  593. */
  594. static inline uint32_t
  595. hal_rx_msdu_start_get_rssi(uint8_t *buf)
  596. {
  597. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  598. struct rx_msdu_start *msdu_start =
  599. &pkt_tlvs->msdu_start_tlv.rx_msdu_start;
  600. uint32_t rssi;
  601. rssi = HAL_RX_MSDU_START_RSSI_GET(msdu_start);
  602. return rssi;
  603. }
  604. #define HAL_RX_MSDU_START_FREQ_GET(_rx_msdu_start) \
  605. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_msdu_start, \
  606. RX_MSDU_START_7_SW_PHY_META_DATA_OFFSET)), \
  607. RX_MSDU_START_7_SW_PHY_META_DATA_MASK, \
  608. RX_MSDU_START_7_SW_PHY_META_DATA_LSB))
  609. #define HAL_RX_MSDU_START_PKT_TYPE_GET(_rx_msdu_start) \
  610. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_msdu_start, \
  611. RX_MSDU_START_5_PKT_TYPE_OFFSET)), \
  612. RX_MSDU_START_5_PKT_TYPE_MASK, \
  613. RX_MSDU_START_5_PKT_TYPE_LSB))
  614. #define HAL_RX_MPDU_AD4_31_0_GET(_rx_mpdu_info) \
  615. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_mpdu_info, \
  616. RX_MPDU_INFO_20_MAC_ADDR_AD4_31_0_OFFSET)), \
  617. RX_MPDU_INFO_20_MAC_ADDR_AD4_31_0_MASK, \
  618. RX_MPDU_INFO_20_MAC_ADDR_AD4_31_0_LSB))
  619. #define HAL_RX_MPDU_AD4_47_32_GET(_rx_mpdu_info) \
  620. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_mpdu_info, \
  621. RX_MPDU_INFO_21_MAC_ADDR_AD4_47_32_OFFSET)), \
  622. RX_MPDU_INFO_21_MAC_ADDR_AD4_47_32_MASK, \
  623. RX_MPDU_INFO_21_MAC_ADDR_AD4_47_32_LSB))
  624. /*******************************************************************************
  625. * RX ERROR APIS
  626. ******************************************************************************/
  627. #define HAL_RX_MPDU_END_DECRYPT_ERR_GET(_rx_mpdu_end) \
  628. (_HAL_MS((*_OFFSET_TO_WORD_PTR((_rx_mpdu_end),\
  629. RX_MPDU_END_1_RX_IN_TX_DECRYPT_BYP_OFFSET)), \
  630. RX_MPDU_END_1_RX_IN_TX_DECRYPT_BYP_MASK, \
  631. RX_MPDU_END_1_RX_IN_TX_DECRYPT_BYP_LSB))
  632. #define HAL_RX_MPDU_END_MIC_ERR_GET(_rx_mpdu_end) \
  633. (_HAL_MS((*_OFFSET_TO_WORD_PTR((_rx_mpdu_end),\
  634. RX_MPDU_END_1_TKIP_MIC_ERR_OFFSET)), \
  635. RX_MPDU_END_1_TKIP_MIC_ERR_MASK, \
  636. RX_MPDU_END_1_TKIP_MIC_ERR_LSB))
  637. /*******************************************************************************
  638. * RX REO ERROR APIS
  639. ******************************************************************************/
  640. #define HAL_RX_REO_BUF_TYPE_GET(reo_desc) (((*(((uint32_t *)reo_desc) + \
  641. (REO_DESTINATION_RING_7_REO_DEST_BUFFER_TYPE_OFFSET >> 2))) & \
  642. REO_DESTINATION_RING_7_REO_DEST_BUFFER_TYPE_MASK) >> \
  643. REO_DESTINATION_RING_7_REO_DEST_BUFFER_TYPE_LSB)
  644. #define HAL_RX_REO_QUEUE_NUMBER_GET(reo_desc) (((*(((uint32_t *)reo_desc) + \
  645. (REO_DESTINATION_RING_7_RECEIVE_QUEUE_NUMBER_OFFSET >> 2))) & \
  646. REO_DESTINATION_RING_7_RECEIVE_QUEUE_NUMBER_MASK) >> \
  647. REO_DESTINATION_RING_7_RECEIVE_QUEUE_NUMBER_LSB)
  648. #define HAL_RX_REO_ERROR_GET(reo_desc) (((*(((uint32_t *)reo_desc) + \
  649. (REO_DESTINATION_RING_7_REO_ERROR_CODE_OFFSET >> 2))) & \
  650. REO_DESTINATION_RING_7_REO_ERROR_CODE_MASK) >> \
  651. REO_DESTINATION_RING_7_REO_ERROR_CODE_LSB)
  652. /*
  653. * hal_rx_msdu_link_desc_reinject: Re-injects the MSDU link descriptor to
  654. * REO entrance ring
  655. *
  656. * @ soc: HAL version of the SOC pointer
  657. * @ pa: Physical address of the MSDU Link Descriptor
  658. * @ cookie: SW cookie to get to the virtual address
  659. * @ error_enabled_reo_q: Argument to determine whether this needs to go
  660. * to the error enabled REO queue
  661. *
  662. * Return: void
  663. */
  664. static inline
  665. void hal_rx_msdu_link_desc_reinject(struct hal_soc *soc,
  666. uint64_t pa,
  667. uint32_t cookie,
  668. bool error_enabled_reo_q)
  669. {
  670. /* TODO */
  671. }
  672. #define HAL_RX_WBM_FIRST_MSDU_GET(wbm_desc) \
  673. (((*(((uint32_t *)wbm_desc) + \
  674. (WBM_RELEASE_RING_4_FIRST_MSDU_OFFSET >> 2))) & \
  675. WBM_RELEASE_RING_4_FIRST_MSDU_MASK) >> \
  676. WBM_RELEASE_RING_4_FIRST_MSDU_LSB)
  677. #define HAL_RX_WBM_LAST_MSDU_GET(wbm_desc) \
  678. (((*(((uint32_t *)wbm_desc) + \
  679. (WBM_RELEASE_RING_4_LAST_MSDU_OFFSET >> 2))) & \
  680. WBM_RELEASE_RING_4_LAST_MSDU_MASK) >> \
  681. WBM_RELEASE_RING_4_LAST_MSDU_LSB)
  682. #define HAL_RX_WBM_BUF_COOKIE_GET(wbm_desc) \
  683. HAL_RX_BUF_COOKIE_GET(&((struct wbm_release_ring *) \
  684. wbm_desc)->released_buff_or_desc_addr_info)
  685. static inline
  686. uint32_t
  687. HAL_RX_DESC_GET_DECAP_FORMAT(void *hw_desc_addr) {
  688. struct rx_msdu_start *rx_msdu_start;
  689. struct rx_pkt_tlvs *rx_desc = (struct rx_pkt_tlvs *)hw_desc_addr;
  690. rx_msdu_start = &rx_desc->msdu_start_tlv.rx_msdu_start;
  691. return HAL_RX_GET(rx_msdu_start, RX_MSDU_START_2, DECAP_FORMAT);
  692. }
  693. /**
  694. * hal_rx_dump_rx_attention_tlv: dump RX attention TLV in structured
  695. * humman readable format.
  696. * @ rx_attn: pointer the rx_attention TLV in pkt.
  697. * @ dbg_level: log level.
  698. *
  699. * Return: void
  700. */
  701. static inline void hal_rx_dump_rx_attention_tlv(struct rx_attention *rx_attn,
  702. uint8_t dbg_level)
  703. {
  704. hal_verbose_debug("rx_attention tlv (1/2) - "
  705. "rxpcu_mpdu_filter_in_category: %x "
  706. "sw_frame_group_id: %x "
  707. "reserved_0: %x "
  708. "phy_ppdu_id: %x "
  709. "first_mpdu : %x "
  710. "reserved_1a: %x "
  711. "mcast_bcast: %x "
  712. "ast_index_not_found: %x "
  713. "ast_index_timeout: %x "
  714. "power_mgmt: %x "
  715. "non_qos: %x "
  716. "null_data: %x "
  717. "mgmt_type: %x "
  718. "ctrl_type: %x "
  719. "more_data: %x "
  720. "eosp: %x "
  721. "a_msdu_error: %x "
  722. "fragment_flag: %x "
  723. "order: %x "
  724. "cce_match: %x "
  725. "overflow_err: %x "
  726. "msdu_length_err: %x "
  727. "tcp_udp_chksum_fail: %x "
  728. "ip_chksum_fail: %x "
  729. "sa_idx_invalid: %x "
  730. "da_idx_invalid: %x "
  731. "reserved_1b: %x "
  732. "rx_in_tx_decrypt_byp: %x ",
  733. rx_attn->rxpcu_mpdu_filter_in_category,
  734. rx_attn->sw_frame_group_id,
  735. rx_attn->reserved_0,
  736. rx_attn->phy_ppdu_id,
  737. rx_attn->first_mpdu,
  738. rx_attn->reserved_1a,
  739. rx_attn->mcast_bcast,
  740. rx_attn->ast_index_not_found,
  741. rx_attn->ast_index_timeout,
  742. rx_attn->power_mgmt,
  743. rx_attn->non_qos,
  744. rx_attn->null_data,
  745. rx_attn->mgmt_type,
  746. rx_attn->ctrl_type,
  747. rx_attn->more_data,
  748. rx_attn->eosp,
  749. rx_attn->a_msdu_error,
  750. rx_attn->fragment_flag,
  751. rx_attn->order,
  752. rx_attn->cce_match,
  753. rx_attn->overflow_err,
  754. rx_attn->msdu_length_err,
  755. rx_attn->tcp_udp_chksum_fail,
  756. rx_attn->ip_chksum_fail,
  757. rx_attn->sa_idx_invalid,
  758. rx_attn->da_idx_invalid,
  759. rx_attn->reserved_1b,
  760. rx_attn->rx_in_tx_decrypt_byp);
  761. hal_verbose_debug("rx_attention tlv (2/2) - "
  762. "encrypt_required: %x "
  763. "directed: %x "
  764. "buffer_fragment: %x "
  765. "mpdu_length_err: %x "
  766. "tkip_mic_err: %x "
  767. "decrypt_err: %x "
  768. "unencrypted_frame_err: %x "
  769. "fcs_err: %x "
  770. "flow_idx_timeout: %x "
  771. "flow_idx_invalid: %x "
  772. "wifi_parser_error: %x "
  773. "amsdu_parser_error: %x "
  774. "sa_idx_timeout: %x "
  775. "da_idx_timeout: %x "
  776. "msdu_limit_error: %x "
  777. "da_is_valid: %x "
  778. "da_is_mcbc: %x "
  779. "sa_is_valid: %x "
  780. "decrypt_status_code: %x "
  781. "rx_bitmap_not_updated: %x "
  782. "reserved_2: %x "
  783. "msdu_done: %x ",
  784. rx_attn->encrypt_required,
  785. rx_attn->directed,
  786. rx_attn->buffer_fragment,
  787. rx_attn->mpdu_length_err,
  788. rx_attn->tkip_mic_err,
  789. rx_attn->decrypt_err,
  790. rx_attn->unencrypted_frame_err,
  791. rx_attn->fcs_err,
  792. rx_attn->flow_idx_timeout,
  793. rx_attn->flow_idx_invalid,
  794. rx_attn->wifi_parser_error,
  795. rx_attn->amsdu_parser_error,
  796. rx_attn->sa_idx_timeout,
  797. rx_attn->da_idx_timeout,
  798. rx_attn->msdu_limit_error,
  799. rx_attn->da_is_valid,
  800. rx_attn->da_is_mcbc,
  801. rx_attn->sa_is_valid,
  802. rx_attn->decrypt_status_code,
  803. rx_attn->rx_bitmap_not_updated,
  804. rx_attn->reserved_2,
  805. rx_attn->msdu_done);
  806. }
  807. /**
  808. * hal_rx_dump_mpdu_end_tlv: dump RX mpdu_end TLV in structured
  809. * human readable format.
  810. * @ mpdu_end: pointer the mpdu_end TLV in pkt.
  811. * @ dbg_level: log level.
  812. *
  813. * Return: void
  814. */
  815. static inline void hal_rx_dump_mpdu_end_tlv(struct rx_mpdu_end *mpdu_end,
  816. uint8_t dbg_level)
  817. {
  818. hal_verbose_debug("rx_mpdu_end tlv - "
  819. "rxpcu_mpdu_filter_in_category: %x "
  820. "sw_frame_group_id: %x "
  821. "phy_ppdu_id: %x "
  822. "unsup_ktype_short_frame: %x "
  823. "rx_in_tx_decrypt_byp: %x "
  824. "overflow_err: %x "
  825. "mpdu_length_err: %x "
  826. "tkip_mic_err: %x "
  827. "decrypt_err: %x "
  828. "unencrypted_frame_err: %x "
  829. "pn_fields_contain_valid_info: %x "
  830. "fcs_err: %x "
  831. "msdu_length_err: %x "
  832. "rxdma0_destination_ring: %x "
  833. "rxdma1_destination_ring: %x "
  834. "decrypt_status_code: %x "
  835. "rx_bitmap_not_updated: %x ",
  836. mpdu_end->rxpcu_mpdu_filter_in_category,
  837. mpdu_end->sw_frame_group_id,
  838. mpdu_end->phy_ppdu_id,
  839. mpdu_end->unsup_ktype_short_frame,
  840. mpdu_end->rx_in_tx_decrypt_byp,
  841. mpdu_end->overflow_err,
  842. mpdu_end->mpdu_length_err,
  843. mpdu_end->tkip_mic_err,
  844. mpdu_end->decrypt_err,
  845. mpdu_end->unencrypted_frame_err,
  846. mpdu_end->pn_fields_contain_valid_info,
  847. mpdu_end->fcs_err,
  848. mpdu_end->msdu_length_err,
  849. mpdu_end->rxdma0_destination_ring,
  850. mpdu_end->rxdma1_destination_ring,
  851. mpdu_end->decrypt_status_code,
  852. mpdu_end->rx_bitmap_not_updated);
  853. }
  854. #ifdef NO_RX_PKT_HDR_TLV
  855. static inline void hal_rx_dump_pkt_hdr_tlv(struct rx_pkt_tlvs *pkt_tlvs,
  856. uint8_t dbg_level)
  857. {
  858. }
  859. #else
  860. /**
  861. * hal_rx_dump_pkt_hdr_tlv: dump RX pkt header TLV in hex format
  862. * @ pkt_hdr_tlv: pointer the pkt_hdr_tlv in pkt.
  863. * @ dbg_level: log level.
  864. *
  865. * Return: void
  866. */
  867. static inline void hal_rx_dump_pkt_hdr_tlv(struct rx_pkt_tlvs *pkt_tlvs,
  868. uint8_t dbg_level)
  869. {
  870. struct rx_pkt_hdr_tlv *pkt_hdr_tlv = &pkt_tlvs->pkt_hdr_tlv;
  871. hal_verbose_debug("\n---------------\nrx_pkt_hdr_tlv"
  872. "\n---------------\nphy_ppdu_id %d ",
  873. pkt_hdr_tlv->phy_ppdu_id);
  874. hal_verbose_hex_dump(pkt_hdr_tlv->rx_pkt_hdr, 128);
  875. }
  876. #endif
  877. #define HAL_RX_MPDU_GET_FRAME_CONTROL_FIELD(_rx_mpdu_info) \
  878. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_mpdu_info, \
  879. RX_MPDU_INFO_14_MPDU_FRAME_CONTROL_FIELD_OFFSET)), \
  880. RX_MPDU_INFO_14_MPDU_FRAME_CONTROL_FIELD_MASK, \
  881. RX_MPDU_INFO_14_MPDU_FRAME_CONTROL_FIELD_LSB))
  882. /**
  883. * hal_rx_get_rx_more_frag_bit(): Function to retrieve more fragment bit
  884. *
  885. * @nbuf: Network buffer
  886. * Returns: rx more fragment bit
  887. */
  888. static inline
  889. uint8_t hal_rx_get_rx_more_frag_bit(uint8_t *buf)
  890. {
  891. struct rx_pkt_tlvs *pkt_tlvs = hal_rx_get_pkt_tlvs(buf);
  892. struct rx_mpdu_info *rx_mpdu_info = hal_rx_get_mpdu_info(pkt_tlvs);
  893. uint16_t frame_ctrl = 0;
  894. frame_ctrl = HAL_RX_MPDU_GET_FRAME_CONTROL_FIELD(rx_mpdu_info) >>
  895. DOT11_FC1_MORE_FRAG_OFFSET;
  896. /* more fragment bit if at offset bit 4 */
  897. return frame_ctrl;
  898. }
  899. static inline
  900. void hal_rx_mpdu_desc_info_get_li(void *desc_addr,
  901. void *mpdu_desc_info_hdl)
  902. {
  903. struct reo_destination_ring *reo_dst_ring;
  904. struct hal_rx_mpdu_desc_info *mpdu_desc_info =
  905. (struct hal_rx_mpdu_desc_info *)mpdu_desc_info_hdl;
  906. uint32_t *mpdu_info;
  907. reo_dst_ring = (struct reo_destination_ring *)desc_addr;
  908. mpdu_info = (uint32_t *)&reo_dst_ring->rx_mpdu_desc_info_details;
  909. mpdu_desc_info->msdu_count = HAL_RX_MPDU_MSDU_COUNT_GET(mpdu_info);
  910. mpdu_desc_info->mpdu_seq = HAL_RX_MPDU_SEQUENCE_NUMBER_GET(mpdu_info);
  911. mpdu_desc_info->mpdu_flags = HAL_RX_MPDU_FLAGS_GET(mpdu_info);
  912. mpdu_desc_info->peer_meta_data =
  913. HAL_RX_MPDU_DESC_PEER_META_DATA_GET(mpdu_info);
  914. mpdu_desc_info->bar_frame = HAL_RX_MPDU_BAR_FRAME_GET(mpdu_info);
  915. }
  916. /**
  917. * hal_rx_attn_msdu_done_get_li() - Get msdi done flag from RX TLV
  918. * @buf: RX tlv address
  919. *
  920. * Return: msdu done flag
  921. */
  922. static inline uint32_t hal_rx_attn_msdu_done_get_li(uint8_t *buf)
  923. {
  924. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  925. struct rx_attention *rx_attn = &pkt_tlvs->attn_tlv.rx_attn;
  926. uint32_t msdu_done;
  927. msdu_done = HAL_RX_ATTN_MSDU_DONE_GET(rx_attn);
  928. return msdu_done;
  929. }
  930. #define HAL_RX_MSDU_FLAGS_GET(msdu_info_ptr) \
  931. (HAL_RX_FIRST_MSDU_IN_MPDU_FLAG_GET(msdu_info_ptr) | \
  932. HAL_RX_LAST_MSDU_IN_MPDU_FLAG_GET(msdu_info_ptr) | \
  933. HAL_RX_MSDU_CONTINUATION_FLAG_GET(msdu_info_ptr) | \
  934. HAL_RX_MSDU_SA_IS_VALID_FLAG_GET(msdu_info_ptr) | \
  935. HAL_RX_MSDU_SA_IDX_TIMEOUT_FLAG_GET(msdu_info_ptr) | \
  936. HAL_RX_MSDU_DA_IS_VALID_FLAG_GET(msdu_info_ptr) | \
  937. HAL_RX_MSDU_DA_IS_MCBC_FLAG_GET(msdu_info_ptr) | \
  938. HAL_RX_MSDU_DA_IDX_TIMEOUT_FLAG_GET(msdu_info_ptr))
  939. /**
  940. * hal_rx_msdu_flags_get_li() - Get msdu flags from ring desc
  941. * @msdu_desc_info_hdl: msdu desc info handle
  942. *
  943. * Return: msdu flags
  944. */
  945. static inline
  946. uint32_t hal_rx_msdu_flags_get_li(rx_msdu_desc_info_t msdu_desc_info_hdl)
  947. {
  948. struct rx_msdu_desc_info *msdu_desc_info =
  949. (struct rx_msdu_desc_info *)msdu_desc_info_hdl;
  950. return HAL_RX_MSDU_FLAGS_GET(msdu_desc_info);
  951. }
  952. /*
  953. *hal_rx_msdu_desc_info_get_li: Gets the flags related to MSDU descriptor.
  954. *@desc_addr: REO ring descriptor addr
  955. *@msdu_desc_info: Holds MSDU descriptor info from HAL Rx descriptor
  956. *
  957. * Specifically flags needed are: first_msdu_in_mpdu,
  958. * last_msdu_in_mpdu, msdu_continuation, sa_is_valid,
  959. * sa_idx_timeout, da_is_valid, da_idx_timeout, da_is_MCBC
  960. *
  961. *Return: void
  962. */
  963. static inline void
  964. hal_rx_msdu_desc_info_get_li(void *desc_addr,
  965. struct hal_rx_msdu_desc_info *msdu_desc_info)
  966. {
  967. struct reo_destination_ring *reo_dst_ring;
  968. uint32_t *msdu_info;
  969. reo_dst_ring = (struct reo_destination_ring *)desc_addr;
  970. msdu_info = (uint32_t *)&reo_dst_ring->rx_msdu_desc_info_details;
  971. msdu_desc_info->msdu_flags =
  972. hal_rx_msdu_flags_get_li((struct rx_msdu_desc_info *)msdu_info);
  973. msdu_desc_info->msdu_len = HAL_RX_MSDU_PKT_LENGTH_GET(msdu_info);
  974. }
  975. #define HAL_RX_MSDU_START_NSS_GET(_rx_msdu_start) \
  976. (_HAL_MS((*_OFFSET_TO_WORD_PTR((_rx_msdu_start), \
  977. RX_MSDU_START_5_NSS_OFFSET)), \
  978. RX_MSDU_START_5_NSS_MASK, \
  979. RX_MSDU_START_5_NSS_LSB))
  980. #define HAL_RX_ATTN_MSDU_LEN_ERR_GET(_rx_attn) \
  981. (_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_attn, \
  982. RX_ATTENTION_1_MSDU_LENGTH_ERR_OFFSET)), \
  983. RX_ATTENTION_1_MSDU_LENGTH_ERR_MASK, \
  984. RX_ATTENTION_1_MSDU_LENGTH_ERR_LSB))
  985. /**
  986. * hal_rx_attn_msdu_len_err_get_li(): Get msdu_len_err value from
  987. * rx attention tlvs
  988. * @buf: pointer to rx pkt tlvs hdr
  989. *
  990. * Return: msdu_len_err value
  991. */
  992. static inline uint32_t
  993. hal_rx_attn_msdu_len_err_get_li(uint8_t *buf)
  994. {
  995. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  996. struct rx_attention *rx_attn = &pkt_tlvs->attn_tlv.rx_attn;
  997. return HAL_RX_ATTN_MSDU_LEN_ERR_GET(rx_attn);
  998. }
  999. #endif /* _HAL_LI_RX_H_ */