dp_rx.h 57 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #ifndef _DP_RX_H
  20. #define _DP_RX_H
  21. #include "hal_rx.h"
  22. #include "dp_peer.h"
  23. #include "dp_internal.h"
  24. #ifdef RXDMA_OPTIMIZATION
  25. #ifndef RX_DATA_BUFFER_ALIGNMENT
  26. #define RX_DATA_BUFFER_ALIGNMENT 128
  27. #endif
  28. #ifndef RX_MONITOR_BUFFER_ALIGNMENT
  29. #define RX_MONITOR_BUFFER_ALIGNMENT 128
  30. #endif
  31. #else /* RXDMA_OPTIMIZATION */
  32. #define RX_DATA_BUFFER_ALIGNMENT 4
  33. #define RX_MONITOR_BUFFER_ALIGNMENT 4
  34. #endif /* RXDMA_OPTIMIZATION */
  35. #ifdef QCA_HOST2FW_RXBUF_RING
  36. #define DP_WBM2SW_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW1_BM(sw0_bm_id)
  37. /* RBM value used for re-injecting defragmented packets into REO */
  38. #define DP_DEFRAG_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW3_BM(sw0_bm_id)
  39. #endif /* QCA_HOST2FW_RXBUF_RING */
  40. #define RX_BUFFER_RESERVATION 0
  41. #define DP_DEFAULT_NOISEFLOOR (-96)
  42. #define DP_RX_DESC_MAGIC 0xdec0de
  43. #define dp_rx_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX, params)
  44. #define dp_rx_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX, params)
  45. #define dp_rx_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX, params)
  46. #define dp_rx_info(params...) \
  47. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX, ## params)
  48. #define dp_rx_info_rl(params...) \
  49. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX, ## params)
  50. #define dp_rx_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX, params)
  51. /**
  52. * enum dp_rx_desc_state
  53. *
  54. * @RX_DESC_REPLENISH: rx desc replenished
  55. * @RX_DESC_FREELIST: rx desc in freelist
  56. */
  57. enum dp_rx_desc_state {
  58. RX_DESC_REPLENISHED,
  59. RX_DESC_IN_FREELIST,
  60. };
  61. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  62. /**
  63. * struct dp_rx_desc_dbg_info
  64. *
  65. * @freelist_caller: name of the function that put the
  66. * the rx desc in freelist
  67. * @freelist_ts: timestamp when the rx desc is put in
  68. * a freelist
  69. * @replenish_caller: name of the function that last
  70. * replenished the rx desc
  71. * @replenish_ts: last replenish timestamp
  72. * @prev_nbuf: previous nbuf info
  73. * @prev_nbuf_data_addr: previous nbuf data address
  74. */
  75. struct dp_rx_desc_dbg_info {
  76. char freelist_caller[QDF_MEM_FUNC_NAME_SIZE];
  77. uint64_t freelist_ts;
  78. char replenish_caller[QDF_MEM_FUNC_NAME_SIZE];
  79. uint64_t replenish_ts;
  80. qdf_nbuf_t prev_nbuf;
  81. uint8_t *prev_nbuf_data_addr;
  82. };
  83. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  84. /**
  85. * struct dp_rx_desc
  86. *
  87. * @nbuf : VA of the "skb" posted
  88. * @rx_buf_start : VA of the original Rx buffer, before
  89. * movement of any skb->data pointer
  90. * @paddr_buf_start : PA of the original Rx buffer, before
  91. * movement of any frag pointer
  92. * @cookie : index into the sw array which holds
  93. * the sw Rx descriptors
  94. * Cookie space is 21 bits:
  95. * lower 18 bits -- index
  96. * upper 3 bits -- pool_id
  97. * @pool_id : pool Id for which this allocated.
  98. * Can only be used if there is no flow
  99. * steering
  100. * @in_use rx_desc is in use
  101. * @unmapped used to mark rx_desc an unmapped if the corresponding
  102. * nbuf is already unmapped
  103. * @in_err_state : Nbuf sanity failed for this descriptor.
  104. * @nbuf_data_addr : VA of nbuf data posted
  105. */
  106. struct dp_rx_desc {
  107. qdf_nbuf_t nbuf;
  108. uint8_t *rx_buf_start;
  109. qdf_dma_addr_t paddr_buf_start;
  110. uint32_t cookie;
  111. uint8_t pool_id;
  112. #ifdef RX_DESC_DEBUG_CHECK
  113. uint32_t magic;
  114. uint8_t *nbuf_data_addr;
  115. struct dp_rx_desc_dbg_info *dbg_info;
  116. #endif
  117. uint8_t in_use:1,
  118. unmapped:1,
  119. in_err_state:1;
  120. };
  121. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  122. #ifdef ATH_RX_PRI_SAVE
  123. #define DP_RX_TID_SAVE(_nbuf, _tid) \
  124. (qdf_nbuf_set_priority(_nbuf, _tid))
  125. #else
  126. #define DP_RX_TID_SAVE(_nbuf, _tid)
  127. #endif
  128. /* RX Descriptor Multi Page memory alloc related */
  129. #define DP_RX_DESC_OFFSET_NUM_BITS 8
  130. #define DP_RX_DESC_PAGE_ID_NUM_BITS 8
  131. #define DP_RX_DESC_POOL_ID_NUM_BITS 4
  132. #define DP_RX_DESC_PAGE_ID_SHIFT DP_RX_DESC_OFFSET_NUM_BITS
  133. #define DP_RX_DESC_POOL_ID_SHIFT \
  134. (DP_RX_DESC_OFFSET_NUM_BITS + DP_RX_DESC_PAGE_ID_NUM_BITS)
  135. #define RX_DESC_MULTI_PAGE_COOKIE_POOL_ID_MASK \
  136. (((1 << DP_RX_DESC_POOL_ID_NUM_BITS) - 1) << DP_RX_DESC_POOL_ID_SHIFT)
  137. #define RX_DESC_MULTI_PAGE_COOKIE_PAGE_ID_MASK \
  138. (((1 << DP_RX_DESC_PAGE_ID_NUM_BITS) - 1) << \
  139. DP_RX_DESC_PAGE_ID_SHIFT)
  140. #define RX_DESC_MULTI_PAGE_COOKIE_OFFSET_MASK \
  141. ((1 << DP_RX_DESC_OFFSET_NUM_BITS) - 1)
  142. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(_cookie) \
  143. (((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_POOL_ID_MASK) >> \
  144. DP_RX_DESC_POOL_ID_SHIFT)
  145. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(_cookie) \
  146. (((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_PAGE_ID_MASK) >> \
  147. DP_RX_DESC_PAGE_ID_SHIFT)
  148. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(_cookie) \
  149. ((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_OFFSET_MASK)
  150. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  151. #define RX_DESC_COOKIE_INDEX_SHIFT 0
  152. #define RX_DESC_COOKIE_INDEX_MASK 0x3ffff /* 18 bits */
  153. #define RX_DESC_COOKIE_POOL_ID_SHIFT 18
  154. #define RX_DESC_COOKIE_POOL_ID_MASK 0x1c0000
  155. #define DP_RX_DESC_COOKIE_MAX \
  156. (RX_DESC_COOKIE_INDEX_MASK | RX_DESC_COOKIE_POOL_ID_MASK)
  157. #define DP_RX_DESC_COOKIE_POOL_ID_GET(_cookie) \
  158. (((_cookie) & RX_DESC_COOKIE_POOL_ID_MASK) >> \
  159. RX_DESC_COOKIE_POOL_ID_SHIFT)
  160. #define DP_RX_DESC_COOKIE_INDEX_GET(_cookie) \
  161. (((_cookie) & RX_DESC_COOKIE_INDEX_MASK) >> \
  162. RX_DESC_COOKIE_INDEX_SHIFT)
  163. #define dp_rx_add_to_free_desc_list(head, tail, new) \
  164. __dp_rx_add_to_free_desc_list(head, tail, new, __func__)
  165. #define dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool, \
  166. num_buffers, desc_list, tail) \
  167. __dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool, \
  168. num_buffers, desc_list, tail, __func__)
  169. #ifdef DP_RX_SPECIAL_FRAME_NEED
  170. /**
  171. * dp_rx_is_special_frame() - check is RX frame special needed
  172. *
  173. * @nbuf: RX skb pointer
  174. * @frame_mask: the mask for speical frame needed
  175. *
  176. * Check is RX frame wanted matched with mask
  177. *
  178. * Return: true - special frame needed, false - no
  179. */
  180. static inline
  181. bool dp_rx_is_special_frame(qdf_nbuf_t nbuf, uint32_t frame_mask)
  182. {
  183. if (((frame_mask & FRAME_MASK_IPV4_ARP) &&
  184. qdf_nbuf_is_ipv4_arp_pkt(nbuf)) ||
  185. ((frame_mask & FRAME_MASK_IPV4_DHCP) &&
  186. qdf_nbuf_is_ipv4_dhcp_pkt(nbuf)) ||
  187. ((frame_mask & FRAME_MASK_IPV4_EAPOL) &&
  188. qdf_nbuf_is_ipv4_eapol_pkt(nbuf)) ||
  189. ((frame_mask & FRAME_MASK_IPV6_DHCP) &&
  190. qdf_nbuf_is_ipv6_dhcp_pkt(nbuf)))
  191. return true;
  192. return false;
  193. }
  194. /**
  195. * dp_rx_deliver_special_frame() - Deliver the RX special frame to stack
  196. * if matches mask
  197. *
  198. * @soc: Datapath soc handler
  199. * @peer: pointer to DP peer
  200. * @nbuf: pointer to the skb of RX frame
  201. * @frame_mask: the mask for speical frame needed
  202. * @rx_tlv_hdr: start of rx tlv header
  203. *
  204. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  205. * single nbuf is expected.
  206. *
  207. * return: true - nbuf has been delivered to stack, false - not.
  208. */
  209. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_peer *peer,
  210. qdf_nbuf_t nbuf, uint32_t frame_mask,
  211. uint8_t *rx_tlv_hdr);
  212. #else
  213. static inline
  214. bool dp_rx_is_special_frame(qdf_nbuf_t nbuf, uint32_t frame_mask)
  215. {
  216. return false;
  217. }
  218. static inline
  219. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_peer *peer,
  220. qdf_nbuf_t nbuf, uint32_t frame_mask,
  221. uint8_t *rx_tlv_hdr)
  222. {
  223. return false;
  224. }
  225. #endif
  226. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  227. #ifdef DP_RX_DISABLE_NDI_MDNS_FORWARDING
  228. static inline
  229. bool dp_rx_check_ndi_mdns_fwding(struct dp_peer *ta_peer, qdf_nbuf_t nbuf)
  230. {
  231. if (ta_peer->vdev->opmode == wlan_op_mode_ndi &&
  232. qdf_nbuf_is_ipv6_mdns_pkt(nbuf)) {
  233. DP_STATS_INC(ta_peer, rx.intra_bss.mdns_no_fwd, 1);
  234. return false;
  235. }
  236. return true;
  237. }
  238. #else
  239. static inline
  240. bool dp_rx_check_ndi_mdns_fwding(struct dp_peer *ta_peer, qdf_nbuf_t nbuf)
  241. {
  242. return true;
  243. }
  244. #endif
  245. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  246. /* DOC: Offset to obtain LLC hdr
  247. *
  248. * In the case of Wifi parse error
  249. * to reach LLC header from beginning
  250. * of VLAN tag we need to skip 8 bytes.
  251. * Vlan_tag(4)+length(2)+length added
  252. * by HW(2) = 8 bytes.
  253. */
  254. #define DP_SKIP_VLAN 8
  255. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  256. /**
  257. * struct dp_rx_cached_buf - rx cached buffer
  258. * @list: linked list node
  259. * @buf: skb buffer
  260. */
  261. struct dp_rx_cached_buf {
  262. qdf_list_node_t node;
  263. qdf_nbuf_t buf;
  264. };
  265. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  266. /*
  267. *dp_rx_xor_block() - xor block of data
  268. *@b: destination data block
  269. *@a: source data block
  270. *@len: length of the data to process
  271. *
  272. *Returns: None
  273. */
  274. static inline void dp_rx_xor_block(uint8_t *b, const uint8_t *a, qdf_size_t len)
  275. {
  276. qdf_size_t i;
  277. for (i = 0; i < len; i++)
  278. b[i] ^= a[i];
  279. }
  280. /*
  281. *dp_rx_rotl() - rotate the bits left
  282. *@val: unsigned integer input value
  283. *@bits: number of bits
  284. *
  285. *Returns: Integer with left rotated by number of 'bits'
  286. */
  287. static inline uint32_t dp_rx_rotl(uint32_t val, int bits)
  288. {
  289. return (val << bits) | (val >> (32 - bits));
  290. }
  291. /*
  292. *dp_rx_rotr() - rotate the bits right
  293. *@val: unsigned integer input value
  294. *@bits: number of bits
  295. *
  296. *Returns: Integer with right rotated by number of 'bits'
  297. */
  298. static inline uint32_t dp_rx_rotr(uint32_t val, int bits)
  299. {
  300. return (val >> bits) | (val << (32 - bits));
  301. }
  302. /*
  303. * dp_set_rx_queue() - set queue_mapping in skb
  304. * @nbuf: skb
  305. * @queue_id: rx queue_id
  306. *
  307. * Return: void
  308. */
  309. #ifdef QCA_OL_RX_MULTIQ_SUPPORT
  310. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  311. {
  312. qdf_nbuf_record_rx_queue(nbuf, queue_id);
  313. return;
  314. }
  315. #else
  316. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  317. {
  318. }
  319. #endif
  320. /*
  321. *dp_rx_xswap() - swap the bits left
  322. *@val: unsigned integer input value
  323. *
  324. *Returns: Integer with bits swapped
  325. */
  326. static inline uint32_t dp_rx_xswap(uint32_t val)
  327. {
  328. return ((val & 0x00ff00ff) << 8) | ((val & 0xff00ff00) >> 8);
  329. }
  330. /*
  331. *dp_rx_get_le32_split() - get little endian 32 bits split
  332. *@b0: byte 0
  333. *@b1: byte 1
  334. *@b2: byte 2
  335. *@b3: byte 3
  336. *
  337. *Returns: Integer with split little endian 32 bits
  338. */
  339. static inline uint32_t dp_rx_get_le32_split(uint8_t b0, uint8_t b1, uint8_t b2,
  340. uint8_t b3)
  341. {
  342. return b0 | (b1 << 8) | (b2 << 16) | (b3 << 24);
  343. }
  344. /*
  345. *dp_rx_get_le32() - get little endian 32 bits
  346. *@b0: byte 0
  347. *@b1: byte 1
  348. *@b2: byte 2
  349. *@b3: byte 3
  350. *
  351. *Returns: Integer with little endian 32 bits
  352. */
  353. static inline uint32_t dp_rx_get_le32(const uint8_t *p)
  354. {
  355. return dp_rx_get_le32_split(p[0], p[1], p[2], p[3]);
  356. }
  357. /*
  358. * dp_rx_put_le32() - put little endian 32 bits
  359. * @p: destination char array
  360. * @v: source 32-bit integer
  361. *
  362. * Returns: None
  363. */
  364. static inline void dp_rx_put_le32(uint8_t *p, uint32_t v)
  365. {
  366. p[0] = (v) & 0xff;
  367. p[1] = (v >> 8) & 0xff;
  368. p[2] = (v >> 16) & 0xff;
  369. p[3] = (v >> 24) & 0xff;
  370. }
  371. /* Extract michal mic block of data */
  372. #define dp_rx_michael_block(l, r) \
  373. do { \
  374. r ^= dp_rx_rotl(l, 17); \
  375. l += r; \
  376. r ^= dp_rx_xswap(l); \
  377. l += r; \
  378. r ^= dp_rx_rotl(l, 3); \
  379. l += r; \
  380. r ^= dp_rx_rotr(l, 2); \
  381. l += r; \
  382. } while (0)
  383. /**
  384. * struct dp_rx_desc_list_elem_t
  385. *
  386. * @next : Next pointer to form free list
  387. * @rx_desc : DP Rx descriptor
  388. */
  389. union dp_rx_desc_list_elem_t {
  390. union dp_rx_desc_list_elem_t *next;
  391. struct dp_rx_desc rx_desc;
  392. };
  393. #ifdef RX_DESC_MULTI_PAGE_ALLOC
  394. /**
  395. * dp_rx_desc_find() - find dp rx descriptor from page ID and offset
  396. * @page_id: Page ID
  397. * @offset: Offset of the descriptor element
  398. *
  399. * Return: RX descriptor element
  400. */
  401. union dp_rx_desc_list_elem_t *dp_rx_desc_find(uint16_t page_id, uint16_t offset,
  402. struct rx_desc_pool *rx_pool);
  403. static inline
  404. struct dp_rx_desc *dp_get_rx_desc_from_cookie(struct dp_soc *soc,
  405. struct rx_desc_pool *pool,
  406. uint32_t cookie)
  407. {
  408. uint8_t pool_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(cookie);
  409. uint16_t page_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(cookie);
  410. uint8_t offset = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(cookie);
  411. struct rx_desc_pool *rx_desc_pool;
  412. union dp_rx_desc_list_elem_t *rx_desc_elem;
  413. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  414. return NULL;
  415. rx_desc_pool = &pool[pool_id];
  416. rx_desc_elem = (union dp_rx_desc_list_elem_t *)
  417. (rx_desc_pool->desc_pages.cacheable_pages[page_id] +
  418. rx_desc_pool->elem_size * offset);
  419. return &rx_desc_elem->rx_desc;
  420. }
  421. /**
  422. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  423. * the Rx descriptor on Rx DMA source ring buffer
  424. * @soc: core txrx main context
  425. * @cookie: cookie used to lookup virtual address
  426. *
  427. * Return: Pointer to the Rx descriptor
  428. */
  429. static inline
  430. struct dp_rx_desc *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc,
  431. uint32_t cookie)
  432. {
  433. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_buf[0], cookie);
  434. }
  435. /**
  436. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  437. * the Rx descriptor on monitor ring buffer
  438. * @soc: core txrx main context
  439. * @cookie: cookie used to lookup virtual address
  440. *
  441. * Return: Pointer to the Rx descriptor
  442. */
  443. static inline
  444. struct dp_rx_desc *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc,
  445. uint32_t cookie)
  446. {
  447. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_mon[0], cookie);
  448. }
  449. /**
  450. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  451. * the Rx descriptor on monitor status ring buffer
  452. * @soc: core txrx main context
  453. * @cookie: cookie used to lookup virtual address
  454. *
  455. * Return: Pointer to the Rx descriptor
  456. */
  457. static inline
  458. struct dp_rx_desc *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc,
  459. uint32_t cookie)
  460. {
  461. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_status[0], cookie);
  462. }
  463. #else
  464. void dp_rx_desc_pool_init(struct dp_soc *soc, uint32_t pool_id,
  465. uint32_t pool_size,
  466. struct rx_desc_pool *rx_desc_pool);
  467. /**
  468. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  469. * the Rx descriptor on Rx DMA source ring buffer
  470. * @soc: core txrx main context
  471. * @cookie: cookie used to lookup virtual address
  472. *
  473. * Return: void *: Virtual Address of the Rx descriptor
  474. */
  475. static inline
  476. void *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc, uint32_t cookie)
  477. {
  478. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  479. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  480. struct rx_desc_pool *rx_desc_pool;
  481. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  482. return NULL;
  483. rx_desc_pool = &soc->rx_desc_buf[pool_id];
  484. if (qdf_unlikely(index >= rx_desc_pool->pool_size))
  485. return NULL;
  486. return &rx_desc_pool->array[index].rx_desc;
  487. }
  488. /**
  489. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  490. * the Rx descriptor on monitor ring buffer
  491. * @soc: core txrx main context
  492. * @cookie: cookie used to lookup virtual address
  493. *
  494. * Return: void *: Virtual Address of the Rx descriptor
  495. */
  496. static inline
  497. void *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc, uint32_t cookie)
  498. {
  499. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  500. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  501. /* TODO */
  502. /* Add sanity for pool_id & index */
  503. return &(soc->rx_desc_mon[pool_id].array[index].rx_desc);
  504. }
  505. /**
  506. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  507. * the Rx descriptor on monitor status ring buffer
  508. * @soc: core txrx main context
  509. * @cookie: cookie used to lookup virtual address
  510. *
  511. * Return: void *: Virtual Address of the Rx descriptor
  512. */
  513. static inline
  514. void *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc, uint32_t cookie)
  515. {
  516. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  517. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  518. /* TODO */
  519. /* Add sanity for pool_id & index */
  520. return &(soc->rx_desc_status[pool_id].array[index].rx_desc);
  521. }
  522. #endif /* RX_DESC_MULTI_PAGE_ALLOC */
  523. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  524. static inline bool dp_rx_check_ap_bridge(struct dp_vdev *vdev)
  525. {
  526. return vdev->ap_bridge_enabled;
  527. }
  528. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  529. static inline QDF_STATUS
  530. dp_rx_cookie_check_and_invalidate(hal_ring_desc_t ring_desc)
  531. {
  532. if (qdf_unlikely(HAL_RX_REO_BUF_COOKIE_INVALID_GET(ring_desc)))
  533. return QDF_STATUS_E_FAILURE;
  534. HAL_RX_REO_BUF_COOKIE_INVALID_SET(ring_desc);
  535. return QDF_STATUS_SUCCESS;
  536. }
  537. /**
  538. * dp_rx_cookie_reset_invalid_bit() - Reset the invalid bit of the cookie
  539. * field in ring descriptor
  540. * @ring_desc: ring descriptor
  541. *
  542. * Return: None
  543. */
  544. static inline void
  545. dp_rx_cookie_reset_invalid_bit(hal_ring_desc_t ring_desc)
  546. {
  547. HAL_RX_REO_BUF_COOKIE_INVALID_RESET(ring_desc);
  548. }
  549. #else
  550. static inline QDF_STATUS
  551. dp_rx_cookie_check_and_invalidate(hal_ring_desc_t ring_desc)
  552. {
  553. return QDF_STATUS_SUCCESS;
  554. }
  555. static inline void
  556. dp_rx_cookie_reset_invalid_bit(hal_ring_desc_t ring_desc)
  557. {
  558. }
  559. #endif
  560. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  561. QDF_STATUS dp_rx_desc_pool_is_allocated(struct rx_desc_pool *rx_desc_pool);
  562. QDF_STATUS dp_rx_desc_pool_alloc(struct dp_soc *soc,
  563. uint32_t pool_size,
  564. struct rx_desc_pool *rx_desc_pool);
  565. void dp_rx_desc_pool_init(struct dp_soc *soc, uint32_t pool_id,
  566. uint32_t pool_size,
  567. struct rx_desc_pool *rx_desc_pool);
  568. void dp_rx_add_desc_list_to_free_list(struct dp_soc *soc,
  569. union dp_rx_desc_list_elem_t **local_desc_list,
  570. union dp_rx_desc_list_elem_t **tail,
  571. uint16_t pool_id,
  572. struct rx_desc_pool *rx_desc_pool);
  573. uint16_t dp_rx_get_free_desc_list(struct dp_soc *soc, uint32_t pool_id,
  574. struct rx_desc_pool *rx_desc_pool,
  575. uint16_t num_descs,
  576. union dp_rx_desc_list_elem_t **desc_list,
  577. union dp_rx_desc_list_elem_t **tail);
  578. QDF_STATUS dp_rx_pdev_desc_pool_alloc(struct dp_pdev *pdev);
  579. void dp_rx_pdev_desc_pool_free(struct dp_pdev *pdev);
  580. QDF_STATUS dp_rx_pdev_desc_pool_init(struct dp_pdev *pdev);
  581. void dp_rx_pdev_desc_pool_deinit(struct dp_pdev *pdev);
  582. void dp_rx_desc_pool_deinit(struct dp_soc *soc,
  583. struct rx_desc_pool *rx_desc_pool,
  584. uint32_t pool_id);
  585. QDF_STATUS dp_rx_pdev_attach(struct dp_pdev *pdev);
  586. QDF_STATUS dp_rx_pdev_buffers_alloc(struct dp_pdev *pdev);
  587. void dp_rx_pdev_buffers_free(struct dp_pdev *pdev);
  588. void dp_rx_pdev_detach(struct dp_pdev *pdev);
  589. void dp_print_napi_stats(struct dp_soc *soc);
  590. /**
  591. * dp_rx_vdev_detach() - detach vdev from dp rx
  592. * @vdev: virtual device instance
  593. *
  594. * Return: QDF_STATUS_SUCCESS: success
  595. * QDF_STATUS_E_RESOURCES: Error return
  596. */
  597. QDF_STATUS dp_rx_vdev_detach(struct dp_vdev *vdev);
  598. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  599. uint32_t
  600. dp_rx_process(struct dp_intr *int_ctx, hal_ring_handle_t hal_ring_hdl,
  601. uint8_t reo_ring_num,
  602. uint32_t quota);
  603. /**
  604. * dp_rx_err_process() - Processes error frames routed to REO error ring
  605. * @int_ctx: pointer to DP interrupt context
  606. * @soc: core txrx main context
  607. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  608. * @quota: No. of units (packets) that can be serviced in one shot.
  609. *
  610. * This function implements error processing and top level demultiplexer
  611. * for all the frames routed to REO error ring.
  612. *
  613. * Return: uint32_t: No. of elements processed
  614. */
  615. uint32_t dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  616. hal_ring_handle_t hal_ring_hdl, uint32_t quota);
  617. /**
  618. * dp_rx_wbm_err_process() - Processes error frames routed to WBM release ring
  619. * @int_ctx: pointer to DP interrupt context
  620. * @soc: core txrx main context
  621. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  622. * @quota: No. of units (packets) that can be serviced in one shot.
  623. *
  624. * This function implements error processing and top level demultiplexer
  625. * for all the frames routed to WBM2HOST sw release ring.
  626. *
  627. * Return: uint32_t: No. of elements processed
  628. */
  629. uint32_t
  630. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  631. hal_ring_handle_t hal_ring_hdl, uint32_t quota);
  632. /**
  633. * dp_rx_sg_create() - create a frag_list for MSDUs which are spread across
  634. * multiple nbufs.
  635. * @soc: core txrx main context
  636. * @nbuf: pointer to the first msdu of an amsdu.
  637. *
  638. * This function implements the creation of RX frag_list for cases
  639. * where an MSDU is spread across multiple nbufs.
  640. *
  641. * Return: returns the head nbuf which contains complete frag_list.
  642. */
  643. qdf_nbuf_t dp_rx_sg_create(struct dp_soc *soc, qdf_nbuf_t nbuf);
  644. /*
  645. * dp_rx_desc_nbuf_and_pool_free() - free the sw rx desc pool called during
  646. * de-initialization of wifi module.
  647. *
  648. * @soc: core txrx main context
  649. * @pool_id: pool_id which is one of 3 mac_ids
  650. * @rx_desc_pool: rx descriptor pool pointer
  651. *
  652. * Return: None
  653. */
  654. void dp_rx_desc_nbuf_and_pool_free(struct dp_soc *soc, uint32_t pool_id,
  655. struct rx_desc_pool *rx_desc_pool);
  656. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  657. /*
  658. * dp_rx_desc_nbuf_free() - free the sw rx desc nbufs called during
  659. * de-initialization of wifi module.
  660. *
  661. * @soc: core txrx main context
  662. * @pool_id: pool_id which is one of 3 mac_ids
  663. * @rx_desc_pool: rx descriptor pool pointer
  664. *
  665. * Return: None
  666. */
  667. void dp_rx_desc_nbuf_free(struct dp_soc *soc,
  668. struct rx_desc_pool *rx_desc_pool);
  669. #ifdef DP_RX_MON_MEM_FRAG
  670. /*
  671. * dp_rx_desc_frag_free() - free the sw rx desc frag called during
  672. * de-initialization of wifi module.
  673. *
  674. * @soc: core txrx main context
  675. * @rx_desc_pool: rx descriptor pool pointer
  676. *
  677. * Return: None
  678. */
  679. void dp_rx_desc_frag_free(struct dp_soc *soc,
  680. struct rx_desc_pool *rx_desc_pool);
  681. #else
  682. static inline
  683. void dp_rx_desc_frag_free(struct dp_soc *soc,
  684. struct rx_desc_pool *rx_desc_pool)
  685. {
  686. }
  687. #endif
  688. /*
  689. * dp_rx_desc_pool_free() - free the sw rx desc array called during
  690. * de-initialization of wifi module.
  691. *
  692. * @soc: core txrx main context
  693. * @rx_desc_pool: rx descriptor pool pointer
  694. *
  695. * Return: None
  696. */
  697. void dp_rx_desc_pool_free(struct dp_soc *soc,
  698. struct rx_desc_pool *rx_desc_pool);
  699. void dp_rx_deliver_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf_list,
  700. struct dp_peer *peer);
  701. #ifdef RX_DESC_LOGGING
  702. /*
  703. * dp_rx_desc_alloc_dbg_info() - Alloc memory for rx descriptor debug
  704. * structure
  705. * @rx_desc: rx descriptor pointer
  706. *
  707. * Return: None
  708. */
  709. static inline
  710. void dp_rx_desc_alloc_dbg_info(struct dp_rx_desc *rx_desc)
  711. {
  712. rx_desc->dbg_info = qdf_mem_malloc(sizeof(struct dp_rx_desc_dbg_info));
  713. }
  714. /*
  715. * dp_rx_desc_free_dbg_info() - Free rx descriptor debug
  716. * structure memory
  717. * @rx_desc: rx descriptor pointer
  718. *
  719. * Return: None
  720. */
  721. static inline
  722. void dp_rx_desc_free_dbg_info(struct dp_rx_desc *rx_desc)
  723. {
  724. qdf_mem_free(rx_desc->dbg_info);
  725. }
  726. /*
  727. * dp_rx_desc_update_dbg_info() - Update rx descriptor debug info
  728. * structure memory
  729. * @rx_desc: rx descriptor pointer
  730. *
  731. * Return: None
  732. */
  733. static
  734. void dp_rx_desc_update_dbg_info(struct dp_rx_desc *rx_desc,
  735. const char *func_name, uint8_t flag)
  736. {
  737. struct dp_rx_desc_dbg_info *info = rx_desc->dbg_info;
  738. if (!info)
  739. return;
  740. if (flag == RX_DESC_REPLENISHED) {
  741. qdf_str_lcopy(info->replenish_caller, func_name,
  742. QDF_MEM_FUNC_NAME_SIZE);
  743. info->replenish_ts = qdf_get_log_timestamp();
  744. } else {
  745. qdf_str_lcopy(info->freelist_caller, func_name,
  746. QDF_MEM_FUNC_NAME_SIZE);
  747. info->freelist_ts = qdf_get_log_timestamp();
  748. info->prev_nbuf = rx_desc->nbuf;
  749. info->prev_nbuf_data_addr = rx_desc->nbuf_data_addr;
  750. rx_desc->nbuf_data_addr = NULL;
  751. }
  752. }
  753. #else
  754. static inline
  755. void dp_rx_desc_alloc_dbg_info(struct dp_rx_desc *rx_desc)
  756. {
  757. }
  758. static inline
  759. void dp_rx_desc_free_dbg_info(struct dp_rx_desc *rx_desc)
  760. {
  761. }
  762. static inline
  763. void dp_rx_desc_update_dbg_info(struct dp_rx_desc *rx_desc,
  764. const char *func_name, uint8_t flag)
  765. {
  766. }
  767. #endif /* RX_DESC_LOGGING */
  768. /**
  769. * dp_rx_add_to_free_desc_list() - Adds to a local free descriptor list
  770. *
  771. * @head: pointer to the head of local free list
  772. * @tail: pointer to the tail of local free list
  773. * @new: new descriptor that is added to the free list
  774. * @func_name: caller func name
  775. *
  776. * Return: void:
  777. */
  778. static inline
  779. void __dp_rx_add_to_free_desc_list(union dp_rx_desc_list_elem_t **head,
  780. union dp_rx_desc_list_elem_t **tail,
  781. struct dp_rx_desc *new, const char *func_name)
  782. {
  783. qdf_assert(head && new);
  784. dp_rx_desc_update_dbg_info(new, func_name, RX_DESC_IN_FREELIST);
  785. new->nbuf = NULL;
  786. new->in_use = 0;
  787. ((union dp_rx_desc_list_elem_t *)new)->next = *head;
  788. *head = (union dp_rx_desc_list_elem_t *)new;
  789. /* reset tail if head->next is NULL */
  790. if (!*tail || !(*head)->next)
  791. *tail = *head;
  792. }
  793. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  794. uint8_t mac_id);
  795. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  796. qdf_nbuf_t mpdu, bool mpdu_done, uint8_t mac_id);
  797. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  798. uint8_t *rx_tlv_hdr, struct dp_peer *peer);
  799. void dp_2k_jump_handle(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  800. uint16_t peer_id, uint8_t tid);
  801. #define DP_RX_HEAD_APPEND(head, elem) \
  802. do { \
  803. qdf_nbuf_set_next((elem), (head)); \
  804. (head) = (elem); \
  805. } while (0)
  806. #define DP_RX_LIST_APPEND(head, tail, elem) \
  807. do { \
  808. if (!(head)) { \
  809. (head) = (elem); \
  810. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(head) = 1;\
  811. } else { \
  812. qdf_nbuf_set_next((tail), (elem)); \
  813. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(head)++; \
  814. } \
  815. (tail) = (elem); \
  816. qdf_nbuf_set_next((tail), NULL); \
  817. } while (0)
  818. #define DP_RX_MERGE_TWO_LIST(phead, ptail, chead, ctail) \
  819. do { \
  820. if (!(phead)) { \
  821. (phead) = (chead); \
  822. } else { \
  823. qdf_nbuf_set_next((ptail), (chead)); \
  824. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(phead) += \
  825. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(chead); \
  826. } \
  827. (ptail) = (ctail); \
  828. qdf_nbuf_set_next((ptail), NULL); \
  829. } while (0)
  830. #if defined(QCA_PADDR_CHECK_ON_3TH_PLATFORM)
  831. /*
  832. * on some third-party platform, the memory below 0x2000
  833. * is reserved for target use, so any memory allocated in this
  834. * region should not be used by host
  835. */
  836. #define MAX_RETRY 50
  837. #define DP_PHY_ADDR_RESERVED 0x2000
  838. #elif defined(BUILD_X86)
  839. /*
  840. * in M2M emulation platforms (x86) the memory below 0x50000000
  841. * is reserved for target use, so any memory allocated in this
  842. * region should not be used by host
  843. */
  844. #define MAX_RETRY 100
  845. #define DP_PHY_ADDR_RESERVED 0x50000000
  846. #endif
  847. #if defined(QCA_PADDR_CHECK_ON_3TH_PLATFORM) || defined(BUILD_X86)
  848. /**
  849. * dp_check_paddr() - check if current phy address is valid or not
  850. * @dp_soc: core txrx main context
  851. * @rx_netbuf: skb buffer
  852. * @paddr: physical address
  853. * @rx_desc_pool: struct of rx descriptor pool
  854. * check if the physical address of the nbuf->data is less
  855. * than DP_PHY_ADDR_RESERVED then free the nbuf and try
  856. * allocating new nbuf. We can try for 100 times.
  857. *
  858. * This is a temp WAR till we fix it properly.
  859. *
  860. * Return: success or failure.
  861. */
  862. static inline
  863. int dp_check_paddr(struct dp_soc *dp_soc,
  864. qdf_nbuf_t *rx_netbuf,
  865. qdf_dma_addr_t *paddr,
  866. struct rx_desc_pool *rx_desc_pool)
  867. {
  868. uint32_t nbuf_retry = 0;
  869. int32_t ret;
  870. if (qdf_likely(*paddr > DP_PHY_ADDR_RESERVED))
  871. return QDF_STATUS_SUCCESS;
  872. do {
  873. dp_debug("invalid phy addr 0x%llx, trying again",
  874. (uint64_t)(*paddr));
  875. nbuf_retry++;
  876. if ((*rx_netbuf)) {
  877. /* Not freeing buffer intentionally.
  878. * Observed that same buffer is getting
  879. * re-allocated resulting in longer load time
  880. * WMI init timeout.
  881. * This buffer is anyway not useful so skip it.
  882. *.Add such buffer to invalid list and free
  883. *.them when driver unload.
  884. **/
  885. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev,
  886. *rx_netbuf,
  887. QDF_DMA_FROM_DEVICE,
  888. rx_desc_pool->buf_size);
  889. qdf_nbuf_queue_add(&dp_soc->invalid_buf_queue,
  890. *rx_netbuf);
  891. }
  892. *rx_netbuf = qdf_nbuf_alloc(dp_soc->osdev,
  893. rx_desc_pool->buf_size,
  894. RX_BUFFER_RESERVATION,
  895. rx_desc_pool->buf_alignment,
  896. FALSE);
  897. if (qdf_unlikely(!(*rx_netbuf)))
  898. return QDF_STATUS_E_FAILURE;
  899. ret = qdf_nbuf_map_nbytes_single(dp_soc->osdev,
  900. *rx_netbuf,
  901. QDF_DMA_FROM_DEVICE,
  902. rx_desc_pool->buf_size);
  903. if (qdf_unlikely(ret == QDF_STATUS_E_FAILURE)) {
  904. qdf_nbuf_free(*rx_netbuf);
  905. *rx_netbuf = NULL;
  906. continue;
  907. }
  908. *paddr = qdf_nbuf_get_frag_paddr(*rx_netbuf, 0);
  909. if (qdf_likely(*paddr > DP_PHY_ADDR_RESERVED))
  910. return QDF_STATUS_SUCCESS;
  911. } while (nbuf_retry < MAX_RETRY);
  912. if ((*rx_netbuf)) {
  913. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev,
  914. *rx_netbuf,
  915. QDF_DMA_FROM_DEVICE,
  916. rx_desc_pool->buf_size);
  917. qdf_nbuf_queue_add(&dp_soc->invalid_buf_queue,
  918. *rx_netbuf);
  919. }
  920. return QDF_STATUS_E_FAILURE;
  921. }
  922. #else
  923. static inline
  924. int dp_check_paddr(struct dp_soc *dp_soc,
  925. qdf_nbuf_t *rx_netbuf,
  926. qdf_dma_addr_t *paddr,
  927. struct rx_desc_pool *rx_desc_pool)
  928. {
  929. return QDF_STATUS_SUCCESS;
  930. }
  931. #endif
  932. /**
  933. * dp_rx_cookie_2_link_desc_va() - Converts cookie to a virtual address of
  934. * the MSDU Link Descriptor
  935. * @soc: core txrx main context
  936. * @buf_info: buf_info includes cookie that is used to lookup
  937. * virtual address of link descriptor after deriving the page id
  938. * and the offset or index of the desc on the associatde page.
  939. *
  940. * This is the VA of the link descriptor, that HAL layer later uses to
  941. * retrieve the list of MSDU's for a given MPDU.
  942. *
  943. * Return: void *: Virtual Address of the Rx descriptor
  944. */
  945. static inline
  946. void *dp_rx_cookie_2_link_desc_va(struct dp_soc *soc,
  947. struct hal_buf_info *buf_info)
  948. {
  949. void *link_desc_va;
  950. struct qdf_mem_multi_page_t *pages;
  951. uint16_t page_id = LINK_DESC_COOKIE_PAGE_ID(buf_info->sw_cookie);
  952. pages = &soc->link_desc_pages;
  953. if (!pages)
  954. return NULL;
  955. if (qdf_unlikely(page_id >= pages->num_pages))
  956. return NULL;
  957. link_desc_va = pages->dma_pages[page_id].page_v_addr_start +
  958. (buf_info->paddr - pages->dma_pages[page_id].page_p_addr);
  959. return link_desc_va;
  960. }
  961. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  962. #ifdef DISABLE_EAPOL_INTRABSS_FWD
  963. #ifdef WLAN_FEATURE_11BE_MLO
  964. static inline bool dp_nbuf_dst_addr_is_mld_addr(struct dp_vdev *vdev,
  965. qdf_nbuf_t nbuf)
  966. {
  967. struct qdf_mac_addr *self_mld_mac_addr =
  968. (struct qdf_mac_addr *)vdev->mld_mac_addr.raw;
  969. return qdf_is_macaddr_equal(self_mld_mac_addr,
  970. (struct qdf_mac_addr *)qdf_nbuf_data(nbuf) +
  971. QDF_NBUF_DEST_MAC_OFFSET);
  972. }
  973. #else
  974. static inline bool dp_nbuf_dst_addr_is_mld_addr(struct dp_vdev *vdev,
  975. qdf_nbuf_t nbuf)
  976. {
  977. return false;
  978. }
  979. #endif
  980. static inline bool dp_nbuf_dst_addr_is_self_addr(struct dp_vdev *vdev,
  981. qdf_nbuf_t nbuf)
  982. {
  983. return qdf_is_macaddr_equal((struct qdf_mac_addr *)vdev->mac_addr.raw,
  984. (struct qdf_mac_addr *)qdf_nbuf_data(nbuf) +
  985. QDF_NBUF_DEST_MAC_OFFSET);
  986. }
  987. /*
  988. * dp_rx_intrabss_eapol_drop_check() - API For EAPOL
  989. * pkt with DA not equal to vdev mac addr, fwd is not allowed.
  990. * @soc: core txrx main context
  991. * @ta_peer: source peer entry
  992. * @rx_tlv_hdr: start address of rx tlvs
  993. * @nbuf: nbuf that has to be intrabss forwarded
  994. *
  995. * Return: true if it is forwarded else false
  996. */
  997. static inline
  998. bool dp_rx_intrabss_eapol_drop_check(struct dp_soc *soc,
  999. struct dp_peer *ta_peer,
  1000. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf)
  1001. {
  1002. if (qdf_unlikely(qdf_nbuf_is_ipv4_eapol_pkt(nbuf) &&
  1003. !(dp_nbuf_dst_addr_is_self_addr(ta_peer->vdev, nbuf) ||
  1004. dp_nbuf_dst_addr_is_mld_addr(ta_peer->vdev, nbuf)))) {
  1005. qdf_nbuf_free(nbuf);
  1006. DP_STATS_INC(soc, rx.err.intrabss_eapol_drop, 1);
  1007. return true;
  1008. }
  1009. return false;
  1010. }
  1011. #else /* DISABLE_EAPOL_INTRABSS_FWD */
  1012. static inline
  1013. bool dp_rx_intrabss_eapol_drop_check(struct dp_soc *soc,
  1014. struct dp_peer *ta_peer,
  1015. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf)
  1016. {
  1017. return false;
  1018. }
  1019. #endif /* DISABLE_EAPOL_INTRABSS_FWD */
  1020. bool dp_rx_intrabss_mcbc_fwd(struct dp_soc *soc, struct dp_peer *ta_peer,
  1021. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  1022. struct cdp_tid_rx_stats *tid_stats);
  1023. bool dp_rx_intrabss_ucast_fwd(struct dp_soc *soc, struct dp_peer *ta_peer,
  1024. uint8_t tx_vdev_id,
  1025. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  1026. struct cdp_tid_rx_stats *tid_stats);
  1027. /**
  1028. * dp_rx_defrag_concat() - Concatenate the fragments
  1029. *
  1030. * @dst: destination pointer to the buffer
  1031. * @src: source pointer from where the fragment payload is to be copied
  1032. *
  1033. * Return: QDF_STATUS
  1034. */
  1035. static inline QDF_STATUS dp_rx_defrag_concat(qdf_nbuf_t dst, qdf_nbuf_t src)
  1036. {
  1037. /*
  1038. * Inside qdf_nbuf_cat, if it is necessary to reallocate dst
  1039. * to provide space for src, the headroom portion is copied from
  1040. * the original dst buffer to the larger new dst buffer.
  1041. * (This is needed, because the headroom of the dst buffer
  1042. * contains the rx desc.)
  1043. */
  1044. if (!qdf_nbuf_cat(dst, src)) {
  1045. /*
  1046. * qdf_nbuf_cat does not free the src memory.
  1047. * Free src nbuf before returning
  1048. * For failure case the caller takes of freeing the nbuf
  1049. */
  1050. qdf_nbuf_free(src);
  1051. return QDF_STATUS_SUCCESS;
  1052. }
  1053. return QDF_STATUS_E_DEFRAG_ERROR;
  1054. }
  1055. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1056. #ifndef FEATURE_WDS
  1057. void dp_rx_da_learn(struct dp_soc *soc, uint8_t *rx_tlv_hdr,
  1058. struct dp_peer *ta_peer, qdf_nbuf_t nbuf);
  1059. static inline QDF_STATUS dp_rx_ast_set_active(struct dp_soc *soc, uint16_t sa_idx, bool is_active)
  1060. {
  1061. return QDF_STATUS_SUCCESS;
  1062. }
  1063. static inline void
  1064. dp_rx_wds_srcport_learn(struct dp_soc *soc,
  1065. uint8_t *rx_tlv_hdr,
  1066. struct dp_peer *ta_peer,
  1067. qdf_nbuf_t nbuf,
  1068. struct hal_rx_msdu_metadata msdu_metadata)
  1069. {
  1070. }
  1071. #endif
  1072. /*
  1073. * dp_rx_desc_dump() - dump the sw rx descriptor
  1074. *
  1075. * @rx_desc: sw rx descriptor
  1076. */
  1077. static inline void dp_rx_desc_dump(struct dp_rx_desc *rx_desc)
  1078. {
  1079. dp_info("rx_desc->nbuf: %pK, rx_desc->cookie: %d, rx_desc->pool_id: %d, rx_desc->in_use: %d, rx_desc->unmapped: %d",
  1080. rx_desc->nbuf, rx_desc->cookie, rx_desc->pool_id,
  1081. rx_desc->in_use, rx_desc->unmapped);
  1082. }
  1083. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1084. /*
  1085. * check_qwrap_multicast_loopback() - Check if rx packet is a loopback packet.
  1086. * In qwrap mode, packets originated from
  1087. * any vdev should not loopback and
  1088. * should be dropped.
  1089. * @vdev: vdev on which rx packet is received
  1090. * @nbuf: rx pkt
  1091. *
  1092. */
  1093. #if ATH_SUPPORT_WRAP
  1094. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  1095. qdf_nbuf_t nbuf)
  1096. {
  1097. struct dp_vdev *psta_vdev;
  1098. struct dp_pdev *pdev = vdev->pdev;
  1099. uint8_t *data = qdf_nbuf_data(nbuf);
  1100. if (qdf_unlikely(vdev->proxysta_vdev)) {
  1101. /* In qwrap isolation mode, allow loopback packets as all
  1102. * packets go to RootAP and Loopback on the mpsta.
  1103. */
  1104. if (vdev->isolation_vdev)
  1105. return false;
  1106. TAILQ_FOREACH(psta_vdev, &pdev->vdev_list, vdev_list_elem) {
  1107. if (qdf_unlikely(psta_vdev->proxysta_vdev &&
  1108. !qdf_mem_cmp(psta_vdev->mac_addr.raw,
  1109. &data[QDF_MAC_ADDR_SIZE],
  1110. QDF_MAC_ADDR_SIZE))) {
  1111. /* Drop packet if source address is equal to
  1112. * any of the vdev addresses.
  1113. */
  1114. return true;
  1115. }
  1116. }
  1117. }
  1118. return false;
  1119. }
  1120. #else
  1121. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  1122. qdf_nbuf_t nbuf)
  1123. {
  1124. return false;
  1125. }
  1126. #endif
  1127. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1128. #if defined(WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG) ||\
  1129. defined(WLAN_SUPPORT_RX_TAG_STATISTICS) ||\
  1130. defined(WLAN_SUPPORT_RX_FLOW_TAG)
  1131. #include "dp_rx_tag.h"
  1132. #endif
  1133. #if !defined(WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG) &&\
  1134. !defined(WLAN_SUPPORT_RX_FLOW_TAG)
  1135. /**
  1136. * dp_rx_update_protocol_tag() - Reads CCE metadata from the RX MSDU end TLV
  1137. * and set the corresponding tag in QDF packet
  1138. * @soc: core txrx main context
  1139. * @vdev: vdev on which the packet is received
  1140. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1141. * @rx_tlv_hdr: rBbase address where the RX TLVs starts
  1142. * @ring_index: REO ring number, not used for error & monitor ring
  1143. * @is_reo_exception: flag to indicate if rx from REO ring or exception ring
  1144. * @is_update_stats: flag to indicate whether to update stats or not
  1145. * Return: void
  1146. */
  1147. static inline void
  1148. dp_rx_update_protocol_tag(struct dp_soc *soc, struct dp_vdev *vdev,
  1149. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  1150. uint16_t ring_index,
  1151. bool is_reo_exception, bool is_update_stats)
  1152. {
  1153. }
  1154. #endif
  1155. #ifndef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  1156. /**
  1157. * dp_rx_err_cce_drop() - Reads CCE metadata from the RX MSDU end TLV
  1158. * and returns whether cce metadata matches
  1159. * @soc: core txrx main context
  1160. * @vdev: vdev on which the packet is received
  1161. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1162. * @rx_tlv_hdr: rBbase address where the RX TLVs starts
  1163. * Return: bool
  1164. */
  1165. static inline bool
  1166. dp_rx_err_cce_drop(struct dp_soc *soc, struct dp_vdev *vdev,
  1167. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  1168. {
  1169. return false;
  1170. }
  1171. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  1172. #ifndef WLAN_SUPPORT_RX_FLOW_TAG
  1173. /**
  1174. * dp_rx_update_flow_tag() - Reads FSE metadata from the RX MSDU end TLV
  1175. * and set the corresponding tag in QDF packet
  1176. * @soc: core txrx main context
  1177. * @vdev: vdev on which the packet is received
  1178. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1179. * @rx_tlv_hdr: base address where the RX TLVs starts
  1180. * @is_update_stats: flag to indicate whether to update stats or not
  1181. *
  1182. * Return: void
  1183. */
  1184. static inline void
  1185. dp_rx_update_flow_tag(struct dp_soc *soc, struct dp_vdev *vdev,
  1186. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr, bool update_stats)
  1187. {
  1188. }
  1189. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  1190. /*
  1191. * dp_rx_buffers_replenish() - replenish rxdma ring with rx nbufs
  1192. * called during dp rx initialization
  1193. * and at the end of dp_rx_process.
  1194. *
  1195. * @soc: core txrx main context
  1196. * @mac_id: mac_id which is one of 3 mac_ids
  1197. * @dp_rxdma_srng: dp rxdma circular ring
  1198. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1199. * @num_req_buffers: number of buffer to be replenished
  1200. * @desc_list: list of descs if called from dp_rx_process
  1201. * or NULL during dp rx initialization or out of buffer
  1202. * interrupt.
  1203. * @tail: tail of descs list
  1204. * @func_name: name of the caller function
  1205. * Return: return success or failure
  1206. */
  1207. QDF_STATUS __dp_rx_buffers_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1208. struct dp_srng *dp_rxdma_srng,
  1209. struct rx_desc_pool *rx_desc_pool,
  1210. uint32_t num_req_buffers,
  1211. union dp_rx_desc_list_elem_t **desc_list,
  1212. union dp_rx_desc_list_elem_t **tail,
  1213. const char *func_name);
  1214. /*
  1215. * dp_pdev_rx_buffers_attach() - replenish rxdma ring with rx nbufs
  1216. * called during dp rx initialization
  1217. *
  1218. * @soc: core txrx main context
  1219. * @mac_id: mac_id which is one of 3 mac_ids
  1220. * @dp_rxdma_srng: dp rxdma circular ring
  1221. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1222. * @num_req_buffers: number of buffer to be replenished
  1223. *
  1224. * Return: return success or failure
  1225. */
  1226. QDF_STATUS
  1227. dp_pdev_rx_buffers_attach(struct dp_soc *dp_soc, uint32_t mac_id,
  1228. struct dp_srng *dp_rxdma_srng,
  1229. struct rx_desc_pool *rx_desc_pool,
  1230. uint32_t num_req_buffers);
  1231. /**
  1232. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  1233. * (WBM), following error handling
  1234. *
  1235. * @soc: core DP main context
  1236. * @buf_addr_info: opaque pointer to the REO error ring descriptor
  1237. * @buf_addr_info: void pointer to the buffer_addr_info
  1238. * @bm_action: put to idle_list or release to msdu_list
  1239. *
  1240. * Return: QDF_STATUS_E_FAILURE for failure else QDF_STATUS_SUCCESS
  1241. */
  1242. QDF_STATUS
  1243. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  1244. uint8_t bm_action);
  1245. /**
  1246. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  1247. * (WBM) by address
  1248. *
  1249. * @soc: core DP main context
  1250. * @link_desc_addr: link descriptor addr
  1251. *
  1252. * Return: QDF_STATUS_E_FAILURE for failure else QDF_STATUS_SUCCESS
  1253. */
  1254. QDF_STATUS
  1255. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  1256. hal_buff_addrinfo_t link_desc_addr,
  1257. uint8_t bm_action);
  1258. /**
  1259. * dp_rxdma_err_process() - RxDMA error processing functionality
  1260. * @soc: core txrx main contex
  1261. * @mac_id: mac id which is one of 3 mac_ids
  1262. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1263. * @quota: No. of units (packets) that can be serviced in one shot.
  1264. *
  1265. * Return: num of buffers processed
  1266. */
  1267. uint32_t
  1268. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1269. uint32_t mac_id, uint32_t quota);
  1270. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1271. uint8_t *rx_tlv_hdr, struct dp_peer *peer);
  1272. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1273. uint8_t *rx_tlv_hdr);
  1274. int dp_wds_rx_policy_check(uint8_t *rx_tlv_hdr, struct dp_vdev *vdev,
  1275. struct dp_peer *peer);
  1276. /*
  1277. * dp_rx_dump_info_and_assert() - dump RX Ring info and Rx Desc info
  1278. *
  1279. * @soc: core txrx main context
  1280. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1281. * @ring_desc: opaque pointer to the RX ring descriptor
  1282. * @rx_desc: host rx descriptor
  1283. *
  1284. * Return: void
  1285. */
  1286. void dp_rx_dump_info_and_assert(struct dp_soc *soc,
  1287. hal_ring_handle_t hal_ring_hdl,
  1288. hal_ring_desc_t ring_desc,
  1289. struct dp_rx_desc *rx_desc);
  1290. void dp_rx_compute_delay(struct dp_vdev *vdev, qdf_nbuf_t nbuf);
  1291. #ifdef QCA_PEER_EXT_STATS
  1292. void dp_rx_compute_tid_delay(struct cdp_delay_tid_stats *stats,
  1293. qdf_nbuf_t nbuf);
  1294. #endif /* QCA_PEER_EXT_STATS */
  1295. #ifdef RX_DESC_DEBUG_CHECK
  1296. /**
  1297. * dp_rx_desc_check_magic() - check the magic value in dp_rx_desc
  1298. * @rx_desc: rx descriptor pointer
  1299. *
  1300. * Return: true, if magic is correct, else false.
  1301. */
  1302. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  1303. {
  1304. if (qdf_unlikely(rx_desc->magic != DP_RX_DESC_MAGIC))
  1305. return false;
  1306. rx_desc->magic = 0;
  1307. return true;
  1308. }
  1309. /**
  1310. * dp_rx_desc_prep() - prepare rx desc
  1311. * @rx_desc: rx descriptor pointer to be prepared
  1312. * @nbuf_frag_info_t: struct dp_rx_nbuf_frag_info *
  1313. *
  1314. * Note: assumption is that we are associating a nbuf which is mapped
  1315. *
  1316. * Return: none
  1317. */
  1318. static inline
  1319. void dp_rx_desc_prep(struct dp_rx_desc *rx_desc,
  1320. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1321. {
  1322. rx_desc->magic = DP_RX_DESC_MAGIC;
  1323. rx_desc->nbuf = (nbuf_frag_info_t->virt_addr).nbuf;
  1324. rx_desc->unmapped = 0;
  1325. rx_desc->nbuf_data_addr = (uint8_t *)qdf_nbuf_data(rx_desc->nbuf);
  1326. }
  1327. /**
  1328. * dp_rx_desc_frag_prep() - prepare rx desc
  1329. * @rx_desc: rx descriptor pointer to be prepared
  1330. * @nbuf_frag_info_t: struct dp_rx_nbuf_frag_info *
  1331. *
  1332. * Note: assumption is that we frag address is mapped
  1333. *
  1334. * Return: none
  1335. */
  1336. #ifdef DP_RX_MON_MEM_FRAG
  1337. static inline
  1338. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1339. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1340. {
  1341. rx_desc->magic = DP_RX_DESC_MAGIC;
  1342. rx_desc->rx_buf_start =
  1343. (uint8_t *)((nbuf_frag_info_t->virt_addr).vaddr);
  1344. rx_desc->paddr_buf_start = nbuf_frag_info_t->paddr;
  1345. rx_desc->unmapped = 0;
  1346. }
  1347. #else
  1348. static inline
  1349. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1350. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1351. {
  1352. }
  1353. #endif /* DP_RX_MON_MEM_FRAG */
  1354. /**
  1355. * dp_rx_desc_paddr_sanity_check() - paddr sanity for ring desc vs rx_desc
  1356. * @rx_desc: rx descriptor
  1357. * @ring_paddr: paddr obatined from the ring
  1358. *
  1359. * Returns: QDF_STATUS
  1360. */
  1361. static inline
  1362. bool dp_rx_desc_paddr_sanity_check(struct dp_rx_desc *rx_desc,
  1363. uint64_t ring_paddr)
  1364. {
  1365. return (ring_paddr == qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0));
  1366. }
  1367. #else
  1368. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  1369. {
  1370. return true;
  1371. }
  1372. static inline
  1373. void dp_rx_desc_prep(struct dp_rx_desc *rx_desc,
  1374. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1375. {
  1376. rx_desc->nbuf = (nbuf_frag_info_t->virt_addr).nbuf;
  1377. rx_desc->unmapped = 0;
  1378. }
  1379. #ifdef DP_RX_MON_MEM_FRAG
  1380. static inline
  1381. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1382. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1383. {
  1384. rx_desc->rx_buf_start =
  1385. (uint8_t *)((nbuf_frag_info_t->virt_addr).vaddr);
  1386. rx_desc->paddr_buf_start = nbuf_frag_info_t->paddr;
  1387. rx_desc->unmapped = 0;
  1388. }
  1389. #else
  1390. static inline
  1391. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1392. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1393. {
  1394. }
  1395. #endif /* DP_RX_MON_MEM_FRAG */
  1396. static inline
  1397. bool dp_rx_desc_paddr_sanity_check(struct dp_rx_desc *rx_desc,
  1398. uint64_t ring_paddr)
  1399. {
  1400. return true;
  1401. }
  1402. #endif /* RX_DESC_DEBUG_CHECK */
  1403. void dp_rx_enable_mon_dest_frag(struct rx_desc_pool *rx_desc_pool,
  1404. bool is_mon_dest_desc);
  1405. void dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1406. uint8_t *rx_tlv_hdr, struct dp_peer *peer,
  1407. uint8_t err_code, uint8_t mac_id);
  1408. #ifndef QCA_MULTIPASS_SUPPORT
  1409. static inline
  1410. bool dp_rx_multipass_process(struct dp_peer *peer, qdf_nbuf_t nbuf, uint8_t tid)
  1411. {
  1412. return false;
  1413. }
  1414. #else
  1415. bool dp_rx_multipass_process(struct dp_peer *peer, qdf_nbuf_t nbuf,
  1416. uint8_t tid);
  1417. #endif
  1418. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1419. #ifndef WLAN_RX_PKT_CAPTURE_ENH
  1420. static inline
  1421. QDF_STATUS dp_peer_set_rx_capture_enabled(struct dp_pdev *pdev,
  1422. struct dp_peer *peer_handle,
  1423. bool value, uint8_t *mac_addr)
  1424. {
  1425. return QDF_STATUS_SUCCESS;
  1426. }
  1427. #endif
  1428. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1429. /**
  1430. * dp_rx_deliver_to_stack() - deliver pkts to network stack
  1431. * Caller to hold peer refcount and check for valid peer
  1432. * @soc: soc
  1433. * @vdev: vdev
  1434. * @peer: peer
  1435. * @nbuf_head: skb list head
  1436. * @nbuf_tail: skb list tail
  1437. *
  1438. * Return: QDF_STATUS
  1439. */
  1440. QDF_STATUS dp_rx_deliver_to_stack(struct dp_soc *soc,
  1441. struct dp_vdev *vdev,
  1442. struct dp_peer *peer,
  1443. qdf_nbuf_t nbuf_head,
  1444. qdf_nbuf_t nbuf_tail);
  1445. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  1446. /**
  1447. * dp_rx_eapol_deliver_to_stack() - deliver pkts to network stack
  1448. * caller to hold peer refcount and check for valid peer
  1449. * @soc: soc
  1450. * @vdev: vdev
  1451. * @peer: peer
  1452. * @nbuf_head: skb list head
  1453. * @nbuf_tail: skb list tail
  1454. *
  1455. * return: QDF_STATUS
  1456. */
  1457. QDF_STATUS dp_rx_eapol_deliver_to_stack(struct dp_soc *soc,
  1458. struct dp_vdev *vdev,
  1459. struct dp_peer *peer,
  1460. qdf_nbuf_t nbuf_head,
  1461. qdf_nbuf_t nbuf_tail);
  1462. #endif
  1463. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1464. #ifdef QCA_OL_RX_LOCK_LESS_ACCESS
  1465. /*
  1466. * dp_rx_ring_access_start()- Wrapper function to log access start of a hal ring
  1467. * @int_ctx: pointer to DP interrupt context
  1468. * @dp_soc - DP soc structure pointer
  1469. * @hal_ring_hdl - HAL ring handle
  1470. *
  1471. * Return: 0 on success; error on failure
  1472. */
  1473. static inline int
  1474. dp_rx_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *soc,
  1475. hal_ring_handle_t hal_ring_hdl)
  1476. {
  1477. return hal_srng_access_start_unlocked(soc->hal_soc, hal_ring_hdl);
  1478. }
  1479. /*
  1480. * dp_rx_ring_access_end()- Wrapper function to log access end of a hal ring
  1481. * @int_ctx: pointer to DP interrupt context
  1482. * @dp_soc - DP soc structure pointer
  1483. * @hal_ring_hdl - HAL ring handle
  1484. *
  1485. * Return - None
  1486. */
  1487. static inline void
  1488. dp_rx_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *soc,
  1489. hal_ring_handle_t hal_ring_hdl)
  1490. {
  1491. hal_srng_access_end_unlocked(soc->hal_soc, hal_ring_hdl);
  1492. }
  1493. #else
  1494. static inline int
  1495. dp_rx_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *soc,
  1496. hal_ring_handle_t hal_ring_hdl)
  1497. {
  1498. return dp_srng_access_start(int_ctx, soc, hal_ring_hdl);
  1499. }
  1500. static inline void
  1501. dp_rx_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *soc,
  1502. hal_ring_handle_t hal_ring_hdl)
  1503. {
  1504. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1505. }
  1506. #endif
  1507. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1508. /*
  1509. * dp_rx_wbm_sg_list_reset() - Initialize sg list
  1510. *
  1511. * This api should be called at soc init and afterevery sg processing.
  1512. *@soc: DP SOC handle
  1513. */
  1514. static inline void dp_rx_wbm_sg_list_reset(struct dp_soc *soc)
  1515. {
  1516. if (soc) {
  1517. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = false;
  1518. soc->wbm_sg_param.wbm_sg_nbuf_head = NULL;
  1519. soc->wbm_sg_param.wbm_sg_nbuf_tail = NULL;
  1520. soc->wbm_sg_param.wbm_sg_desc_msdu_len = 0;
  1521. }
  1522. }
  1523. /*
  1524. * dp_rx_wbm_sg_list_deinit() - De-initialize sg list
  1525. *
  1526. * This api should be called in down path, to avoid any leak.
  1527. *@soc: DP SOC handle
  1528. */
  1529. static inline void dp_rx_wbm_sg_list_deinit(struct dp_soc *soc)
  1530. {
  1531. if (soc) {
  1532. if (soc->wbm_sg_param.wbm_sg_nbuf_head)
  1533. qdf_nbuf_list_free(soc->wbm_sg_param.wbm_sg_nbuf_head);
  1534. dp_rx_wbm_sg_list_reset(soc);
  1535. }
  1536. }
  1537. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1538. #ifdef WLAN_FEATURE_RX_PREALLOC_BUFFER_POOL
  1539. #define DP_RX_PROCESS_NBUF(soc, head, tail, ebuf_head, ebuf_tail, rx_desc) \
  1540. do { \
  1541. if (!soc->rx_buff_pool[rx_desc->pool_id].is_initialized) { \
  1542. DP_RX_LIST_APPEND(head, tail, rx_desc->nbuf); \
  1543. break; \
  1544. } \
  1545. DP_RX_LIST_APPEND(ebuf_head, ebuf_tail, rx_desc->nbuf); \
  1546. if (!qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf)) { \
  1547. if (!dp_rx_buffer_pool_refill(soc, ebuf_head, \
  1548. rx_desc->pool_id)) \
  1549. DP_RX_MERGE_TWO_LIST(head, tail, \
  1550. ebuf_head, ebuf_tail);\
  1551. ebuf_head = NULL; \
  1552. ebuf_tail = NULL; \
  1553. } \
  1554. } while (0)
  1555. #else
  1556. #define DP_RX_PROCESS_NBUF(soc, head, tail, ebuf_head, ebuf_tail, rx_desc) \
  1557. DP_RX_LIST_APPEND(head, tail, rx_desc->nbuf)
  1558. #endif /* WLAN_FEATURE_RX_PREALLOC_BUFFER_POOL */
  1559. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1560. /*
  1561. * dp_rx_link_desc_refill_duplicate_check() - check if link desc duplicate
  1562. to refill
  1563. * @soc: DP SOC handle
  1564. * @buf_info: the last link desc buf info
  1565. * @ring_buf_info: current buf address pointor including link desc
  1566. *
  1567. * return: none.
  1568. */
  1569. void dp_rx_link_desc_refill_duplicate_check(
  1570. struct dp_soc *soc,
  1571. struct hal_buf_info *buf_info,
  1572. hal_buff_addrinfo_t ring_buf_info);
  1573. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  1574. /**
  1575. * dp_rx_deliver_to_pkt_capture() - deliver rx packet to packet capture
  1576. * @soc : dp_soc handle
  1577. * @pdev: dp_pdev handle
  1578. * @peer_id: peer_id of the peer for which completion came
  1579. * @ppdu_id: ppdu_id
  1580. * @netbuf: Buffer pointer
  1581. *
  1582. * This function is used to deliver rx packet to packet capture
  1583. */
  1584. void dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  1585. uint16_t peer_id, uint32_t is_offload,
  1586. qdf_nbuf_t netbuf);
  1587. void dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1588. uint32_t is_offload);
  1589. #else
  1590. static inline void
  1591. dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  1592. uint16_t peer_id, uint32_t is_offload,
  1593. qdf_nbuf_t netbuf)
  1594. {
  1595. }
  1596. static inline void
  1597. dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1598. uint32_t is_offload)
  1599. {
  1600. }
  1601. #endif
  1602. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1603. #ifdef FEATURE_MEC
  1604. /**
  1605. * dp_rx_mcast_echo_check() - check if the mcast pkt is a loop
  1606. * back on same vap or a different vap.
  1607. * @soc: core DP main context
  1608. * @peer: dp peer handler
  1609. * @rx_tlv_hdr: start of the rx TLV header
  1610. * @nbuf: pkt buffer
  1611. *
  1612. * Return: bool (true if it is a looped back pkt else false)
  1613. *
  1614. */
  1615. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  1616. struct dp_peer *peer,
  1617. uint8_t *rx_tlv_hdr,
  1618. qdf_nbuf_t nbuf);
  1619. #else
  1620. static inline bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  1621. struct dp_peer *peer,
  1622. uint8_t *rx_tlv_hdr,
  1623. qdf_nbuf_t nbuf)
  1624. {
  1625. return false;
  1626. }
  1627. #endif /* FEATURE_MEC */
  1628. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1629. #ifdef RECEIVE_OFFLOAD
  1630. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1631. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt);
  1632. #else
  1633. static inline
  1634. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1635. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt)
  1636. {
  1637. }
  1638. #endif
  1639. void dp_rx_msdu_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1640. uint8_t *rx_tlv_hdr, struct dp_peer *peer,
  1641. uint8_t ring_id,
  1642. struct cdp_tid_rx_stats *tid_stats);
  1643. void dp_rx_deliver_to_stack_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1644. uint32_t dp_rx_srng_get_num_pending(hal_soc_handle_t hal_soc,
  1645. hal_ring_handle_t hal_ring_hdl,
  1646. uint32_t num_entries,
  1647. bool *near_full);
  1648. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1649. void dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  1650. hal_ring_desc_t ring_desc);
  1651. #else
  1652. static inline void
  1653. dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  1654. hal_ring_desc_t ring_desc)
  1655. {
  1656. }
  1657. #endif
  1658. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1659. #ifdef RX_DESC_SANITY_WAR
  1660. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  1661. hal_ring_handle_t hal_ring_hdl,
  1662. hal_ring_desc_t ring_desc,
  1663. struct dp_rx_desc *rx_desc);
  1664. #else
  1665. static inline
  1666. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  1667. hal_ring_handle_t hal_ring_hdl,
  1668. hal_ring_desc_t ring_desc,
  1669. struct dp_rx_desc *rx_desc)
  1670. {
  1671. return QDF_STATUS_SUCCESS;
  1672. }
  1673. #endif
  1674. #ifdef DP_RX_DROP_RAW_FRM
  1675. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf);
  1676. #else
  1677. static inline
  1678. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf)
  1679. {
  1680. return false;
  1681. }
  1682. #endif
  1683. #ifdef RX_DESC_DEBUG_CHECK
  1684. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  1685. hal_ring_desc_t ring_desc,
  1686. struct dp_rx_desc *rx_desc);
  1687. #else
  1688. static inline
  1689. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  1690. hal_ring_desc_t ring_desc,
  1691. struct dp_rx_desc *rx_desc)
  1692. {
  1693. return QDF_STATUS_SUCCESS;
  1694. }
  1695. #endif
  1696. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  1697. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1698. #else
  1699. static inline
  1700. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf)
  1701. {
  1702. }
  1703. #endif
  1704. /**
  1705. * dp_rx_cksum_offload() - set the nbuf checksum as defined by hardware.
  1706. * @nbuf: pointer to the first msdu of an amsdu.
  1707. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  1708. *
  1709. * The ipsumed field of the skb is set based on whether HW validated the
  1710. * IP/TCP/UDP checksum.
  1711. *
  1712. * Return: void
  1713. */
  1714. static inline
  1715. void dp_rx_cksum_offload(struct dp_pdev *pdev,
  1716. qdf_nbuf_t nbuf,
  1717. uint8_t *rx_tlv_hdr)
  1718. {
  1719. qdf_nbuf_rx_cksum_t cksum = {0};
  1720. //TODO - Move this to ring desc api
  1721. //HAL_RX_MSDU_DESC_IP_CHKSUM_FAIL_GET
  1722. //HAL_RX_MSDU_DESC_TCP_UDP_CHKSUM_FAIL_GET
  1723. uint32_t ip_csum_err, tcp_udp_csum_er;
  1724. hal_rx_tlv_csum_err_get(pdev->soc->hal_soc, rx_tlv_hdr, &ip_csum_err,
  1725. &tcp_udp_csum_er);
  1726. if (qdf_likely(!ip_csum_err && !tcp_udp_csum_er)) {
  1727. cksum.l4_result = QDF_NBUF_RX_CKSUM_TCP_UDP_UNNECESSARY;
  1728. qdf_nbuf_set_rx_cksum(nbuf, &cksum);
  1729. } else {
  1730. DP_STATS_INCC(pdev, err.ip_csum_err, 1, ip_csum_err);
  1731. DP_STATS_INCC(pdev, err.tcp_udp_csum_err, 1, tcp_udp_csum_er);
  1732. }
  1733. }
  1734. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1735. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  1736. static inline
  1737. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  1738. int max_reap_limit)
  1739. {
  1740. bool limit_hit = false;
  1741. limit_hit =
  1742. (num_reaped >= max_reap_limit) ? true : false;
  1743. if (limit_hit)
  1744. DP_STATS_INC(soc, rx.reap_loop_pkt_limit_hit, 1)
  1745. return limit_hit;
  1746. }
  1747. static inline
  1748. bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1749. {
  1750. return soc->wlan_cfg_ctx->rx_enable_eol_data_check;
  1751. }
  1752. static inline int dp_rx_get_loop_pkt_limit(struct dp_soc *soc)
  1753. {
  1754. struct wlan_cfg_dp_soc_ctxt *cfg = soc->wlan_cfg_ctx;
  1755. return cfg->rx_reap_loop_pkt_limit;
  1756. }
  1757. #else
  1758. static inline
  1759. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  1760. int max_reap_limit)
  1761. {
  1762. return false;
  1763. }
  1764. static inline
  1765. bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1766. {
  1767. return false;
  1768. }
  1769. static inline int dp_rx_get_loop_pkt_limit(struct dp_soc *soc)
  1770. {
  1771. return 0;
  1772. }
  1773. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  1774. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1775. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1776. /**
  1777. * dp_rx_is_list_ready() - Make different lists for 4-address
  1778. and 3-address frames
  1779. * @nbuf_head: skb list head
  1780. * @vdev: vdev
  1781. * @peer: peer
  1782. * @peer_id: peer id of new received frame
  1783. * @vdev_id: vdev_id of new received frame
  1784. *
  1785. * Return: true if peer_ids are different.
  1786. */
  1787. static inline bool
  1788. dp_rx_is_list_ready(qdf_nbuf_t nbuf_head,
  1789. struct dp_vdev *vdev,
  1790. struct dp_peer *peer,
  1791. uint16_t peer_id,
  1792. uint8_t vdev_id)
  1793. {
  1794. if (nbuf_head && peer && (peer->peer_id != peer_id))
  1795. return true;
  1796. return false;
  1797. }
  1798. #else
  1799. static inline bool
  1800. dp_rx_is_list_ready(qdf_nbuf_t nbuf_head,
  1801. struct dp_vdev *vdev,
  1802. struct dp_peer *peer,
  1803. uint16_t peer_id,
  1804. uint8_t vdev_id)
  1805. {
  1806. if (nbuf_head && vdev && (vdev->vdev_id != vdev_id))
  1807. return true;
  1808. return false;
  1809. }
  1810. #endif
  1811. #ifdef QCA_HOST2FW_RXBUF_RING
  1812. static inline uint8_t
  1813. dp_rx_get_defrag_bm_id(struct dp_soc *soc)
  1814. {
  1815. return DP_DEFRAG_RBM(soc->wbm_sw0_bm_id);
  1816. }
  1817. static inline uint8_t
  1818. dp_rx_get_rx_bm_id(struct dp_soc *soc)
  1819. {
  1820. return DP_WBM2SW_RBM(soc->wbm_sw0_bm_id);
  1821. }
  1822. #else
  1823. static inline uint8_t
  1824. dp_rx_get_rx_bm_id(struct dp_soc *soc)
  1825. {
  1826. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  1827. uint8_t wbm2_sw_rx_rel_ring_id;
  1828. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  1829. return HAL_RX_BUF_RBM_SW_BM(soc->wbm_sw0_bm_id,
  1830. wbm2_sw_rx_rel_ring_id);
  1831. }
  1832. static inline uint8_t
  1833. dp_rx_get_defrag_bm_id(struct dp_soc *soc)
  1834. {
  1835. return dp_rx_get_rx_bm_id(soc);
  1836. }
  1837. #endif
  1838. static inline uint16_t
  1839. dp_rx_peer_metadata_peer_id_get(struct dp_soc *soc, uint32_t peer_metadata)
  1840. {
  1841. return soc->arch_ops.dp_rx_peer_metadata_peer_id_get(soc,
  1842. peer_metadata);
  1843. }
  1844. /**
  1845. * dp_rx_desc_pool_init_generic() - Generic Rx descriptors initialization
  1846. * @soc: SOC handle
  1847. * @rx_desc_pool: pointer to RX descriptor pool
  1848. * @pool_id: pool ID
  1849. *
  1850. * Return: None
  1851. */
  1852. QDF_STATUS dp_rx_desc_pool_init_generic(struct dp_soc *soc,
  1853. struct rx_desc_pool *rx_desc_pool,
  1854. uint32_t pool_id);
  1855. void dp_rx_desc_pool_deinit_generic(struct dp_soc *soc,
  1856. struct rx_desc_pool *rx_desc_pool,
  1857. uint32_t pool_id);
  1858. #endif /* _DP_RX_H */