cam_mem_mgr.c 43 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2016-2021, The Linux Foundation. All rights reserved.
  4. */
  5. #include <linux/module.h>
  6. #include <linux/types.h>
  7. #include <linux/mutex.h>
  8. #include <linux/slab.h>
  9. #include <linux/dma-buf.h>
  10. #include <linux/version.h>
  11. #include <linux/debugfs.h>
  12. #if IS_REACHABLE(CONFIG_DMABUF_HEAPS)
  13. #include <linux/mem-buf.h>
  14. #include <soc/qcom/secure_buffer.h>
  15. #endif
  16. #include "cam_compat.h"
  17. #include "cam_req_mgr_util.h"
  18. #include "cam_mem_mgr.h"
  19. #include "cam_smmu_api.h"
  20. #include "cam_debug_util.h"
  21. #include "cam_trace.h"
  22. #include "cam_common_util.h"
  23. #define CAM_MEM_SHARED_BUFFER_PAD_4K (4 * 1024)
  24. static struct cam_mem_table tbl;
  25. static atomic_t cam_mem_mgr_state = ATOMIC_INIT(CAM_MEM_MGR_UNINITIALIZED);
  26. #if IS_REACHABLE(CONFIG_DMABUF_HEAPS)
  27. static void cam_mem_mgr_put_dma_heaps(void);
  28. static int cam_mem_mgr_get_dma_heaps(void);
  29. #endif
  30. static void cam_mem_mgr_print_tbl(void)
  31. {
  32. int i;
  33. uint64_t ms, hrs, min, sec;
  34. struct timespec64 current_ts;
  35. CAM_GET_TIMESTAMP(current_ts);
  36. CAM_CONVERT_TIMESTAMP_FORMAT(current_ts, hrs, min, sec, ms);
  37. CAM_INFO(CAM_MEM, "***%llu:%llu:%llu:%llu Mem mgr table dump***",
  38. hrs, min, sec, ms);
  39. for (i = 1; i < CAM_MEM_BUFQ_MAX; i++) {
  40. if (tbl.bufq[i].active) {
  41. CAM_CONVERT_TIMESTAMP_FORMAT((tbl.bufq[i].timestamp), hrs, min, sec, ms);
  42. CAM_INFO(CAM_MEM,
  43. "%llu:%llu:%llu:%llu idx %d fd %d i_ino %lu size %llu",
  44. hrs, min, sec, ms, i, tbl.bufq[i].fd, tbl.bufq[i].i_ino,
  45. tbl.bufq[i].len);
  46. }
  47. }
  48. }
  49. static int cam_mem_util_get_dma_dir(uint32_t flags)
  50. {
  51. int rc = -EINVAL;
  52. if (flags & CAM_MEM_FLAG_HW_READ_ONLY)
  53. rc = DMA_TO_DEVICE;
  54. else if (flags & CAM_MEM_FLAG_HW_WRITE_ONLY)
  55. rc = DMA_FROM_DEVICE;
  56. else if (flags & CAM_MEM_FLAG_HW_READ_WRITE)
  57. rc = DMA_BIDIRECTIONAL;
  58. else if (flags & CAM_MEM_FLAG_PROTECTED_MODE)
  59. rc = DMA_BIDIRECTIONAL;
  60. return rc;
  61. }
  62. static int cam_mem_util_map_cpu_va(struct dma_buf *dmabuf,
  63. uintptr_t *vaddr,
  64. size_t *len)
  65. {
  66. int rc = 0;
  67. void *addr;
  68. /*
  69. * dma_buf_begin_cpu_access() and dma_buf_end_cpu_access()
  70. * need to be called in pair to avoid stability issue.
  71. */
  72. rc = dma_buf_begin_cpu_access(dmabuf, DMA_BIDIRECTIONAL);
  73. if (rc) {
  74. CAM_ERR(CAM_MEM, "dma begin access failed rc=%d", rc);
  75. return rc;
  76. }
  77. addr = dma_buf_vmap(dmabuf);
  78. if (!addr) {
  79. CAM_ERR(CAM_MEM, "kernel map fail");
  80. *vaddr = 0;
  81. *len = 0;
  82. rc = -ENOSPC;
  83. goto fail;
  84. }
  85. *vaddr = (uint64_t)addr;
  86. *len = dmabuf->size;
  87. return 0;
  88. fail:
  89. dma_buf_end_cpu_access(dmabuf, DMA_BIDIRECTIONAL);
  90. return rc;
  91. }
  92. static int cam_mem_util_unmap_cpu_va(struct dma_buf *dmabuf,
  93. uint64_t vaddr)
  94. {
  95. int rc = 0;
  96. if (!dmabuf || !vaddr) {
  97. CAM_ERR(CAM_MEM, "Invalid input args %pK %llX", dmabuf, vaddr);
  98. return -EINVAL;
  99. }
  100. dma_buf_vunmap(dmabuf, (void *)vaddr);
  101. /*
  102. * dma_buf_begin_cpu_access() and
  103. * dma_buf_end_cpu_access() need to be called in pair
  104. * to avoid stability issue.
  105. */
  106. rc = dma_buf_end_cpu_access(dmabuf, DMA_BIDIRECTIONAL);
  107. if (rc) {
  108. CAM_ERR(CAM_MEM, "Failed in end cpu access, dmabuf=%pK",
  109. dmabuf);
  110. return rc;
  111. }
  112. return rc;
  113. }
  114. static int cam_mem_mgr_create_debug_fs(void)
  115. {
  116. int rc = 0;
  117. struct dentry *dbgfileptr = NULL;
  118. dbgfileptr = debugfs_create_dir("camera_memmgr", NULL);
  119. if (!dbgfileptr) {
  120. CAM_ERR(CAM_MEM,"DebugFS could not create directory!");
  121. rc = -ENOENT;
  122. goto end;
  123. }
  124. /* Store parent inode for cleanup in caller */
  125. tbl.dentry = dbgfileptr;
  126. dbgfileptr = debugfs_create_bool("alloc_profile_enable", 0644,
  127. tbl.dentry, &tbl.alloc_profile_enable);
  128. if (IS_ERR(dbgfileptr)) {
  129. if (PTR_ERR(dbgfileptr) == -ENODEV)
  130. CAM_WARN(CAM_MEM, "DebugFS not enabled in kernel!");
  131. else
  132. rc = PTR_ERR(dbgfileptr);
  133. }
  134. end:
  135. return rc;
  136. }
  137. int cam_mem_mgr_init(void)
  138. {
  139. int i;
  140. int bitmap_size;
  141. int rc = 0;
  142. memset(tbl.bufq, 0, sizeof(tbl.bufq));
  143. if (cam_smmu_need_force_alloc_cached(&tbl.force_cache_allocs)) {
  144. CAM_ERR(CAM_MEM, "Error in getting force cache alloc flag");
  145. return -EINVAL;
  146. }
  147. tbl.need_shared_buffer_padding = cam_smmu_need_shared_buffer_padding();
  148. #if IS_REACHABLE(CONFIG_DMABUF_HEAPS)
  149. rc = cam_mem_mgr_get_dma_heaps();
  150. if (rc) {
  151. CAM_ERR(CAM_MEM, "Failed in getting dma heaps rc=%d", rc);
  152. return rc;
  153. }
  154. #endif
  155. bitmap_size = BITS_TO_LONGS(CAM_MEM_BUFQ_MAX) * sizeof(long);
  156. tbl.bitmap = kzalloc(bitmap_size, GFP_KERNEL);
  157. if (!tbl.bitmap) {
  158. rc = -ENOMEM;
  159. goto put_heaps;
  160. }
  161. tbl.bits = bitmap_size * BITS_PER_BYTE;
  162. bitmap_zero(tbl.bitmap, tbl.bits);
  163. /* We need to reserve slot 0 because 0 is invalid */
  164. set_bit(0, tbl.bitmap);
  165. for (i = 1; i < CAM_MEM_BUFQ_MAX; i++) {
  166. tbl.bufq[i].fd = -1;
  167. tbl.bufq[i].buf_handle = -1;
  168. }
  169. mutex_init(&tbl.m_lock);
  170. atomic_set(&cam_mem_mgr_state, CAM_MEM_MGR_INITIALIZED);
  171. cam_mem_mgr_create_debug_fs();
  172. return 0;
  173. put_heaps:
  174. #if IS_REACHABLE(CONFIG_DMABUF_HEAPS)
  175. cam_mem_mgr_put_dma_heaps();
  176. #endif
  177. return rc;
  178. }
  179. static int32_t cam_mem_get_slot(void)
  180. {
  181. int32_t idx;
  182. mutex_lock(&tbl.m_lock);
  183. idx = find_first_zero_bit(tbl.bitmap, tbl.bits);
  184. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  185. mutex_unlock(&tbl.m_lock);
  186. return -ENOMEM;
  187. }
  188. set_bit(idx, tbl.bitmap);
  189. tbl.bufq[idx].active = true;
  190. CAM_GET_TIMESTAMP((tbl.bufq[idx].timestamp));
  191. mutex_init(&tbl.bufq[idx].q_lock);
  192. mutex_unlock(&tbl.m_lock);
  193. return idx;
  194. }
  195. static void cam_mem_put_slot(int32_t idx)
  196. {
  197. mutex_lock(&tbl.m_lock);
  198. mutex_lock(&tbl.bufq[idx].q_lock);
  199. tbl.bufq[idx].active = false;
  200. tbl.bufq[idx].is_internal = false;
  201. memset(&tbl.bufq[idx].timestamp, 0, sizeof(struct timespec64));
  202. mutex_unlock(&tbl.bufq[idx].q_lock);
  203. mutex_destroy(&tbl.bufq[idx].q_lock);
  204. clear_bit(idx, tbl.bitmap);
  205. mutex_unlock(&tbl.m_lock);
  206. }
  207. int cam_mem_get_io_buf(int32_t buf_handle, int32_t mmu_handle,
  208. dma_addr_t *iova_ptr, size_t *len_ptr, uint32_t *flags)
  209. {
  210. int rc = 0, idx;
  211. *len_ptr = 0;
  212. if (!atomic_read(&cam_mem_mgr_state)) {
  213. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  214. return -EINVAL;
  215. }
  216. idx = CAM_MEM_MGR_GET_HDL_IDX(buf_handle);
  217. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0)
  218. return -ENOENT;
  219. if (!tbl.bufq[idx].active) {
  220. CAM_ERR(CAM_MEM, "Buffer at idx=%d is already unmapped,",
  221. idx);
  222. return -EAGAIN;
  223. }
  224. mutex_lock(&tbl.bufq[idx].q_lock);
  225. if (buf_handle != tbl.bufq[idx].buf_handle) {
  226. rc = -EINVAL;
  227. goto handle_mismatch;
  228. }
  229. if (CAM_MEM_MGR_IS_SECURE_HDL(buf_handle))
  230. rc = cam_smmu_get_stage2_iova(mmu_handle, tbl.bufq[idx].fd, tbl.bufq[idx].dma_buf,
  231. iova_ptr, len_ptr);
  232. else
  233. rc = cam_smmu_get_iova(mmu_handle, tbl.bufq[idx].fd, tbl.bufq[idx].dma_buf,
  234. iova_ptr, len_ptr);
  235. if (rc) {
  236. CAM_ERR(CAM_MEM,
  237. "fail to map buf_hdl:0x%x, mmu_hdl: 0x%x for fd:%d i_ino:%lu",
  238. buf_handle, mmu_handle, tbl.bufq[idx].fd, tbl.bufq[idx].i_ino);
  239. goto handle_mismatch;
  240. }
  241. if (flags)
  242. *flags = tbl.bufq[idx].flags;
  243. CAM_DBG(CAM_MEM,
  244. "handle:0x%x fd:%d i_ino:%lu iova_ptr:0x%llx len_ptr:%llu",
  245. mmu_handle, tbl.bufq[idx].fd, tbl.bufq[idx].i_ino, iova_ptr, *len_ptr);
  246. handle_mismatch:
  247. mutex_unlock(&tbl.bufq[idx].q_lock);
  248. return rc;
  249. }
  250. EXPORT_SYMBOL(cam_mem_get_io_buf);
  251. int cam_mem_get_cpu_buf(int32_t buf_handle, uintptr_t *vaddr_ptr, size_t *len)
  252. {
  253. int idx;
  254. if (!atomic_read(&cam_mem_mgr_state)) {
  255. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  256. return -EINVAL;
  257. }
  258. if (!buf_handle || !vaddr_ptr || !len)
  259. return -EINVAL;
  260. idx = CAM_MEM_MGR_GET_HDL_IDX(buf_handle);
  261. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0)
  262. return -EINVAL;
  263. if (!tbl.bufq[idx].active) {
  264. CAM_ERR(CAM_MEM, "Buffer at idx=%d is already unmapped,",
  265. idx);
  266. return -EPERM;
  267. }
  268. if (buf_handle != tbl.bufq[idx].buf_handle)
  269. return -EINVAL;
  270. if (!(tbl.bufq[idx].flags & CAM_MEM_FLAG_KMD_ACCESS))
  271. return -EINVAL;
  272. if (tbl.bufq[idx].kmdvaddr) {
  273. *vaddr_ptr = tbl.bufq[idx].kmdvaddr;
  274. *len = tbl.bufq[idx].len;
  275. } else {
  276. CAM_ERR(CAM_MEM, "No KMD access was requested for 0x%x handle",
  277. buf_handle);
  278. return -EINVAL;
  279. }
  280. return 0;
  281. }
  282. EXPORT_SYMBOL(cam_mem_get_cpu_buf);
  283. int cam_mem_mgr_cache_ops(struct cam_mem_cache_ops_cmd *cmd)
  284. {
  285. int rc = 0, idx;
  286. uint32_t cache_dir;
  287. unsigned long dmabuf_flag = 0;
  288. if (!atomic_read(&cam_mem_mgr_state)) {
  289. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  290. return -EINVAL;
  291. }
  292. if (!cmd)
  293. return -EINVAL;
  294. idx = CAM_MEM_MGR_GET_HDL_IDX(cmd->buf_handle);
  295. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0)
  296. return -EINVAL;
  297. mutex_lock(&tbl.bufq[idx].q_lock);
  298. if (!tbl.bufq[idx].active) {
  299. CAM_ERR(CAM_MEM, "Buffer at idx=%d is already unmapped,",
  300. idx);
  301. rc = -EINVAL;
  302. goto end;
  303. }
  304. if (cmd->buf_handle != tbl.bufq[idx].buf_handle) {
  305. rc = -EINVAL;
  306. goto end;
  307. }
  308. rc = dma_buf_get_flags(tbl.bufq[idx].dma_buf, &dmabuf_flag);
  309. if (rc) {
  310. CAM_ERR(CAM_MEM, "cache get flags failed %d", rc);
  311. goto end;
  312. }
  313. #if IS_REACHABLE(CONFIG_DMABUF_HEAPS)
  314. CAM_DBG(CAM_MEM, "Calling dmap buf APIs for cache operations");
  315. cache_dir = DMA_BIDIRECTIONAL;
  316. #else
  317. if (dmabuf_flag & ION_FLAG_CACHED) {
  318. switch (cmd->mem_cache_ops) {
  319. case CAM_MEM_CLEAN_CACHE:
  320. cache_dir = DMA_TO_DEVICE;
  321. break;
  322. case CAM_MEM_INV_CACHE:
  323. cache_dir = DMA_FROM_DEVICE;
  324. break;
  325. case CAM_MEM_CLEAN_INV_CACHE:
  326. cache_dir = DMA_BIDIRECTIONAL;
  327. break;
  328. default:
  329. CAM_ERR(CAM_MEM,
  330. "invalid cache ops :%d", cmd->mem_cache_ops);
  331. rc = -EINVAL;
  332. goto end;
  333. }
  334. } else {
  335. CAM_DBG(CAM_MEM, "BUF is not cached");
  336. goto end;
  337. }
  338. #endif
  339. rc = dma_buf_begin_cpu_access(tbl.bufq[idx].dma_buf,
  340. (cmd->mem_cache_ops == CAM_MEM_CLEAN_INV_CACHE) ?
  341. DMA_BIDIRECTIONAL : DMA_TO_DEVICE);
  342. if (rc) {
  343. CAM_ERR(CAM_MEM, "dma begin access failed rc=%d", rc);
  344. goto end;
  345. }
  346. rc = dma_buf_end_cpu_access(tbl.bufq[idx].dma_buf,
  347. cache_dir);
  348. if (rc) {
  349. CAM_ERR(CAM_MEM, "dma end access failed rc=%d", rc);
  350. goto end;
  351. }
  352. end:
  353. mutex_unlock(&tbl.bufq[idx].q_lock);
  354. return rc;
  355. }
  356. EXPORT_SYMBOL(cam_mem_mgr_cache_ops);
  357. #if IS_REACHABLE(CONFIG_DMABUF_HEAPS)
  358. #define CAM_MAX_VMIDS 4
  359. static void cam_mem_mgr_put_dma_heaps(void)
  360. {
  361. CAM_DBG(CAM_MEM, "Releasing DMA Buf heaps usage");
  362. }
  363. static int cam_mem_mgr_get_dma_heaps(void)
  364. {
  365. int rc = 0;
  366. tbl.system_heap = NULL;
  367. tbl.system_uncached_heap = NULL;
  368. tbl.camera_heap = NULL;
  369. tbl.camera_uncached_heap = NULL;
  370. tbl.secure_display_heap = NULL;
  371. tbl.system_heap = dma_heap_find("qcom,system");
  372. if (IS_ERR_OR_NULL(tbl.system_heap)) {
  373. rc = PTR_ERR(tbl.system_heap);
  374. CAM_ERR(CAM_MEM, "qcom system heap not found, rc=%d", rc);
  375. tbl.system_heap = NULL;
  376. goto put_heaps;
  377. }
  378. tbl.system_uncached_heap = dma_heap_find("qcom,system-uncached");
  379. if (IS_ERR_OR_NULL(tbl.system_uncached_heap)) {
  380. if (tbl.force_cache_allocs) {
  381. /* optional, we anyway do not use uncached */
  382. CAM_DBG(CAM_MEM,
  383. "qcom system-uncached heap not found, err=%d",
  384. PTR_ERR(tbl.system_uncached_heap));
  385. tbl.system_uncached_heap = NULL;
  386. } else {
  387. /* fatal, must need uncached heaps */
  388. rc = PTR_ERR(tbl.system_uncached_heap);
  389. CAM_ERR(CAM_MEM,
  390. "qcom system-uncached heap not found, rc=%d",
  391. rc);
  392. tbl.system_uncached_heap = NULL;
  393. goto put_heaps;
  394. }
  395. }
  396. tbl.secure_display_heap = dma_heap_find("qcom,display");
  397. if (IS_ERR_OR_NULL(tbl.secure_display_heap)) {
  398. rc = PTR_ERR(tbl.secure_display_heap);
  399. CAM_ERR(CAM_MEM, "qcom,display heap not found, rc=%d",
  400. rc);
  401. tbl.secure_display_heap = NULL;
  402. goto put_heaps;
  403. }
  404. tbl.camera_heap = dma_heap_find("qcom,camera");
  405. if (IS_ERR_OR_NULL(tbl.camera_heap)) {
  406. /* optional heap, not a fatal error */
  407. CAM_DBG(CAM_MEM, "qcom camera heap not found, err=%d",
  408. PTR_ERR(tbl.camera_heap));
  409. tbl.camera_heap = NULL;
  410. }
  411. tbl.camera_uncached_heap = dma_heap_find("qcom,camera-uncached");
  412. if (IS_ERR_OR_NULL(tbl.camera_uncached_heap)) {
  413. /* optional heap, not a fatal error */
  414. CAM_DBG(CAM_MEM, "qcom camera heap not found, err=%d",
  415. PTR_ERR(tbl.camera_uncached_heap));
  416. tbl.camera_uncached_heap = NULL;
  417. }
  418. CAM_INFO(CAM_MEM,
  419. "Heaps : system=%pK, system_uncached=%pK, camera=%pK, camera-uncached=%pK, secure_display=%pK",
  420. tbl.system_heap, tbl.system_uncached_heap,
  421. tbl.camera_heap, tbl.camera_uncached_heap,
  422. tbl.secure_display_heap);
  423. return 0;
  424. put_heaps:
  425. cam_mem_mgr_put_dma_heaps();
  426. return rc;
  427. }
  428. static int cam_mem_util_get_dma_buf(size_t len,
  429. unsigned int cam_flags,
  430. struct dma_buf **buf,
  431. unsigned long *i_ino)
  432. {
  433. int rc = 0;
  434. struct dma_heap *heap;
  435. struct dma_heap *try_heap = NULL;
  436. struct timespec64 ts1, ts2;
  437. long microsec = 0;
  438. bool use_cached_heap = false;
  439. struct mem_buf_lend_kernel_arg arg;
  440. int vmids[CAM_MAX_VMIDS];
  441. int perms[CAM_MAX_VMIDS];
  442. int num_vmids = 0;
  443. if (!buf) {
  444. CAM_ERR(CAM_MEM, "Invalid params");
  445. return -EINVAL;
  446. }
  447. if (tbl.alloc_profile_enable)
  448. CAM_GET_TIMESTAMP(ts1);
  449. if ((cam_flags & CAM_MEM_FLAG_CACHE) ||
  450. (tbl.force_cache_allocs &&
  451. (!(cam_flags & CAM_MEM_FLAG_PROTECTED_MODE)))) {
  452. CAM_DBG(CAM_MEM,
  453. "Using CACHED heap, cam_flags=0x%x, force_cache_allocs=%d",
  454. cam_flags, tbl.force_cache_allocs);
  455. use_cached_heap = true;
  456. } else if (cam_flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  457. use_cached_heap = true;
  458. CAM_DBG(CAM_MEM,
  459. "Using CACHED heap for secure, cam_flags=0x%x, force_cache_allocs=%d",
  460. cam_flags, tbl.force_cache_allocs);
  461. } else {
  462. use_cached_heap = false;
  463. CAM_ERR(CAM_MEM,
  464. "Using UNCACHED heap not supported, cam_flags=0x%x, force_cache_allocs=%d",
  465. cam_flags, tbl.force_cache_allocs);
  466. /*
  467. * Need a better handling based on whether dma-buf-heaps support
  468. * uncached heaps or not. For now, assume not supported.
  469. */
  470. return -EINVAL;
  471. }
  472. if (cam_flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  473. heap = tbl.secure_display_heap;
  474. vmids[num_vmids] = VMID_CP_CAMERA;
  475. perms[num_vmids] = PERM_READ | PERM_WRITE;
  476. num_vmids++;
  477. if (cam_flags & CAM_MEM_FLAG_CDSP_OUTPUT) {
  478. CAM_DBG(CAM_MEM, "Secure mode CDSP flags");
  479. vmids[num_vmids] = VMID_CP_CDSP;
  480. perms[num_vmids] = PERM_READ | PERM_WRITE;
  481. num_vmids++;
  482. }
  483. } else if (cam_flags & CAM_MEM_FLAG_EVA_NOPIXEL) {
  484. heap = tbl.secure_display_heap;
  485. vmids[num_vmids] = VMID_CP_NON_PIXEL;
  486. perms[num_vmids] = PERM_READ | PERM_WRITE;
  487. num_vmids++;
  488. } else if (use_cached_heap) {
  489. try_heap = tbl.camera_heap;
  490. heap = tbl.system_heap;
  491. } else {
  492. try_heap = tbl.camera_uncached_heap;
  493. heap = tbl.system_uncached_heap;
  494. }
  495. CAM_DBG(CAM_MEM, "Using heaps : try=%pK, heap=%pK", try_heap, heap);
  496. *buf = NULL;
  497. if (!try_heap && !heap) {
  498. CAM_ERR(CAM_MEM,
  499. "No heap available for allocation, cant allocate");
  500. return -EINVAL;
  501. }
  502. if (try_heap) {
  503. *buf = dma_heap_buffer_alloc(try_heap, len, O_RDWR, 0);
  504. if (IS_ERR(*buf)) {
  505. CAM_WARN(CAM_MEM,
  506. "Failed in allocating from try heap, heap=%pK, len=%zu, err=%d",
  507. try_heap, len, PTR_ERR(*buf));
  508. *buf = NULL;
  509. }
  510. }
  511. if (*buf == NULL) {
  512. *buf = dma_heap_buffer_alloc(heap, len, O_RDWR, 0);
  513. if (IS_ERR(*buf)) {
  514. rc = PTR_ERR(*buf);
  515. CAM_ERR(CAM_MEM,
  516. "Failed in allocating from heap, heap=%pK, len=%zu, err=%d",
  517. heap, len, rc);
  518. *buf = NULL;
  519. return rc;
  520. }
  521. }
  522. *i_ino = file_inode((*buf)->file)->i_ino;
  523. if ((cam_flags & CAM_MEM_FLAG_PROTECTED_MODE) ||
  524. (cam_flags & CAM_MEM_FLAG_EVA_NOPIXEL)) {
  525. if (num_vmids >= CAM_MAX_VMIDS) {
  526. CAM_ERR(CAM_MEM, "Insufficient array size for vmids %d", num_vmids);
  527. rc = -EINVAL;
  528. goto end;
  529. }
  530. arg.nr_acl_entries = num_vmids;
  531. arg.vmids = vmids;
  532. arg.perms = perms;
  533. rc = mem_buf_lend(*buf, &arg);
  534. if (rc) {
  535. CAM_ERR(CAM_MEM,
  536. "Failed in buf lend rc=%d, buf=%pK, vmids [0]=0x%x, [1]=0x%x, [2]=0x%x",
  537. rc, *buf, vmids[0], vmids[1], vmids[2]);
  538. goto end;
  539. }
  540. }
  541. CAM_DBG(CAM_MEM, "Allocate success, len=%zu, *buf=%pK, i_ino=%lu", len, *buf, *i_ino);
  542. if (tbl.alloc_profile_enable) {
  543. CAM_GET_TIMESTAMP(ts2);
  544. CAM_GET_TIMESTAMP_DIFF_IN_MICRO(ts1, ts2, microsec);
  545. trace_cam_log_event("IONAllocProfile", "size and time in micro",
  546. len, microsec);
  547. }
  548. return rc;
  549. end:
  550. dma_buf_put(*buf);
  551. return rc;
  552. }
  553. #else
  554. static int cam_mem_util_get_dma_buf(size_t len,
  555. unsigned int cam_flags,
  556. struct dma_buf **buf,
  557. unsigned long *i_ino)
  558. {
  559. int rc = 0;
  560. unsigned int heap_id;
  561. int32_t ion_flag = 0;
  562. struct timespec64 ts1, ts2;
  563. long microsec = 0;
  564. if (!buf) {
  565. CAM_ERR(CAM_MEM, "Invalid params");
  566. return -EINVAL;
  567. }
  568. if (tbl.alloc_profile_enable)
  569. CAM_GET_TIMESTAMP(ts1);
  570. if ((cam_flags & CAM_MEM_FLAG_PROTECTED_MODE) &&
  571. (cam_flags & CAM_MEM_FLAG_CDSP_OUTPUT)) {
  572. heap_id = ION_HEAP(ION_SECURE_DISPLAY_HEAP_ID);
  573. ion_flag |=
  574. ION_FLAG_SECURE | ION_FLAG_CP_CAMERA | ION_FLAG_CP_CDSP;
  575. } else if (cam_flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  576. heap_id = ION_HEAP(ION_SECURE_DISPLAY_HEAP_ID);
  577. ion_flag |= ION_FLAG_SECURE | ION_FLAG_CP_CAMERA;
  578. } else {
  579. heap_id = ION_HEAP(ION_SYSTEM_HEAP_ID) |
  580. ION_HEAP(ION_CAMERA_HEAP_ID);
  581. }
  582. if (cam_flags & CAM_MEM_FLAG_CACHE)
  583. ion_flag |= ION_FLAG_CACHED;
  584. else
  585. ion_flag &= ~ION_FLAG_CACHED;
  586. if (tbl.force_cache_allocs && (!(ion_flag & ION_FLAG_SECURE)))
  587. ion_flag |= ION_FLAG_CACHED;
  588. *buf = ion_alloc(len, heap_id, ion_flag);
  589. if (IS_ERR_OR_NULL(*buf))
  590. return -ENOMEM;
  591. *i_ino = file_inode((*buf)->file)->i_ino;
  592. if (tbl.alloc_profile_enable) {
  593. CAM_GET_TIMESTAMP(ts2);
  594. CAM_GET_TIMESTAMP_DIFF_IN_MICRO(ts1, ts2, microsec);
  595. trace_cam_log_event("IONAllocProfile", "size and time in micro",
  596. len, microsec);
  597. }
  598. return rc;
  599. }
  600. #endif
  601. static int cam_mem_util_buffer_alloc(size_t len, uint32_t flags,
  602. struct dma_buf **dmabuf,
  603. int *fd,
  604. unsigned long *i_ino)
  605. {
  606. int rc;
  607. struct dma_buf *temp_dmabuf = NULL;
  608. rc = cam_mem_util_get_dma_buf(len, flags, dmabuf, i_ino);
  609. if (rc) {
  610. CAM_ERR(CAM_MEM,
  611. "Error allocating dma buf : len=%llu, flags=0x%x",
  612. len, flags);
  613. return rc;
  614. }
  615. *fd = dma_buf_fd(*dmabuf, O_CLOEXEC);
  616. if (*fd < 0) {
  617. CAM_ERR(CAM_MEM, "get fd fail, *fd=%d", *fd);
  618. rc = -EINVAL;
  619. goto put_buf;
  620. }
  621. CAM_DBG(CAM_MEM, "Alloc success : len=%zu, *dmabuf=%pK, fd=%d, i_ino=%lu",
  622. len, *dmabuf, *fd, *i_ino);
  623. /*
  624. * increment the ref count so that ref count becomes 2 here
  625. * when we close fd, refcount becomes 1 and when we do
  626. * dmap_put_buf, ref count becomes 0 and memory will be freed.
  627. */
  628. temp_dmabuf = dma_buf_get(*fd);
  629. if (IS_ERR_OR_NULL(temp_dmabuf)) {
  630. rc = PTR_ERR(temp_dmabuf);
  631. CAM_ERR(CAM_MEM, "dma_buf_get failed, *fd=%d, i_ino=%lu, rc=%d", *fd, *i_ino, rc);
  632. goto put_buf;
  633. }
  634. return rc;
  635. put_buf:
  636. dma_buf_put(*dmabuf);
  637. return rc;
  638. }
  639. static int cam_mem_util_check_alloc_flags(struct cam_mem_mgr_alloc_cmd *cmd)
  640. {
  641. if (cmd->num_hdl > CAM_MEM_MMU_MAX_HANDLE) {
  642. CAM_ERR(CAM_MEM, "Num of mmu hdl exceeded maximum(%d)",
  643. CAM_MEM_MMU_MAX_HANDLE);
  644. return -EINVAL;
  645. }
  646. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE &&
  647. cmd->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  648. CAM_ERR(CAM_MEM, "Kernel mapping in secure mode not allowed");
  649. return -EINVAL;
  650. }
  651. if ((cmd->flags & CAM_MEM_FLAG_EVA_NOPIXEL) &&
  652. (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE ||
  653. cmd->flags & CAM_MEM_FLAG_KMD_ACCESS)){
  654. CAM_ERR(CAM_MEM,
  655. "Kernel mapping and secure mode not allowed in no pixel mode");
  656. return -EINVAL;
  657. }
  658. return 0;
  659. }
  660. static int cam_mem_util_check_map_flags(struct cam_mem_mgr_map_cmd *cmd)
  661. {
  662. if (!cmd->flags) {
  663. CAM_ERR(CAM_MEM, "Invalid flags");
  664. return -EINVAL;
  665. }
  666. if (cmd->num_hdl > CAM_MEM_MMU_MAX_HANDLE) {
  667. CAM_ERR(CAM_MEM, "Num of mmu hdl %d exceeded maximum(%d)",
  668. cmd->num_hdl, CAM_MEM_MMU_MAX_HANDLE);
  669. return -EINVAL;
  670. }
  671. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE &&
  672. cmd->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  673. CAM_ERR(CAM_MEM,
  674. "Kernel mapping in secure mode not allowed, flags=0x%x",
  675. cmd->flags);
  676. return -EINVAL;
  677. }
  678. if (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) {
  679. CAM_ERR(CAM_MEM,
  680. "Shared memory buffers are not allowed to be mapped");
  681. return -EINVAL;
  682. }
  683. return 0;
  684. }
  685. static int cam_mem_util_map_hw_va(uint32_t flags,
  686. int32_t *mmu_hdls,
  687. int32_t num_hdls,
  688. int fd,
  689. struct dma_buf *dmabuf,
  690. dma_addr_t *hw_vaddr,
  691. size_t *len,
  692. enum cam_smmu_region_id region,
  693. bool is_internal)
  694. {
  695. int i;
  696. int rc = -1;
  697. int dir = cam_mem_util_get_dma_dir(flags);
  698. bool dis_delayed_unmap = false;
  699. if (dir < 0) {
  700. CAM_ERR(CAM_MEM, "fail to map DMA direction, dir=%d", dir);
  701. return dir;
  702. }
  703. if (flags & CAM_MEM_FLAG_DISABLE_DELAYED_UNMAP)
  704. dis_delayed_unmap = true;
  705. CAM_DBG(CAM_MEM,
  706. "map_hw_va : fd = %d, flags = 0x%x, dir=%d, num_hdls=%d",
  707. fd, flags, dir, num_hdls);
  708. for (i = 0; i < num_hdls; i++) {
  709. if (flags & CAM_MEM_FLAG_PROTECTED_MODE)
  710. rc = cam_smmu_map_stage2_iova(mmu_hdls[i], fd, dmabuf, dir, hw_vaddr, len);
  711. else
  712. rc = cam_smmu_map_user_iova(mmu_hdls[i], fd, dmabuf, dis_delayed_unmap, dir,
  713. hw_vaddr, len, region, is_internal);
  714. if (rc) {
  715. CAM_ERR(CAM_MEM,
  716. "Failed %s map to smmu, i=%d, fd=%d, dir=%d, mmu_hdl=%d, rc=%d",
  717. (flags & CAM_MEM_FLAG_PROTECTED_MODE) ? "" : "secured",
  718. i, fd, dir, mmu_hdls[i], rc);
  719. goto multi_map_fail;
  720. }
  721. }
  722. return rc;
  723. multi_map_fail:
  724. for (--i; i>= 0; i--) {
  725. if (flags & CAM_MEM_FLAG_PROTECTED_MODE)
  726. cam_smmu_unmap_stage2_iova(mmu_hdls[i], fd, dmabuf);
  727. else
  728. cam_smmu_unmap_user_iova(mmu_hdls[i], fd, dmabuf, CAM_SMMU_REGION_IO);
  729. }
  730. return rc;
  731. }
  732. int cam_mem_mgr_alloc_and_map(struct cam_mem_mgr_alloc_cmd *cmd)
  733. {
  734. int rc;
  735. int32_t idx;
  736. struct dma_buf *dmabuf = NULL;
  737. int fd = -1;
  738. dma_addr_t hw_vaddr = 0;
  739. size_t len;
  740. uintptr_t kvaddr = 0;
  741. size_t klen;
  742. unsigned long i_ino = 0;
  743. if (!atomic_read(&cam_mem_mgr_state)) {
  744. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  745. return -EINVAL;
  746. }
  747. if (!cmd) {
  748. CAM_ERR(CAM_MEM, " Invalid argument");
  749. return -EINVAL;
  750. }
  751. len = cmd->len;
  752. if (tbl.need_shared_buffer_padding &&
  753. (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS)) {
  754. len += CAM_MEM_SHARED_BUFFER_PAD_4K;
  755. CAM_DBG(CAM_MEM, "Pad 4k size, actual %llu, allocating %zu",
  756. cmd->len, len);
  757. }
  758. rc = cam_mem_util_check_alloc_flags(cmd);
  759. if (rc) {
  760. CAM_ERR(CAM_MEM, "Invalid flags: flags = 0x%X, rc=%d",
  761. cmd->flags, rc);
  762. return rc;
  763. }
  764. rc = cam_mem_util_buffer_alloc(len, cmd->flags, &dmabuf, &fd, &i_ino);
  765. if (rc) {
  766. CAM_ERR(CAM_MEM,
  767. "Ion Alloc failed, len=%llu, align=%llu, flags=0x%x, num_hdl=%d",
  768. len, cmd->align, cmd->flags, cmd->num_hdl);
  769. cam_mem_mgr_print_tbl();
  770. return rc;
  771. }
  772. if (!dmabuf) {
  773. CAM_ERR(CAM_MEM,
  774. "Ion Alloc return NULL dmabuf! fd=%d, i_ino=%lu, len=%d", fd, i_ino, len);
  775. cam_mem_mgr_print_tbl();
  776. return rc;
  777. }
  778. idx = cam_mem_get_slot();
  779. if (idx < 0) {
  780. CAM_ERR(CAM_MEM, "Failed in getting mem slot, idx=%d", idx);
  781. rc = -ENOMEM;
  782. goto slot_fail;
  783. }
  784. if ((cmd->flags & CAM_MEM_FLAG_HW_READ_WRITE) ||
  785. (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) ||
  786. (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)) {
  787. enum cam_smmu_region_id region;
  788. if (cmd->flags & CAM_MEM_FLAG_HW_READ_WRITE)
  789. region = CAM_SMMU_REGION_IO;
  790. if (cmd->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS ||
  791. (cam_smmu_is_expanded_memory() && cmd->flags & CAM_MEM_FLAG_CMD_BUF_TYPE))
  792. region = CAM_SMMU_REGION_SHARED;
  793. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)
  794. region = CAM_SMMU_REGION_IO;
  795. rc = cam_mem_util_map_hw_va(cmd->flags,
  796. cmd->mmu_hdls,
  797. cmd->num_hdl,
  798. fd,
  799. dmabuf,
  800. &hw_vaddr,
  801. &len,
  802. region,
  803. true);
  804. if (rc) {
  805. CAM_ERR(CAM_MEM,
  806. "Failed in map_hw_va len=%llu, flags=0x%x, fd=%d, region=%d, num_hdl=%d, rc=%d",
  807. len, cmd->flags,
  808. fd, region, cmd->num_hdl, rc);
  809. if (rc == -EALREADY) {
  810. if ((size_t)dmabuf->size != len)
  811. rc = -EBADR;
  812. cam_mem_mgr_print_tbl();
  813. }
  814. goto map_hw_fail;
  815. }
  816. }
  817. mutex_lock(&tbl.bufq[idx].q_lock);
  818. tbl.bufq[idx].fd = fd;
  819. tbl.bufq[idx].i_ino = i_ino;
  820. tbl.bufq[idx].dma_buf = NULL;
  821. tbl.bufq[idx].flags = cmd->flags;
  822. tbl.bufq[idx].buf_handle = GET_MEM_HANDLE(idx, fd);
  823. tbl.bufq[idx].is_internal = true;
  824. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)
  825. CAM_MEM_MGR_SET_SECURE_HDL(tbl.bufq[idx].buf_handle, true);
  826. if (cmd->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  827. rc = cam_mem_util_map_cpu_va(dmabuf, &kvaddr, &klen);
  828. if (rc) {
  829. CAM_ERR(CAM_MEM, "dmabuf: %pK mapping failed: %d",
  830. dmabuf, rc);
  831. goto map_kernel_fail;
  832. }
  833. }
  834. if (cmd->flags & CAM_MEM_FLAG_KMD_DEBUG_FLAG)
  835. tbl.dbg_buf_idx = idx;
  836. tbl.bufq[idx].kmdvaddr = kvaddr;
  837. tbl.bufq[idx].vaddr = hw_vaddr;
  838. tbl.bufq[idx].dma_buf = dmabuf;
  839. tbl.bufq[idx].len = len;
  840. tbl.bufq[idx].num_hdl = cmd->num_hdl;
  841. memcpy(tbl.bufq[idx].hdls, cmd->mmu_hdls,
  842. sizeof(int32_t) * cmd->num_hdl);
  843. tbl.bufq[idx].is_imported = false;
  844. mutex_unlock(&tbl.bufq[idx].q_lock);
  845. cmd->out.buf_handle = tbl.bufq[idx].buf_handle;
  846. cmd->out.fd = tbl.bufq[idx].fd;
  847. cmd->out.vaddr = 0;
  848. CAM_DBG(CAM_MEM,
  849. "fd=%d, flags=0x%x, num_hdl=%d, idx=%d, buf handle=%x, len=%zu, i_ino=%lu",
  850. cmd->out.fd, cmd->flags, cmd->num_hdl, idx, cmd->out.buf_handle,
  851. tbl.bufq[idx].len, tbl.bufq[idx].i_ino);
  852. return rc;
  853. map_kernel_fail:
  854. mutex_unlock(&tbl.bufq[idx].q_lock);
  855. map_hw_fail:
  856. cam_mem_put_slot(idx);
  857. slot_fail:
  858. dma_buf_put(dmabuf);
  859. return rc;
  860. }
  861. static bool cam_mem_util_is_map_internal(int32_t fd, unsigned i_ino)
  862. {
  863. uint32_t i;
  864. bool is_internal = false;
  865. mutex_lock(&tbl.m_lock);
  866. for_each_set_bit(i, tbl.bitmap, tbl.bits) {
  867. if ((tbl.bufq[i].fd == fd) && (tbl.bufq[i].i_ino == i_ino)) {
  868. is_internal = tbl.bufq[i].is_internal;
  869. break;
  870. }
  871. }
  872. mutex_unlock(&tbl.m_lock);
  873. return is_internal;
  874. }
  875. int cam_mem_mgr_map(struct cam_mem_mgr_map_cmd *cmd)
  876. {
  877. int32_t idx;
  878. int rc;
  879. struct dma_buf *dmabuf;
  880. dma_addr_t hw_vaddr = 0;
  881. size_t len = 0;
  882. bool is_internal = false;
  883. unsigned long i_ino;
  884. if (!atomic_read(&cam_mem_mgr_state)) {
  885. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  886. return -EINVAL;
  887. }
  888. if (!cmd || (cmd->fd < 0)) {
  889. CAM_ERR(CAM_MEM, "Invalid argument");
  890. return -EINVAL;
  891. }
  892. if (cmd->num_hdl > CAM_MEM_MMU_MAX_HANDLE) {
  893. CAM_ERR(CAM_MEM, "Num of mmu hdl %d exceeded maximum(%d)",
  894. cmd->num_hdl, CAM_MEM_MMU_MAX_HANDLE);
  895. return -EINVAL;
  896. }
  897. rc = cam_mem_util_check_map_flags(cmd);
  898. if (rc) {
  899. CAM_ERR(CAM_MEM, "Invalid flags: flags = %X", cmd->flags);
  900. return rc;
  901. }
  902. dmabuf = dma_buf_get(cmd->fd);
  903. if (IS_ERR_OR_NULL((void *)(dmabuf))) {
  904. CAM_ERR(CAM_MEM, "Failed to import dma_buf fd");
  905. return -EINVAL;
  906. }
  907. i_ino = file_inode(dmabuf->file)->i_ino;
  908. is_internal = cam_mem_util_is_map_internal(cmd->fd, i_ino);
  909. idx = cam_mem_get_slot();
  910. if (idx < 0) {
  911. CAM_ERR(CAM_MEM, "Failed in getting mem slot, idx=%d, fd=%d",
  912. idx, cmd->fd);
  913. rc = -ENOMEM;
  914. goto slot_fail;
  915. }
  916. if ((cmd->flags & CAM_MEM_FLAG_HW_READ_WRITE) ||
  917. (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)) {
  918. rc = cam_mem_util_map_hw_va(cmd->flags,
  919. cmd->mmu_hdls,
  920. cmd->num_hdl,
  921. cmd->fd,
  922. dmabuf,
  923. &hw_vaddr,
  924. &len,
  925. CAM_SMMU_REGION_IO,
  926. is_internal);
  927. if (rc) {
  928. CAM_ERR(CAM_MEM,
  929. "Failed in map_hw_va, flags=0x%x, fd=%d, len=%llu, region=%d, num_hdl=%d, rc=%d",
  930. cmd->flags, cmd->fd, len,
  931. CAM_SMMU_REGION_IO, cmd->num_hdl, rc);
  932. if (rc == -EALREADY) {
  933. if ((size_t)dmabuf->size != len) {
  934. rc = -EBADR;
  935. cam_mem_mgr_print_tbl();
  936. }
  937. }
  938. goto map_fail;
  939. }
  940. }
  941. mutex_lock(&tbl.bufq[idx].q_lock);
  942. tbl.bufq[idx].fd = cmd->fd;
  943. tbl.bufq[idx].i_ino = i_ino;
  944. tbl.bufq[idx].dma_buf = NULL;
  945. tbl.bufq[idx].flags = cmd->flags;
  946. tbl.bufq[idx].buf_handle = GET_MEM_HANDLE(idx, cmd->fd);
  947. if (cmd->flags & CAM_MEM_FLAG_PROTECTED_MODE)
  948. CAM_MEM_MGR_SET_SECURE_HDL(tbl.bufq[idx].buf_handle, true);
  949. tbl.bufq[idx].kmdvaddr = 0;
  950. if (cmd->num_hdl > 0)
  951. tbl.bufq[idx].vaddr = hw_vaddr;
  952. else
  953. tbl.bufq[idx].vaddr = 0;
  954. tbl.bufq[idx].dma_buf = dmabuf;
  955. tbl.bufq[idx].len = len;
  956. tbl.bufq[idx].num_hdl = cmd->num_hdl;
  957. memcpy(tbl.bufq[idx].hdls, cmd->mmu_hdls,
  958. sizeof(int32_t) * cmd->num_hdl);
  959. tbl.bufq[idx].is_imported = true;
  960. tbl.bufq[idx].is_internal = is_internal;
  961. mutex_unlock(&tbl.bufq[idx].q_lock);
  962. cmd->out.buf_handle = tbl.bufq[idx].buf_handle;
  963. cmd->out.vaddr = 0;
  964. cmd->out.size = (uint32_t)len;
  965. CAM_DBG(CAM_MEM,
  966. "fd=%d, flags=0x%x, num_hdl=%d, idx=%d, buf handle=%x, len=%zu, i_ino=%lu",
  967. cmd->fd, cmd->flags, cmd->num_hdl, idx, cmd->out.buf_handle,
  968. tbl.bufq[idx].len, tbl.bufq[idx].i_ino);
  969. return rc;
  970. map_fail:
  971. cam_mem_put_slot(idx);
  972. slot_fail:
  973. dma_buf_put(dmabuf);
  974. return rc;
  975. }
  976. static int cam_mem_util_unmap_hw_va(int32_t idx,
  977. enum cam_smmu_region_id region,
  978. enum cam_smmu_mapping_client client)
  979. {
  980. int i;
  981. uint32_t flags;
  982. int32_t *mmu_hdls;
  983. int num_hdls;
  984. int fd;
  985. struct dma_buf *dma_buf;
  986. unsigned long i_ino;
  987. int rc = 0;
  988. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  989. CAM_ERR(CAM_MEM, "Incorrect index");
  990. return -EINVAL;
  991. }
  992. flags = tbl.bufq[idx].flags;
  993. mmu_hdls = tbl.bufq[idx].hdls;
  994. num_hdls = tbl.bufq[idx].num_hdl;
  995. fd = tbl.bufq[idx].fd;
  996. dma_buf = tbl.bufq[idx].dma_buf;
  997. i_ino = tbl.bufq[idx].i_ino;
  998. CAM_DBG(CAM_MEM,
  999. "unmap_hw_va : idx=%d, fd=%x, i_ino=%lu flags=0x%x, num_hdls=%d, client=%d",
  1000. idx, fd, i_ino, flags, num_hdls, client);
  1001. if (flags & CAM_MEM_FLAG_PROTECTED_MODE) {
  1002. for (i = 0; i < num_hdls; i++) {
  1003. rc = cam_smmu_unmap_stage2_iova(mmu_hdls[i], fd, dma_buf);
  1004. if (rc < 0) {
  1005. CAM_ERR(CAM_MEM,
  1006. "Failed in secure unmap, i=%d, fd=%d, i_ino=%lu, mmu_hdl=%d, rc=%d",
  1007. i, fd, i_ino, mmu_hdls[i], rc);
  1008. goto unmap_end;
  1009. }
  1010. }
  1011. } else {
  1012. for (i = 0; i < num_hdls; i++) {
  1013. if (client == CAM_SMMU_MAPPING_USER) {
  1014. rc = cam_smmu_unmap_user_iova(mmu_hdls[i],
  1015. fd, dma_buf, region);
  1016. } else if (client == CAM_SMMU_MAPPING_KERNEL) {
  1017. rc = cam_smmu_unmap_kernel_iova(mmu_hdls[i],
  1018. tbl.bufq[idx].dma_buf, region);
  1019. } else {
  1020. CAM_ERR(CAM_MEM,
  1021. "invalid caller for unmapping : %d",
  1022. client);
  1023. rc = -EINVAL;
  1024. }
  1025. if (rc < 0) {
  1026. CAM_ERR(CAM_MEM,
  1027. "Failed in unmap, i=%d, fd=%d, i_ino=%lu, mmu_hdl=%d, region=%d, rc=%d",
  1028. i, fd, i_ino, mmu_hdls[i], region, rc);
  1029. goto unmap_end;
  1030. }
  1031. }
  1032. }
  1033. return rc;
  1034. unmap_end:
  1035. CAM_ERR(CAM_MEM, "unmapping failed");
  1036. return rc;
  1037. }
  1038. static void cam_mem_mgr_unmap_active_buf(int idx)
  1039. {
  1040. enum cam_smmu_region_id region = CAM_SMMU_REGION_SHARED;
  1041. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_SHARED_ACCESS)
  1042. region = CAM_SMMU_REGION_SHARED;
  1043. else if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_READ_WRITE)
  1044. region = CAM_SMMU_REGION_IO;
  1045. cam_mem_util_unmap_hw_va(idx, region, CAM_SMMU_MAPPING_USER);
  1046. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_KMD_ACCESS)
  1047. cam_mem_util_unmap_cpu_va(tbl.bufq[idx].dma_buf,
  1048. tbl.bufq[idx].kmdvaddr);
  1049. }
  1050. static int cam_mem_mgr_cleanup_table(void)
  1051. {
  1052. int i;
  1053. mutex_lock(&tbl.m_lock);
  1054. for (i = 1; i < CAM_MEM_BUFQ_MAX; i++) {
  1055. if (!tbl.bufq[i].active) {
  1056. CAM_DBG(CAM_MEM,
  1057. "Buffer inactive at idx=%d, continuing", i);
  1058. continue;
  1059. } else {
  1060. CAM_DBG(CAM_MEM,
  1061. "Active buffer at idx=%d, possible leak needs unmapping",
  1062. i);
  1063. cam_mem_mgr_unmap_active_buf(i);
  1064. }
  1065. mutex_lock(&tbl.bufq[i].q_lock);
  1066. if (tbl.bufq[i].dma_buf) {
  1067. dma_buf_put(tbl.bufq[i].dma_buf);
  1068. tbl.bufq[i].dma_buf = NULL;
  1069. }
  1070. tbl.bufq[i].fd = -1;
  1071. tbl.bufq[i].i_ino = 0;
  1072. tbl.bufq[i].flags = 0;
  1073. tbl.bufq[i].buf_handle = -1;
  1074. tbl.bufq[i].vaddr = 0;
  1075. tbl.bufq[i].len = 0;
  1076. memset(tbl.bufq[i].hdls, 0,
  1077. sizeof(int32_t) * tbl.bufq[i].num_hdl);
  1078. tbl.bufq[i].num_hdl = 0;
  1079. tbl.bufq[i].dma_buf = NULL;
  1080. tbl.bufq[i].active = false;
  1081. tbl.bufq[i].is_internal = false;
  1082. mutex_unlock(&tbl.bufq[i].q_lock);
  1083. mutex_destroy(&tbl.bufq[i].q_lock);
  1084. }
  1085. bitmap_zero(tbl.bitmap, tbl.bits);
  1086. /* We need to reserve slot 0 because 0 is invalid */
  1087. set_bit(0, tbl.bitmap);
  1088. mutex_unlock(&tbl.m_lock);
  1089. return 0;
  1090. }
  1091. void cam_mem_mgr_deinit(void)
  1092. {
  1093. atomic_set(&cam_mem_mgr_state, CAM_MEM_MGR_UNINITIALIZED);
  1094. cam_mem_mgr_cleanup_table();
  1095. debugfs_remove_recursive(tbl.dentry);
  1096. mutex_lock(&tbl.m_lock);
  1097. bitmap_zero(tbl.bitmap, tbl.bits);
  1098. kfree(tbl.bitmap);
  1099. tbl.bitmap = NULL;
  1100. tbl.dbg_buf_idx = -1;
  1101. mutex_unlock(&tbl.m_lock);
  1102. mutex_destroy(&tbl.m_lock);
  1103. }
  1104. static int cam_mem_util_unmap(int32_t idx,
  1105. enum cam_smmu_mapping_client client)
  1106. {
  1107. int rc = 0;
  1108. enum cam_smmu_region_id region = CAM_SMMU_REGION_SHARED;
  1109. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  1110. CAM_ERR(CAM_MEM, "Incorrect index");
  1111. return -EINVAL;
  1112. }
  1113. CAM_DBG(CAM_MEM, "Flags = %X idx %d", tbl.bufq[idx].flags, idx);
  1114. mutex_lock(&tbl.m_lock);
  1115. if ((!tbl.bufq[idx].active) &&
  1116. (tbl.bufq[idx].vaddr) == 0) {
  1117. CAM_WARN(CAM_MEM, "Buffer at idx=%d is already unmapped,",
  1118. idx);
  1119. mutex_unlock(&tbl.m_lock);
  1120. return 0;
  1121. }
  1122. /* Deactivate the buffer queue to prevent multiple unmap */
  1123. mutex_lock(&tbl.bufq[idx].q_lock);
  1124. tbl.bufq[idx].active = false;
  1125. tbl.bufq[idx].vaddr = 0;
  1126. mutex_unlock(&tbl.bufq[idx].q_lock);
  1127. mutex_unlock(&tbl.m_lock);
  1128. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_KMD_ACCESS) {
  1129. if (tbl.bufq[idx].dma_buf && tbl.bufq[idx].kmdvaddr) {
  1130. rc = cam_mem_util_unmap_cpu_va(tbl.bufq[idx].dma_buf,
  1131. tbl.bufq[idx].kmdvaddr);
  1132. if (rc)
  1133. CAM_ERR(CAM_MEM,
  1134. "Failed, dmabuf=%pK, kmdvaddr=%pK",
  1135. tbl.bufq[idx].dma_buf,
  1136. (void *) tbl.bufq[idx].kmdvaddr);
  1137. }
  1138. }
  1139. /* SHARED flag gets precedence, all other flags after it */
  1140. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) {
  1141. region = CAM_SMMU_REGION_SHARED;
  1142. } else {
  1143. if (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_READ_WRITE)
  1144. region = CAM_SMMU_REGION_IO;
  1145. }
  1146. if ((tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_READ_WRITE) ||
  1147. (tbl.bufq[idx].flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) ||
  1148. (tbl.bufq[idx].flags & CAM_MEM_FLAG_PROTECTED_MODE)) {
  1149. if (cam_mem_util_unmap_hw_va(idx, region, client))
  1150. CAM_ERR(CAM_MEM, "Failed, dmabuf=%pK",
  1151. tbl.bufq[idx].dma_buf);
  1152. /*
  1153. * Workaround as smmu driver doing put_buf without get_buf for kernel mappings
  1154. * Setting NULL here so that we dont call dma_buf_pt again below
  1155. */
  1156. if (client == CAM_SMMU_MAPPING_KERNEL)
  1157. tbl.bufq[idx].dma_buf = NULL;
  1158. }
  1159. mutex_lock(&tbl.m_lock);
  1160. mutex_lock(&tbl.bufq[idx].q_lock);
  1161. tbl.bufq[idx].flags = 0;
  1162. tbl.bufq[idx].buf_handle = -1;
  1163. memset(tbl.bufq[idx].hdls, 0,
  1164. sizeof(int32_t) * CAM_MEM_MMU_MAX_HANDLE);
  1165. CAM_DBG(CAM_MEM,
  1166. "Ion buf at idx = %d freeing fd = %d, imported %d, dma_buf %pK, i_ino %lu",
  1167. idx, tbl.bufq[idx].fd, tbl.bufq[idx].is_imported, tbl.bufq[idx].dma_buf,
  1168. tbl.bufq[idx].i_ino);
  1169. if (tbl.bufq[idx].dma_buf)
  1170. dma_buf_put(tbl.bufq[idx].dma_buf);
  1171. tbl.bufq[idx].fd = -1;
  1172. tbl.bufq[idx].i_ino = 0;
  1173. tbl.bufq[idx].dma_buf = NULL;
  1174. tbl.bufq[idx].is_imported = false;
  1175. tbl.bufq[idx].is_internal = false;
  1176. tbl.bufq[idx].len = 0;
  1177. tbl.bufq[idx].num_hdl = 0;
  1178. memset(&tbl.bufq[idx].timestamp, 0, sizeof(struct timespec64));
  1179. mutex_unlock(&tbl.bufq[idx].q_lock);
  1180. mutex_destroy(&tbl.bufq[idx].q_lock);
  1181. clear_bit(idx, tbl.bitmap);
  1182. mutex_unlock(&tbl.m_lock);
  1183. return rc;
  1184. }
  1185. int cam_mem_mgr_release(struct cam_mem_mgr_release_cmd *cmd)
  1186. {
  1187. int idx;
  1188. int rc;
  1189. if (!atomic_read(&cam_mem_mgr_state)) {
  1190. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1191. return -EINVAL;
  1192. }
  1193. if (!cmd) {
  1194. CAM_ERR(CAM_MEM, "Invalid argument");
  1195. return -EINVAL;
  1196. }
  1197. idx = CAM_MEM_MGR_GET_HDL_IDX(cmd->buf_handle);
  1198. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  1199. CAM_ERR(CAM_MEM, "Incorrect index %d extracted from mem handle",
  1200. idx);
  1201. return -EINVAL;
  1202. }
  1203. if (!tbl.bufq[idx].active) {
  1204. CAM_ERR(CAM_MEM, "Released buffer state should be active");
  1205. return -EINVAL;
  1206. }
  1207. if (tbl.bufq[idx].buf_handle != cmd->buf_handle) {
  1208. CAM_ERR(CAM_MEM,
  1209. "Released buf handle %d not matching within table %d, idx=%d",
  1210. cmd->buf_handle, tbl.bufq[idx].buf_handle, idx);
  1211. return -EINVAL;
  1212. }
  1213. CAM_DBG(CAM_MEM, "Releasing hdl = %x, idx = %d", cmd->buf_handle, idx);
  1214. rc = cam_mem_util_unmap(idx, CAM_SMMU_MAPPING_USER);
  1215. return rc;
  1216. }
  1217. int cam_mem_mgr_request_mem(struct cam_mem_mgr_request_desc *inp,
  1218. struct cam_mem_mgr_memory_desc *out)
  1219. {
  1220. struct dma_buf *buf = NULL;
  1221. int ion_fd = -1;
  1222. int rc = 0;
  1223. uintptr_t kvaddr;
  1224. dma_addr_t iova = 0;
  1225. size_t request_len = 0;
  1226. uint32_t mem_handle;
  1227. int32_t idx;
  1228. int32_t smmu_hdl = 0;
  1229. int32_t num_hdl = 0;
  1230. unsigned long i_ino = 0;
  1231. enum cam_smmu_region_id region = CAM_SMMU_REGION_SHARED;
  1232. if (!atomic_read(&cam_mem_mgr_state)) {
  1233. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1234. return -EINVAL;
  1235. }
  1236. if (!inp || !out) {
  1237. CAM_ERR(CAM_MEM, "Invalid params");
  1238. return -EINVAL;
  1239. }
  1240. if (!(inp->flags & CAM_MEM_FLAG_HW_READ_WRITE ||
  1241. inp->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS ||
  1242. inp->flags & CAM_MEM_FLAG_CACHE)) {
  1243. CAM_ERR(CAM_MEM, "Invalid flags for request mem");
  1244. return -EINVAL;
  1245. }
  1246. rc = cam_mem_util_get_dma_buf(inp->size, inp->flags, &buf, &i_ino);
  1247. if (rc) {
  1248. CAM_ERR(CAM_MEM, "ION alloc failed for shared buffer");
  1249. goto ion_fail;
  1250. } else if (!buf) {
  1251. CAM_ERR(CAM_MEM, "ION alloc returned NULL buffer");
  1252. goto ion_fail;
  1253. } else {
  1254. CAM_DBG(CAM_MEM, "Got dma_buf = %pK", buf);
  1255. }
  1256. /*
  1257. * we are mapping kva always here,
  1258. * update flags so that we do unmap properly
  1259. */
  1260. inp->flags |= CAM_MEM_FLAG_KMD_ACCESS;
  1261. rc = cam_mem_util_map_cpu_va(buf, &kvaddr, &request_len);
  1262. if (rc) {
  1263. CAM_ERR(CAM_MEM, "Failed to get kernel vaddr");
  1264. goto map_fail;
  1265. }
  1266. if (!inp->smmu_hdl) {
  1267. CAM_ERR(CAM_MEM, "Invalid SMMU handle");
  1268. rc = -EINVAL;
  1269. goto smmu_fail;
  1270. }
  1271. /* SHARED flag gets precedence, all other flags after it */
  1272. if (inp->flags & CAM_MEM_FLAG_HW_SHARED_ACCESS) {
  1273. region = CAM_SMMU_REGION_SHARED;
  1274. } else {
  1275. if (inp->flags & CAM_MEM_FLAG_HW_READ_WRITE)
  1276. region = CAM_SMMU_REGION_IO;
  1277. }
  1278. rc = cam_smmu_map_kernel_iova(inp->smmu_hdl,
  1279. buf,
  1280. CAM_SMMU_MAP_RW,
  1281. &iova,
  1282. &request_len,
  1283. region);
  1284. if (rc < 0) {
  1285. CAM_ERR(CAM_MEM, "SMMU mapping failed");
  1286. goto smmu_fail;
  1287. }
  1288. smmu_hdl = inp->smmu_hdl;
  1289. num_hdl = 1;
  1290. idx = cam_mem_get_slot();
  1291. if (idx < 0) {
  1292. CAM_ERR(CAM_MEM, "Failed in getting mem slot, idx=%d", idx);
  1293. rc = -ENOMEM;
  1294. goto slot_fail;
  1295. }
  1296. mutex_lock(&tbl.bufq[idx].q_lock);
  1297. mem_handle = GET_MEM_HANDLE(idx, ion_fd);
  1298. tbl.bufq[idx].dma_buf = buf;
  1299. tbl.bufq[idx].fd = -1;
  1300. tbl.bufq[idx].i_ino = i_ino;
  1301. tbl.bufq[idx].flags = inp->flags;
  1302. tbl.bufq[idx].buf_handle = mem_handle;
  1303. tbl.bufq[idx].kmdvaddr = kvaddr;
  1304. tbl.bufq[idx].vaddr = iova;
  1305. tbl.bufq[idx].len = inp->size;
  1306. tbl.bufq[idx].num_hdl = num_hdl;
  1307. memcpy(tbl.bufq[idx].hdls, &smmu_hdl,
  1308. sizeof(int32_t));
  1309. tbl.bufq[idx].is_imported = false;
  1310. mutex_unlock(&tbl.bufq[idx].q_lock);
  1311. out->kva = kvaddr;
  1312. out->iova = (uint32_t)iova;
  1313. out->smmu_hdl = smmu_hdl;
  1314. out->mem_handle = mem_handle;
  1315. out->len = inp->size;
  1316. out->region = region;
  1317. CAM_DBG(CAM_MEM, "idx=%d, dmabuf=%pK, i_ino=%lu, flags=0x%x, mem_handle=0x%x",
  1318. idx, buf, i_ino, inp->flags, mem_handle);
  1319. return rc;
  1320. slot_fail:
  1321. cam_smmu_unmap_kernel_iova(inp->smmu_hdl,
  1322. buf, region);
  1323. smmu_fail:
  1324. cam_mem_util_unmap_cpu_va(buf, kvaddr);
  1325. map_fail:
  1326. dma_buf_put(buf);
  1327. ion_fail:
  1328. return rc;
  1329. }
  1330. EXPORT_SYMBOL(cam_mem_mgr_request_mem);
  1331. int cam_mem_mgr_release_mem(struct cam_mem_mgr_memory_desc *inp)
  1332. {
  1333. int32_t idx;
  1334. int rc;
  1335. if (!atomic_read(&cam_mem_mgr_state)) {
  1336. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1337. return -EINVAL;
  1338. }
  1339. if (!inp) {
  1340. CAM_ERR(CAM_MEM, "Invalid argument");
  1341. return -EINVAL;
  1342. }
  1343. idx = CAM_MEM_MGR_GET_HDL_IDX(inp->mem_handle);
  1344. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  1345. CAM_ERR(CAM_MEM, "Incorrect index extracted from mem handle");
  1346. return -EINVAL;
  1347. }
  1348. if (!tbl.bufq[idx].active) {
  1349. if (tbl.bufq[idx].vaddr == 0) {
  1350. CAM_ERR(CAM_MEM, "buffer is released already");
  1351. return 0;
  1352. }
  1353. CAM_ERR(CAM_MEM, "Released buffer state should be active");
  1354. return -EINVAL;
  1355. }
  1356. if (tbl.bufq[idx].buf_handle != inp->mem_handle) {
  1357. CAM_ERR(CAM_MEM,
  1358. "Released buf handle not matching within table");
  1359. return -EINVAL;
  1360. }
  1361. CAM_DBG(CAM_MEM, "Releasing hdl = %X", inp->mem_handle);
  1362. rc = cam_mem_util_unmap(idx, CAM_SMMU_MAPPING_KERNEL);
  1363. return rc;
  1364. }
  1365. EXPORT_SYMBOL(cam_mem_mgr_release_mem);
  1366. int cam_mem_mgr_reserve_memory_region(struct cam_mem_mgr_request_desc *inp,
  1367. enum cam_smmu_region_id region,
  1368. struct cam_mem_mgr_memory_desc *out)
  1369. {
  1370. struct dma_buf *buf = NULL;
  1371. int rc = 0;
  1372. int ion_fd = -1;
  1373. dma_addr_t iova = 0;
  1374. size_t request_len = 0;
  1375. uint32_t mem_handle;
  1376. int32_t idx;
  1377. int32_t smmu_hdl = 0;
  1378. int32_t num_hdl = 0;
  1379. uintptr_t kvaddr = 0;
  1380. unsigned long i_ino = 0;
  1381. if (!atomic_read(&cam_mem_mgr_state)) {
  1382. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1383. return -EINVAL;
  1384. }
  1385. if (!inp || !out) {
  1386. CAM_ERR(CAM_MEM, "Invalid param(s)");
  1387. return -EINVAL;
  1388. }
  1389. if (!inp->smmu_hdl) {
  1390. CAM_ERR(CAM_MEM, "Invalid SMMU handle");
  1391. return -EINVAL;
  1392. }
  1393. if ((region != CAM_SMMU_REGION_SECHEAP) &&
  1394. (region != CAM_SMMU_REGION_FWUNCACHED)) {
  1395. CAM_ERR(CAM_MEM, "Only secondary heap supported");
  1396. return -EINVAL;
  1397. }
  1398. rc = cam_mem_util_get_dma_buf(inp->size, 0, &buf, &i_ino);
  1399. if (rc) {
  1400. CAM_ERR(CAM_MEM, "ION alloc failed for sec heap buffer");
  1401. goto ion_fail;
  1402. } else if (!buf) {
  1403. CAM_ERR(CAM_MEM, "ION alloc returned NULL buffer");
  1404. goto ion_fail;
  1405. } else {
  1406. CAM_DBG(CAM_MEM, "Got dma_buf = %pK", buf);
  1407. }
  1408. if (inp->flags & CAM_MEM_FLAG_KMD_ACCESS) {
  1409. rc = cam_mem_util_map_cpu_va(buf, &kvaddr, &request_len);
  1410. if (rc) {
  1411. CAM_ERR(CAM_MEM, "Failed to get kernel vaddr");
  1412. goto kmap_fail;
  1413. }
  1414. }
  1415. rc = cam_smmu_reserve_buf_region(region,
  1416. inp->smmu_hdl, buf, &iova, &request_len);
  1417. if (rc) {
  1418. CAM_ERR(CAM_MEM, "Reserving secondary heap failed");
  1419. goto smmu_fail;
  1420. }
  1421. smmu_hdl = inp->smmu_hdl;
  1422. num_hdl = 1;
  1423. idx = cam_mem_get_slot();
  1424. if (idx < 0) {
  1425. CAM_ERR(CAM_MEM, "Failed in getting mem slot, idx=%d", idx);
  1426. rc = -ENOMEM;
  1427. goto slot_fail;
  1428. }
  1429. mutex_lock(&tbl.bufq[idx].q_lock);
  1430. mem_handle = GET_MEM_HANDLE(idx, ion_fd);
  1431. tbl.bufq[idx].fd = -1;
  1432. tbl.bufq[idx].i_ino = i_ino;
  1433. tbl.bufq[idx].dma_buf = buf;
  1434. tbl.bufq[idx].flags = inp->flags;
  1435. tbl.bufq[idx].buf_handle = mem_handle;
  1436. tbl.bufq[idx].kmdvaddr = kvaddr;
  1437. tbl.bufq[idx].vaddr = iova;
  1438. tbl.bufq[idx].len = request_len;
  1439. tbl.bufq[idx].num_hdl = num_hdl;
  1440. memcpy(tbl.bufq[idx].hdls, &smmu_hdl,
  1441. sizeof(int32_t));
  1442. tbl.bufq[idx].is_imported = false;
  1443. mutex_unlock(&tbl.bufq[idx].q_lock);
  1444. out->kva = kvaddr;
  1445. out->iova = (uint32_t)iova;
  1446. out->smmu_hdl = smmu_hdl;
  1447. out->mem_handle = mem_handle;
  1448. out->len = request_len;
  1449. out->region = region;
  1450. return rc;
  1451. slot_fail:
  1452. cam_smmu_release_buf_region(region, smmu_hdl);
  1453. smmu_fail:
  1454. if (region == CAM_SMMU_REGION_FWUNCACHED)
  1455. cam_mem_util_unmap_cpu_va(buf, kvaddr);
  1456. kmap_fail:
  1457. dma_buf_put(buf);
  1458. ion_fail:
  1459. return rc;
  1460. }
  1461. EXPORT_SYMBOL(cam_mem_mgr_reserve_memory_region);
  1462. int cam_mem_mgr_free_memory_region(struct cam_mem_mgr_memory_desc *inp)
  1463. {
  1464. int32_t idx;
  1465. int rc;
  1466. int32_t smmu_hdl;
  1467. if (!atomic_read(&cam_mem_mgr_state)) {
  1468. CAM_ERR(CAM_MEM, "failed. mem_mgr not initialized");
  1469. return -EINVAL;
  1470. }
  1471. if (!inp) {
  1472. CAM_ERR(CAM_MEM, "Invalid argument");
  1473. return -EINVAL;
  1474. }
  1475. if ((inp->region != CAM_SMMU_REGION_SECHEAP) &&
  1476. (inp->region != CAM_SMMU_REGION_FWUNCACHED)) {
  1477. CAM_ERR(CAM_MEM, "Only secondary heap supported");
  1478. return -EINVAL;
  1479. }
  1480. idx = CAM_MEM_MGR_GET_HDL_IDX(inp->mem_handle);
  1481. if (idx >= CAM_MEM_BUFQ_MAX || idx <= 0) {
  1482. CAM_ERR(CAM_MEM, "Incorrect index extracted from mem handle");
  1483. return -EINVAL;
  1484. }
  1485. if (!tbl.bufq[idx].active) {
  1486. if (tbl.bufq[idx].vaddr == 0) {
  1487. CAM_ERR(CAM_MEM, "buffer is released already");
  1488. return 0;
  1489. }
  1490. CAM_ERR(CAM_MEM, "Released buffer state should be active");
  1491. return -EINVAL;
  1492. }
  1493. if (tbl.bufq[idx].buf_handle != inp->mem_handle) {
  1494. CAM_ERR(CAM_MEM,
  1495. "Released buf handle not matching within table");
  1496. return -EINVAL;
  1497. }
  1498. if (tbl.bufq[idx].num_hdl != 1) {
  1499. CAM_ERR(CAM_MEM,
  1500. "Sec heap region should have only one smmu hdl");
  1501. return -ENODEV;
  1502. }
  1503. memcpy(&smmu_hdl, tbl.bufq[idx].hdls,
  1504. sizeof(int32_t));
  1505. if (inp->smmu_hdl != smmu_hdl) {
  1506. CAM_ERR(CAM_MEM,
  1507. "Passed SMMU handle doesn't match with internal hdl");
  1508. return -ENODEV;
  1509. }
  1510. rc = cam_smmu_release_buf_region(inp->region, inp->smmu_hdl);
  1511. if (rc) {
  1512. CAM_ERR(CAM_MEM,
  1513. "Sec heap region release failed");
  1514. return -ENODEV;
  1515. }
  1516. CAM_DBG(CAM_MEM, "Releasing hdl = %X", inp->mem_handle);
  1517. rc = cam_mem_util_unmap(idx, CAM_SMMU_MAPPING_KERNEL);
  1518. if (rc)
  1519. CAM_ERR(CAM_MEM, "unmapping secondary heap failed");
  1520. return rc;
  1521. }
  1522. EXPORT_SYMBOL(cam_mem_mgr_free_memory_region);
  1523. #ifndef CONFIG_CAM_PRESIL
  1524. struct dma_buf * cam_mem_mgr_get_dma_buf(int fd)
  1525. {
  1526. return NULL;
  1527. }
  1528. int cam_mem_mgr_send_all_buffers_to_presil(int32_t iommu_hdl)
  1529. {
  1530. return 0;
  1531. }
  1532. int cam_mem_mgr_send_buffer_to_presil(int32_t iommu_hdl, int32_t buf_handle)
  1533. {
  1534. return 0;
  1535. }
  1536. int cam_mem_mgr_retrieve_buffer_from_presil(int32_t buf_handle,
  1537. uint32_t buf_size,
  1538. uint32_t offset,
  1539. int32_t iommu_hdl)
  1540. {
  1541. return 0;
  1542. }
  1543. #endif