aqt1000-routing.h 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170
  1. /* Copyright (c) 2018, The Linux Foundation. All rights reserved.
  2. *
  3. * This program is free software; you can redistribute it and/or modify
  4. * it under the terms of the GNU General Public License version 2 and
  5. * only version 2 as published by the Free Software Foundation.
  6. *
  7. * This program is distributed in the hope that it will be useful,
  8. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  9. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  10. * GNU General Public License for more details.
  11. */
  12. #ifndef AQT1000_ROUTING_H
  13. #define AQT1000_ROUTING_H
  14. #include <sound/soc-dapm.h>
  15. const struct snd_soc_dapm_route aqt_audio_map[] = {
  16. /* CDC Tx interface */
  17. {"AQT AIF1 CAP", NULL, "AQT AIF1 CAP Mixer"},
  18. {"AQT AIF1 CAP Mixer", "TX0", "AQT TX0_MUX"},
  19. {"AQT AIF1 CAP Mixer", "TX1", "AQT TX1_MUX"},
  20. {"AQT TX0_MUX", "DEC_L", "AQT ADC0 MUX"},
  21. {"AQT TX0_MUX", "DEC_R", "AQT ADC1 MUX"},
  22. {"AQT TX0_MUX", "DEC_V", "AQT ADC2 MUX"},
  23. {"AQT TX1_MUX", "DEC_L", "AQT ADC0 MUX"},
  24. {"AQT TX1_MUX", "DEC_R", "AQT ADC1 MUX"},
  25. {"AQT TX1_MUX", "DEC_V", "AQT ADC2 MUX"},
  26. {"AQT ADC0 MUX", "AMIC", "AQT AMIC0_MUX"},
  27. {"AQT ADC0 MUX", "ANC_FB0", "AQT ANC_FB_TUNE0"},
  28. {"AQT ADC0 MUX", "ANC_FB1", "AQT ANC_FB_TUNE1"},
  29. {"AQT ADC1 MUX", "AMIC", "AQT AMIC1_MUX"},
  30. {"AQT ADC1 MUX", "ANC_FB0", "AQT ANC_FB_TUNE0"},
  31. {"AQT ADC1 MUX", "ANC_FB1", "AQT ANC_FB_TUNE1"},
  32. {"AQT ADC2 MUX", "AMIC", "AQT AMIC2_MUX"},
  33. {"AQT ADC2 MUX", "ANC_FB0", "AQT ANC_FB_TUNE0"},
  34. {"AQT ADC2 MUX", "ANC_FB1", "AQT ANC_FB_TUNE1"},
  35. {"AQT AMIC0_MUX", "ADC_L", "AQT ADC_L"},
  36. {"AQT AMIC0_MUX", "ADC_R", "AQT ADC_R"},
  37. {"AQT AMIC0_MUX", "ADC_V", "AQT ADC_V"},
  38. {"AQT AMIC1_MUX", "ADC_L", "AQT ADC_L"},
  39. {"AQT AMIC1_MUX", "ADC_R", "AQT ADC_R"},
  40. {"AQT AMIC1_MUX", "ADC_V", "AQT ADC_V"},
  41. {"AQT AMIC2_MUX", "ADC_L", "AQT ADC_L"},
  42. {"AQT AMIC2_MUX", "ADC_R", "AQT ADC_R"},
  43. {"AQT AMIC2_MUX", "ADC_V", "AQT ADC_V"},
  44. {"AQT ADC_L", NULL, "AQT AMIC1"},
  45. {"AQT ADC_R", NULL, "AQT AMIC2"},
  46. {"AQT ADC_V", NULL, "AQT AMIC3"},
  47. {"AQT AMIC10_MUX", "ADC_L", "AQT ADC_L"},
  48. {"AQT AMIC10_MUX", "ADC_R", "AQT ADC_R"},
  49. {"AQT AMIC10_MUX", "ADC_V", "AQT ADC_V"},
  50. {"AQT AMIC11_MUX", "ADC_L", "AQT ADC_L"},
  51. {"AQT AMIC11_MUX", "ADC_R", "AQT ADC_R"},
  52. {"AQT AMIC11_MUX", "ADC_V", "AQT ADC_V"},
  53. {"AQT AMIC12_MUX", "ADC_L", "AQT ADC_L"},
  54. {"AQT AMIC12_MUX", "ADC_R", "AQT ADC_R"},
  55. {"AQT AMIC12_MUX", "ADC_V", "AQT ADC_V"},
  56. {"AQT AMIC13_MUX", "ADC_L", "AQT ADC_L"},
  57. {"AQT AMIC13_MUX", "ADC_R", "AQT ADC_R"},
  58. {"AQT AMIC13_MUX", "ADC_V", "AQT ADC_V"},
  59. {"AQT ANC OUT HPHL Enable", "Switch", "AQT AMIC10_MUX"},
  60. {"AQT ANC OUT HPHL Enable", "Switch", "AQT AMIC11_MUX"},
  61. {"AQT ANC OUT HPHR Enable", "Switch", "AQT AMIC12_MUX"},
  62. {"AQT ANC OUT HPHR Enable", "Switch", "AQT AMIC13_MUX"},
  63. {"AQT RX INT1 MIX2", NULL, "AQT ANC OUT HPHL Enable"},
  64. {"AQT RX INT2 MIX2", NULL, "AQT ANC OUT HPHR Enable"},
  65. {"AQT ANC0 FB MUX", "ANC_IN_HPHL", "AQT RX INT1 MIX2"},
  66. {"AQT ANC1 FB MUX", "ANC_IN_HPHR", "AQT RX INT2 MIX2"},
  67. {"AQT I2S_L RX", "AIF1_PB", "AQT AIF1 PB"},
  68. {"AQT I2S_R RX", "AIF1_PB", "AQT AIF1 PB"},
  69. {"AQT RX INT1_1 MUX", "I2S_L", "AQT I2S_L RX"},
  70. {"AQT RX INT1_1 MUX", "I2S_R", "AQT I2S_R RX"},
  71. {"AQT RX INT1_1 MUX", "DEC_L", "AQT ADC0 MUX"},
  72. {"AQT RX INT1_1 MUX", "DEC_R", "AQT ADC1 MUX"},
  73. {"AQT RX INT1_1 MUX", "DEC_V", "AQT ADC2 MUX"},
  74. {"AQT RX INT2_1 MUX", "I2S_L", "AQT I2S_L RX"},
  75. {"AQT RX INT2_1 MUX", "I2S_R", "AQT I2S_R RX"},
  76. {"AQT RX INT2_1 MUX", "DEC_L", "AQT ADC0 MUX"},
  77. {"AQT RX INT2_1 MUX", "DEC_R", "AQT ADC1 MUX"},
  78. {"AQT RX INT2_1 MUX", "DEC_V", "AQT ADC2 MUX"},
  79. {"AQT RX INT1_2 MUX", "I2S_L", "AQT I2S_L RX"},
  80. {"AQT RX INT1_2 MUX", "I2S_R", "AQT I2S_R RX"},
  81. {"AQT RX INT1_2 MUX", "DEC_L", "AQT ADC0 MUX"},
  82. {"AQT RX INT1_2 MUX", "DEC_R", "AQT ADC1 MUX"},
  83. {"AQT RX INT1_2 MUX", "DEC_V", "AQT ADC2 MUX"},
  84. {"AQT RX INT1_2 MUX", "IIR0", "AQT IIR0"},
  85. {"AQT RX INT2_2 MUX", "I2S_L", "AQT I2S_L RX"},
  86. {"AQT RX INT2_2 MUX", "I2S_R", "AQT I2S_R RX"},
  87. {"AQT RX INT2_2 MUX", "DEC_L", "AQT ADC0 MUX"},
  88. {"AQT RX INT2_2 MUX", "DEC_R", "AQT ADC1 MUX"},
  89. {"AQT RX INT2_2 MUX", "DEC_V", "AQT ADC2 MUX"},
  90. {"AQT RX INT2_2 MUX", "IIR0", "AQT IIR0"},
  91. {"AQT RX INT1_1 INTERP", NULL, "AQT RX INT1_1 MUX"},
  92. {"AQT RX INT1 MIX1", NULL, "AQT RX INT1_1 INTERP"},
  93. {"AQT RX INT1 MIX2", NULL, "AQT RX INT1 MIX1"},
  94. {"AQT RX INT1_2 INTERP", NULL, "AQT RX INT1_2 MUX"},
  95. {"AQT RX INT1 MIX1", NULL, "AQT RX INT1_2 INTERP"},
  96. {"AQT ASRC0 MUX", "ASRC_IN_HPHL", "AQT RX INT1_2 INTERP"},
  97. {"AQT RX INT1 MIX1", "HPHL Switch", "AQT ASRC0 MUX"},
  98. {"AQT RX INT2_1 INTERP", NULL, "AQT RX INT2_1 MUX"},
  99. {"AQT RX INT2 MIX1", NULL, "AQT RX INT2_1 INTERP"},
  100. {"AQT RX INT2 MIX2", NULL, "AQT RX INT2 MIX1"},
  101. {"AQT RX INT2_2 INTERP", NULL, "AQT RX INT2_2 MUX"},
  102. {"AQT RX INT2 MIX1", NULL, "AQT RX INT2_2 INTERP"},
  103. {"AQT ASRC1 MUX", "ASRC_IN_HPHR", "AQT RX INT2_2 INTERP"},
  104. {"AQT RX INT2 MIX1", "HPHR Switch", "AQT ASRC1 MUX"},
  105. {"AQT RX INT1 DEM MUX", "CLSH_DSM_OUT", "AQT RX INT1 MIX2"},
  106. {"AQT RX INT1 DAC", NULL, "AQT RX INT1 DEM MUX"},
  107. {"AQT RX INT1 DAC", NULL, "AQT RX_BIAS"},
  108. {"AQT HPHL PA", NULL, "AQT RX INT1 DAC"},
  109. {"AQT HPHL", NULL, "AQT HPHL PA"},
  110. {"AQT RX INT2 DEM MUX", "CLSH_DSM_OUT", "AQT RX INT2 MIX2"},
  111. {"AQT RX INT2 DAC", NULL, "AQT RX INT2 DEM MUX"},
  112. {"AQT RX INT2 DAC", NULL, "AQT RX_BIAS"},
  113. {"AQT HPHR PA", NULL, "AQT RX INT2 DAC"},
  114. {"AQT HPHR", NULL, "AQT HPHR PA"},
  115. {"AQT ANC HPHL PA", NULL, "AQT RX INT1 DAC"},
  116. {"AQT ANC HPHL", NULL, "AQT ANC HPHL PA"},
  117. {"AQT ANC HPHR PA", NULL, "AQT RX INT2 DAC"},
  118. {"AQT ANC HPHR", NULL, "AQT ANC HPHR PA"},
  119. {"AQT IIR0", NULL, "AQT TX_PATH2"},
  120. {"AQT SRC0", NULL, "AQT IIR0"},
  121. {"AQT RX INT1 MIX2", "SRC0", "AQT SRC0"},
  122. {"AQT RX INT2 MIX2", "SRC0", "AQT SRC0"},
  123. /* Native clk main path routing */
  124. {"AQT RX INT1_1 NATIVE MUX", "ON", "AQT RX INT1_1 MUX"},
  125. {"AQT RX INT1_1 INTERP", NULL, "AQT RX INT1_1 NATIVE MUX"},
  126. {"AQT RX INT1_1 NATIVE MUX", NULL, "AQT RX INT1 NATIVE SUPPLY"},
  127. {"AQT RX INT2_1 NATIVE MUX", "ON", "AQT RX INT2_1 MUX"},
  128. {"AQT RX INT2_1 INTERP", NULL, "AQT RX INT2_1 NATIVE MUX"},
  129. {"AQT RX INT2_1 NATIVE MUX", NULL, "AQT RX INT2 NATIVE SUPPLY"},
  130. };
  131. #endif