cfg_dp.h 54 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853
  1. /*
  2. * Copyright (c) 2018-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. /**
  20. * DOC: This file contains definitions of Data Path configuration.
  21. */
  22. #ifndef _CFG_DP_H_
  23. #define _CFG_DP_H_
  24. #include "cfg_define.h"
  25. #include "wlan_init_cfg.h"
  26. #define WLAN_CFG_MAX_CLIENTS 64
  27. #define WLAN_CFG_MAX_CLIENTS_MIN 8
  28. #define WLAN_CFG_MAX_CLIENTS_MAX 64
  29. /* Change this to a lower value to enforce scattered idle list mode */
  30. #define WLAN_CFG_MAX_ALLOC_SIZE 0x200000
  31. #define WLAN_CFG_MAX_ALLOC_SIZE_MIN 0x80000
  32. #define WLAN_CFG_MAX_ALLOC_SIZE_MAX 0x200000
  33. #if defined(QCA_LL_TX_FLOW_CONTROL_V2) || \
  34. defined(QCA_LL_PDEV_TX_FLOW_CONTROL)
  35. #define WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET 10
  36. #define WLAN_CFG_TX_FLOW_STOP_QUEUE_TH 15
  37. #else
  38. #define WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET 0
  39. #define WLAN_CFG_TX_FLOW_STOP_QUEUE_TH 0
  40. #endif
  41. #define WLAN_CFG_PER_PDEV_TX_RING_MIN 0
  42. #define WLAN_CFG_PER_PDEV_TX_RING_MAX 1
  43. #ifdef IPA_OFFLOAD
  44. /* Size of TCL TX Ring */
  45. #if defined(TX_TO_NPEERS_INC_TX_DESCS)
  46. #define WLAN_CFG_TX_RING_SIZE 2048
  47. #else
  48. #define WLAN_CFG_TX_RING_SIZE 1024
  49. #endif
  50. #define WLAN_CFG_IPA_TX_RING_SIZE_MIN 1024
  51. #define WLAN_CFG_IPA_TX_RING_SIZE 1024
  52. #define WLAN_CFG_IPA_TX_RING_SIZE_MAX 8096
  53. #define WLAN_CFG_IPA_TX_COMP_RING_SIZE_MIN 1024
  54. #define WLAN_CFG_IPA_TX_COMP_RING_SIZE 1024
  55. #define WLAN_CFG_IPA_TX_COMP_RING_SIZE_MAX 8096
  56. #ifdef IPA_WDI3_TX_TWO_PIPES
  57. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE_MIN 1024
  58. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE 1024
  59. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE_MAX 8096
  60. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MIN 1024
  61. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE 1024
  62. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MAX 8096
  63. #endif
  64. #define WLAN_CFG_PER_PDEV_TX_RING 0
  65. #define WLAN_CFG_IPA_UC_TX_BUF_SIZE 2048
  66. #define WLAN_CFG_IPA_UC_TX_PARTITION_BASE 3000
  67. #define WLAN_CFG_IPA_UC_RX_IND_RING_COUNT 1024
  68. #else
  69. #define WLAN_CFG_TX_RING_SIZE 512
  70. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  71. #define WLAN_CFG_PER_PDEV_TX_RING 1
  72. #else
  73. #define WLAN_CFG_PER_PDEV_TX_RING 0
  74. #endif
  75. #define WLAN_CFG_IPA_UC_TX_BUF_SIZE 0
  76. #define WLAN_CFG_IPA_UC_TX_PARTITION_BASE 0
  77. #define WLAN_CFG_IPA_UC_RX_IND_RING_COUNT 0
  78. #endif /* IPA_OFFLOAD */
  79. #define WLAN_CFG_TIME_CONTROL_BP 3000
  80. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  81. #define WLAN_CFG_PER_PDEV_RX_RING 0
  82. #define WLAN_CFG_PER_PDEV_LMAC_RING 0
  83. #define WLAN_LRO_ENABLE 0
  84. #ifdef QCA_WIFI_QCA6750
  85. #define WLAN_CFG_MAC_PER_TARGET 1
  86. #else
  87. #define WLAN_CFG_MAC_PER_TARGET 2
  88. #endif
  89. #if defined(TX_TO_NPEERS_INC_TX_DESCS)
  90. #define WLAN_CFG_TX_COMP_RING_SIZE 4096
  91. /* Tx Descriptor and Tx Extension Descriptor pool sizes */
  92. #define WLAN_CFG_NUM_TX_DESC 4096
  93. #define WLAN_CFG_NUM_TX_EXT_DESC 4096
  94. #else
  95. #define WLAN_CFG_TX_COMP_RING_SIZE 1024
  96. /* Tx Descriptor and Tx Extension Descriptor pool sizes */
  97. #define WLAN_CFG_NUM_TX_DESC 1024
  98. #define WLAN_CFG_NUM_TX_EXT_DESC 1024
  99. #endif
  100. /* Interrupt Mitigation - Batch threshold in terms of number of frames */
  101. #define WLAN_CFG_INT_BATCH_THRESHOLD_TX 1
  102. #define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER 1
  103. /* Interrupt Mitigation - Timer threshold in us */
  104. #define WLAN_CFG_INT_TIMER_THRESHOLD_TX 8
  105. #define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER 8
  106. #ifdef WLAN_DP_PER_RING_TYPE_CONFIG
  107. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX \
  108. WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING
  109. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX \
  110. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING
  111. #else
  112. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX 1
  113. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX 8
  114. #endif
  115. #endif /* WLAN_MAX_PDEVS */
  116. #ifdef NBUF_MEMORY_DEBUG
  117. #define WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT 0xFFFF
  118. #else
  119. #define WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT 0x1FFFF
  120. #endif
  121. #define WLAN_CFG_RX_PENDING_HL_THRESHOLD \
  122. WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT
  123. #define WLAN_CFG_RX_PENDING_HL_THRESHOLD_MIN 0
  124. #define WLAN_CFG_RX_PENDING_HL_THRESHOLD_MAX 0x200000
  125. #define WLAN_CFG_RX_PENDING_LO_THRESHOLD \
  126. WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT
  127. #define WLAN_CFG_RX_PENDING_LO_THRESHOLD_MIN 100
  128. #define WLAN_CFG_RX_PENDING_LO_THRESHOLD_MAX 0x200000
  129. #define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING 256
  130. #define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING 512
  131. #define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING 0
  132. #define WLAN_CFG_PER_PDEV_RX_RING_MIN 0
  133. #define WLAN_CFG_PER_PDEV_RX_RING_MAX 0
  134. #define WLAN_CFG_PER_PDEV_LMAC_RING_MIN 0
  135. #define WLAN_CFG_PER_PDEV_LMAC_RING_MAX 1
  136. #define WLAN_CFG_TX_RING_SIZE_MIN 512
  137. #define WLAN_CFG_TX_RING_SIZE_MAX 0x80000
  138. #define WLAN_CFG_TIME_CONTROL_BP_MIN 3000
  139. #define WLAN_CFG_TIME_CONTROL_BP_MAX 1800000
  140. #define WLAN_CFG_TX_COMP_RING_SIZE_MIN 512
  141. #define WLAN_CFG_TX_COMP_RING_SIZE_MAX 0x80000
  142. #define WLAN_CFG_NUM_TX_DESC_MIN 16
  143. #define WLAN_CFG_NUM_TX_DESC_MAX 0x10000
  144. #define WLAN_CFG_NUM_TX_EXT_DESC_MIN 16
  145. #define WLAN_CFG_NUM_TX_EXT_DESC_MAX 0x80000
  146. #define WLAN_CFG_INT_BATCH_THRESHOLD_TX_MIN 1
  147. #define WLAN_CFG_INT_BATCH_THRESHOLD_TX_MAX 256
  148. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX_MIN 0
  149. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX_MAX 128
  150. #define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING_MIN 1
  151. #define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING_MAX 128
  152. #define WLAN_CFG_INT_BATCH_THRESHOLD_WBM_RELEASE_RING_MIN 1
  153. #define WLAN_CFG_INT_BATCH_THRESHOLD_WBM_RELEASE_RING_MAX 128
  154. #define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MIN 1
  155. #define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MAX 1
  156. #define WLAN_CFG_INT_TIMER_THRESHOLD_TX_MIN 8
  157. #define WLAN_CFG_INT_TIMER_THRESHOLD_TX_MAX 1000
  158. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX_MIN 8
  159. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX_MAX 500
  160. #define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MIN 8
  161. #define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MAX 1000
  162. #define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MIN 8
  163. #define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MAX 512
  164. #define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MIN 8
  165. #define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MAX 500
  166. #define WLAN_CFG_NSS_TX_COMP_RING_SIZE 0x2000
  167. #define WLAN_CFG_NSS_TX_COMP_RING_SIZE_MIN 0x2000
  168. #define WLAN_CFG_NSS_TX_COMP_RING_SIZE_MAX 0xc000
  169. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  170. /* Per vdev pools */
  171. #define WLAN_CFG_NUM_TX_DESC_POOL 3
  172. #define WLAN_CFG_NUM_TXEXT_DESC_POOL 3
  173. #else /* QCA_LL_TX_FLOW_CONTROL_V2 */
  174. #ifdef TX_PER_PDEV_DESC_POOL
  175. #define WLAN_CFG_NUM_TX_DESC_POOL MAX_PDEV_CNT
  176. #define WLAN_CFG_NUM_TXEXT_DESC_POOL MAX_PDEV_CNT
  177. #else /* TX_PER_PDEV_DESC_POOL */
  178. #define WLAN_CFG_NUM_TX_DESC_POOL 3
  179. #define WLAN_CFG_NUM_TXEXT_DESC_POOL 3
  180. #endif /* TX_PER_PDEV_DESC_POOL */
  181. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  182. #define WLAN_CFG_NUM_TXEXT_DESC_POOL_MIN 1
  183. #define WLAN_CFG_NUM_TXEXT_DESC_POOL_MAX 4
  184. #define WLAN_CFG_HTT_PKT_TYPE 2
  185. #define WLAN_CFG_HTT_PKT_TYPE_MIN 2
  186. #define WLAN_CFG_HTT_PKT_TYPE_MAX 2
  187. #define WLAN_CFG_MAX_PEER_ID 64
  188. #define WLAN_CFG_MAX_PEER_ID_MIN 64
  189. #define WLAN_CFG_MAX_PEER_ID_MAX 64
  190. #define WLAN_CFG_RX_DEFRAG_TIMEOUT 100
  191. #define WLAN_CFG_RX_DEFRAG_TIMEOUT_MIN 100
  192. #define WLAN_CFG_RX_DEFRAG_TIMEOUT_MAX 100
  193. #define WLAN_CFG_NUM_TCL_DATA_RINGS 3
  194. #define WLAN_CFG_NUM_TCL_DATA_RINGS_MIN 1
  195. #define WLAN_CFG_NUM_TCL_DATA_RINGS_MAX MAX_TCL_DATA_RINGS
  196. #define WLAN_CFG_NUM_TX_COMP_RINGS WLAN_CFG_NUM_TCL_DATA_RINGS
  197. #define WLAN_CFG_NUM_TX_COMP_RINGS_MIN WLAN_CFG_NUM_TCL_DATA_RINGS_MIN
  198. #define WLAN_CFG_NUM_TX_COMP_RINGS_MAX WLAN_CFG_NUM_TCL_DATA_RINGS_MAX
  199. #if defined(CONFIG_BERYLLIUM)
  200. #define WLAN_CFG_NUM_REO_DEST_RING 8
  201. #else
  202. #define WLAN_CFG_NUM_REO_DEST_RING 4
  203. #endif
  204. #define WLAN_CFG_NUM_REO_DEST_RING_MIN 4
  205. #define WLAN_CFG_NUM_REO_DEST_RING_MAX MAX_REO_DEST_RINGS
  206. #define WLAN_CFG_NSS_NUM_TCL_DATA_RINGS 2
  207. #define WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MIN 1
  208. #define WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MAX 3
  209. #define WLAN_CFG_NSS_NUM_REO_DEST_RING 2
  210. #define WLAN_CFG_NSS_NUM_REO_DEST_RING_MIN 1
  211. #define WLAN_CFG_NSS_NUM_REO_DEST_RING_MAX 3
  212. #define WLAN_CFG_WBM_RELEASE_RING_SIZE 1024
  213. #define WLAN_CFG_WBM_RELEASE_RING_SIZE_MIN 64
  214. #define WLAN_CFG_WBM_RELEASE_RING_SIZE_MAX 1024
  215. #define WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE 512
  216. #define WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MIN 32
  217. #define WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MAX 512
  218. #define WLAN_CFG_TCL_STATUS_RING_SIZE 32
  219. #define WLAN_CFG_TCL_STATUS_RING_SIZE_MIN 32
  220. #define WLAN_CFG_TCL_STATUS_RING_SIZE_MAX 32
  221. #if defined(QCA_WIFI_QCA6290)
  222. #define WLAN_CFG_REO_DST_RING_SIZE 1024
  223. #else
  224. #define WLAN_CFG_REO_DST_RING_SIZE 2048
  225. #endif
  226. #define WLAN_CFG_REO_DST_RING_SIZE_MIN 8
  227. #define WLAN_CFG_REO_DST_RING_SIZE_MAX 8192
  228. #define WLAN_CFG_REO_REINJECT_RING_SIZE 128
  229. #define WLAN_CFG_REO_REINJECT_RING_SIZE_MIN 32
  230. #define WLAN_CFG_REO_REINJECT_RING_SIZE_MAX 128
  231. #define WLAN_CFG_RX_RELEASE_RING_SIZE 1024
  232. #define WLAN_CFG_RX_RELEASE_RING_SIZE_MIN 8
  233. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  234. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_KIWI)
  235. #define WLAN_CFG_RX_RELEASE_RING_SIZE_MAX 1024
  236. #else
  237. #define WLAN_CFG_RX_RELEASE_RING_SIZE_MAX 32768
  238. #endif
  239. #define WLAN_CFG_REO_EXCEPTION_RING_SIZE 256
  240. #define WLAN_CFG_REO_EXCEPTION_RING_SIZE_MIN 128
  241. #define WLAN_CFG_REO_EXCEPTION_RING_SIZE_MAX 512
  242. #define WLAN_CFG_REO_CMD_RING_SIZE 128
  243. #define WLAN_CFG_REO_CMD_RING_SIZE_MIN 64
  244. #define WLAN_CFG_REO_CMD_RING_SIZE_MAX 128
  245. #define WLAN_CFG_REO_STATUS_RING_SIZE 256
  246. #define WLAN_CFG_REO_STATUS_RING_SIZE_MIN 128
  247. #define WLAN_CFG_REO_STATUS_RING_SIZE_MAX 2048
  248. #define WLAN_CFG_RXDMA_BUF_RING_SIZE 1024
  249. #define WLAN_CFG_RXDMA_BUF_RING_SIZE_MIN 1024
  250. #define WLAN_CFG_RXDMA_BUF_RING_SIZE_MAX 4096
  251. #define WLAN_CFG_RXDMA_REFILL_RING_SIZE 4096
  252. #define WLAN_CFG_RXDMA_REFILL_RING_SIZE_MIN 16
  253. #define WLAN_CFG_RXDMA_REFILL_RING_SIZE_MAX 16384
  254. #define WLAN_CFG_TX_DESC_LIMIT_0 0
  255. #define WLAN_CFG_TX_DESC_LIMIT_0_MIN 4096
  256. #define WLAN_CFG_TX_DESC_LIMIT_0_MAX 32768
  257. #define WLAN_CFG_TX_DESC_LIMIT_1 0
  258. #define WLAN_CFG_TX_DESC_LIMIT_1_MIN 4096
  259. #define WLAN_CFG_TX_DESC_LIMIT_1_MAX 32768
  260. #define WLAN_CFG_TX_DESC_LIMIT_2 0
  261. #define WLAN_CFG_TX_DESC_LIMIT_2_MIN 4096
  262. #define WLAN_CFG_TX_DESC_LIMIT_2_MAX 32768
  263. #define WLAN_CFG_TX_DEVICE_LIMIT 65536
  264. #define WLAN_CFG_TX_DEVICE_LIMIT_MIN 16384
  265. #define WLAN_CFG_TX_DEVICE_LIMIT_MAX 65536
  266. #define WLAN_CFG_TX_SW_INTERNODE_QUEUE 1024
  267. #define WLAN_CFG_TX_SW_INTERNODE_QUEUE_MIN 128
  268. #define WLAN_CFG_TX_SW_INTERNODE_QUEUE_MAX 1024
  269. #define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE 4096
  270. #define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MIN 16
  271. #define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MAX 8192
  272. #define WLAN_CFG_TX_MONITOR_BUF_RING_SIZE 4096
  273. #define WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MIN 16
  274. #define WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MAX 8192
  275. #define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE 2048
  276. #define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MIN 48
  277. #define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MAX 8192
  278. #define WLAN_CFG_TX_MONITOR_DST_RING_SIZE 2048
  279. #define WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MIN 48
  280. #define WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MAX 8192
  281. #define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE 1024
  282. #define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MIN 16
  283. #define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MAX 8192
  284. #define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE 4096
  285. #define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MIN 4096
  286. #define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MAX 16384
  287. #define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE 1024
  288. #define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MIN 1024
  289. #define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MAX 8192
  290. #define WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE 32
  291. #define WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MIN 0
  292. #define WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MAX 256
  293. /**
  294. * Allocate as many RX descriptors as buffers in the SW2RXDMA
  295. * ring. This value may need to be tuned later.
  296. */
  297. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  298. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE 1
  299. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN 1
  300. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX 1
  301. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE 4096
  302. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN 1024
  303. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX 16384
  304. /**
  305. * For low memory AP cases using 1 will reduce the rx descriptors memory req
  306. */
  307. #elif defined(QCA_LOWMEM_CONFIG) || defined(QCA_512M_CONFIG)
  308. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE 1
  309. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN 1
  310. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX 3
  311. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE 4096
  312. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN 1024
  313. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX 16384
  314. /**
  315. * AP use cases need to allocate more RX Descriptors than the number of
  316. * entries available in the SW2RXDMA buffer replenish ring. This is to account
  317. * for frames sitting in REO queues, HW-HW DMA rings etc. Hence using a
  318. * multiplication factor of 3, to allocate three times as many RX descriptors
  319. * as RX buffers.
  320. */
  321. #else
  322. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE 3
  323. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN 1
  324. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX 3
  325. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE 12288
  326. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN 4096
  327. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX 16384
  328. #endif
  329. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE 16384
  330. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MIN 1
  331. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MAX 16384
  332. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_DEFAULT 128
  333. #define WLAN_CFG_PKTLOG_BUFFER_SIZE 10
  334. #define WLAN_CFG_PKTLOG_MIN_BUFFER_SIZE 1
  335. #define WLAN_CFG_PKTLOG_MAX_BUFFER_SIZE 10
  336. #ifdef IPA_OFFLOAD
  337. #define WLAN_CFG_NUM_REO_RINGS_MAP 0x7
  338. #else
  339. #define WLAN_CFG_NUM_REO_RINGS_MAP 0xF
  340. #endif
  341. #define WLAN_CFG_NUM_REO_RINGS_MAP_MIN 0x1
  342. #if defined(CONFIG_BERYLLIUM)
  343. #define WLAN_CFG_NUM_REO_RINGS_MAP_MAX 0xFF
  344. #else
  345. #define WLAN_CFG_NUM_REO_RINGS_MAP_MAX 0xF
  346. #endif
  347. #define WLAN_CFG_RADIO_0_DEFAULT_REO 0x1
  348. #define WLAN_CFG_RADIO_1_DEFAULT_REO 0x2
  349. #define WLAN_CFG_RADIO_2_DEFAULT_REO 0x3
  350. #define WLAN_CFG_RADIO_DEFAULT_REO_MIN 0x1
  351. #define WLAN_CFG_RADIO_DEFAULT_REO_MAX 0x4
  352. #define WLAN_CFG_REO2PPE_RING_SIZE 2048
  353. #define WLAN_CFG_REO2PPE_RING_SIZE_MIN 64
  354. #define WLAN_CFG_REO2PPE_RING_SIZE_MAX 16384
  355. #define WLAN_CFG_PPE2TCL_RING_SIZE 1024
  356. #define WLAN_CFG_PPE2TCL_RING_SIZE_MIN 64
  357. #define WLAN_CFG_PPE2TCL_RING_SIZE_MAX 1024
  358. #define WLAN_CFG_PPE_RELEASE_RING_SIZE 1024
  359. #define WLAN_CFG_PPE_RELEASE_RING_SIZE_MIN 64
  360. #define WLAN_CFG_PPE_RELEASE_RING_SIZE_MAX 1024
  361. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  362. #define WLAN_CFG_MLO_RX_RING_MAP 0x7
  363. #define WLAN_CFG_MLO_RX_RING_MAP_MIN 0x0
  364. #define WLAN_CFG_MLO_RX_RING_MAP_MAX 0xFF
  365. #endif
  366. #define WLAN_CFG_TX_CAPT_MAX_MEM_MIN 0
  367. #define WLAN_CFG_TX_CAPT_MAX_MEM_MAX 512
  368. #define WLAN_CFG_TX_CAPT_MAX_MEM_DEFAULT 0
  369. #define CFG_DP_MPDU_RETRY_THRESHOLD_MIN 0
  370. #define CFG_DP_MPDU_RETRY_THRESHOLD_MAX 255
  371. #define CFG_DP_MPDU_RETRY_THRESHOLD 0
  372. #define WLAN_CFG_DP_NAPI_SCALE_FACTOR 0
  373. #define WLAN_CFG_DP_NAPI_SCALE_FACTOR_MIN 0
  374. #define WLAN_CFG_DP_NAPI_SCALE_FACTOR_MAX 4
  375. #ifdef CONFIG_SAWF_STATS
  376. #define WLAN_CFG_SAWF_STATS 0x0
  377. #define WLAN_CFG_SAWF_STATS_MIN 0x0
  378. #define WLAN_CFG_SAWF_STATS_MAX 0x7
  379. #endif
  380. /*
  381. * <ini>
  382. * "dp_tx_capt_max_mem_mb"- maximum memory used by Tx capture
  383. * @Min: 0
  384. * @Max: 512 MB
  385. * @Default: 0 (disabled)
  386. *
  387. * This ini entry is used to set a max limit beyond which frames
  388. * are dropped by Tx capture. User needs to set a non-zero value
  389. * to enable it.
  390. *
  391. * Usage: External
  392. *
  393. * </ini>
  394. */
  395. #define CFG_DP_TX_CAPT_MAX_MEM_MB \
  396. CFG_INI_UINT("dp_tx_capt_max_mem_mb", \
  397. WLAN_CFG_TX_CAPT_MAX_MEM_MIN, \
  398. WLAN_CFG_TX_CAPT_MAX_MEM_MAX, \
  399. WLAN_CFG_TX_CAPT_MAX_MEM_DEFAULT, \
  400. CFG_VALUE_OR_DEFAULT, "Max Memory (in MB) used by Tx Capture")
  401. /* DP INI Declarations */
  402. #define CFG_DP_HTT_PACKET_TYPE \
  403. CFG_INI_UINT("dp_htt_packet_type", \
  404. WLAN_CFG_HTT_PKT_TYPE_MIN, \
  405. WLAN_CFG_HTT_PKT_TYPE_MAX, \
  406. WLAN_CFG_HTT_PKT_TYPE, \
  407. CFG_VALUE_OR_DEFAULT, "DP HTT packet type")
  408. #define CFG_DP_INT_BATCH_THRESHOLD_OTHER \
  409. CFG_INI_UINT("dp_int_batch_threshold_other", \
  410. WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MIN, \
  411. WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MAX, \
  412. WLAN_CFG_INT_BATCH_THRESHOLD_OTHER, \
  413. CFG_VALUE_OR_DEFAULT, "DP INT batch threshold Other")
  414. #define CFG_DP_INT_BATCH_THRESHOLD_RX \
  415. CFG_INI_UINT("dp_int_batch_threshold_rx", \
  416. WLAN_CFG_INT_BATCH_THRESHOLD_RX_MIN, \
  417. WLAN_CFG_INT_BATCH_THRESHOLD_RX_MAX, \
  418. WLAN_CFG_INT_BATCH_THRESHOLD_RX, \
  419. CFG_VALUE_OR_DEFAULT, "DP INT batch threshold Rx")
  420. #define CFG_DP_INT_BATCH_THRESHOLD_TX \
  421. CFG_INI_UINT("dp_int_batch_threshold_tx", \
  422. WLAN_CFG_INT_BATCH_THRESHOLD_TX_MIN, \
  423. WLAN_CFG_INT_BATCH_THRESHOLD_TX_MAX, \
  424. WLAN_CFG_INT_BATCH_THRESHOLD_TX, \
  425. CFG_VALUE_OR_DEFAULT, "DP INT threshold Tx")
  426. #define CFG_DP_INT_TIMER_THRESHOLD_OTHER \
  427. CFG_INI_UINT("dp_int_timer_threshold_other", \
  428. WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MIN, \
  429. WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MAX, \
  430. WLAN_CFG_INT_TIMER_THRESHOLD_OTHER, \
  431. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Other")
  432. #define CFG_DP_INT_TIMER_THRESHOLD_RX \
  433. CFG_INI_UINT("dp_int_timer_threshold_rx", \
  434. WLAN_CFG_INT_TIMER_THRESHOLD_RX_MIN, \
  435. WLAN_CFG_INT_TIMER_THRESHOLD_RX_MAX, \
  436. WLAN_CFG_INT_TIMER_THRESHOLD_RX, \
  437. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Rx")
  438. #define CFG_DP_INT_TIMER_THRESHOLD_REO_RING \
  439. CFG_INI_UINT("dp_int_timer_threshold_reo_ring", \
  440. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MIN, \
  441. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MAX, \
  442. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING, \
  443. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Reo ring")
  444. #define CFG_DP_INT_TIMER_THRESHOLD_WBM_RELEASE_RING \
  445. CFG_INI_UINT("dp_int_timer_threshold_wbm_release_ring", \
  446. WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MIN, \
  447. WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MAX, \
  448. WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING, \
  449. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold wbm release ring")
  450. #define CFG_DP_INT_TIMER_THRESHOLD_TX \
  451. CFG_INI_UINT("dp_int_timer_threshold_tx", \
  452. WLAN_CFG_INT_TIMER_THRESHOLD_TX_MIN, \
  453. WLAN_CFG_INT_TIMER_THRESHOLD_TX_MAX, \
  454. WLAN_CFG_INT_TIMER_THRESHOLD_TX, \
  455. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Tx")
  456. #define CFG_DP_MAX_ALLOC_SIZE \
  457. CFG_INI_UINT("dp_max_alloc_size", \
  458. WLAN_CFG_MAX_ALLOC_SIZE_MIN, \
  459. WLAN_CFG_MAX_ALLOC_SIZE_MAX, \
  460. WLAN_CFG_MAX_ALLOC_SIZE, \
  461. CFG_VALUE_OR_DEFAULT, "DP Max Alloc Size")
  462. #define CFG_DP_MAX_CLIENTS \
  463. CFG_INI_UINT("dp_max_clients", \
  464. WLAN_CFG_MAX_CLIENTS_MIN, \
  465. WLAN_CFG_MAX_CLIENTS_MAX, \
  466. WLAN_CFG_MAX_CLIENTS, \
  467. CFG_VALUE_OR_DEFAULT, "DP Max Clients")
  468. #define CFG_DP_MAX_PEER_ID \
  469. CFG_INI_UINT("dp_max_peer_id", \
  470. WLAN_CFG_MAX_PEER_ID_MIN, \
  471. WLAN_CFG_MAX_PEER_ID_MAX, \
  472. WLAN_CFG_MAX_PEER_ID, \
  473. CFG_VALUE_OR_DEFAULT, "DP Max Peer ID")
  474. #define CFG_DP_REO_DEST_RINGS \
  475. CFG_INI_UINT("dp_reo_dest_rings", \
  476. WLAN_CFG_NUM_REO_DEST_RING_MIN, \
  477. WLAN_CFG_NUM_REO_DEST_RING_MAX, \
  478. WLAN_CFG_NUM_REO_DEST_RING, \
  479. CFG_VALUE_OR_DEFAULT, "DP REO Destination Rings")
  480. #define CFG_DP_TX_COMP_RINGS \
  481. CFG_INI_UINT("dp_tx_comp_rings", \
  482. WLAN_CFG_NUM_TX_COMP_RINGS_MIN, \
  483. WLAN_CFG_NUM_TX_COMP_RINGS_MAX, \
  484. WLAN_CFG_NUM_TX_COMP_RINGS, \
  485. CFG_VALUE_OR_DEFAULT, "DP Tx Comp Rings")
  486. #define CFG_DP_TCL_DATA_RINGS \
  487. CFG_INI_UINT("dp_tcl_data_rings", \
  488. WLAN_CFG_NUM_TCL_DATA_RINGS_MIN, \
  489. WLAN_CFG_NUM_TCL_DATA_RINGS_MAX, \
  490. WLAN_CFG_NUM_TCL_DATA_RINGS, \
  491. CFG_VALUE_OR_DEFAULT, "DP TCL Data Rings")
  492. #define CFG_DP_NSS_REO_DEST_RINGS \
  493. CFG_INI_UINT("dp_nss_reo_dest_rings", \
  494. WLAN_CFG_NSS_NUM_REO_DEST_RING_MIN, \
  495. WLAN_CFG_NSS_NUM_REO_DEST_RING_MAX, \
  496. WLAN_CFG_NSS_NUM_REO_DEST_RING, \
  497. CFG_VALUE_OR_DEFAULT, "DP NSS REO Destination Rings")
  498. #define CFG_DP_NSS_TCL_DATA_RINGS \
  499. CFG_INI_UINT("dp_nss_tcl_data_rings", \
  500. WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MIN, \
  501. WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MAX, \
  502. WLAN_CFG_NSS_NUM_TCL_DATA_RINGS, \
  503. CFG_VALUE_OR_DEFAULT, "DP NSS TCL Data Rings")
  504. #define CFG_DP_TX_DESC \
  505. CFG_INI_UINT("dp_tx_desc", \
  506. WLAN_CFG_NUM_TX_DESC_MIN, \
  507. WLAN_CFG_NUM_TX_DESC_MAX, \
  508. WLAN_CFG_NUM_TX_DESC, \
  509. CFG_VALUE_OR_DEFAULT, "DP Tx Descriptors")
  510. #define CFG_DP_TX_EXT_DESC \
  511. CFG_INI_UINT("dp_tx_ext_desc", \
  512. WLAN_CFG_NUM_TX_EXT_DESC_MIN, \
  513. WLAN_CFG_NUM_TX_EXT_DESC_MAX, \
  514. WLAN_CFG_NUM_TX_EXT_DESC, \
  515. CFG_VALUE_OR_DEFAULT, "DP Tx Ext Descriptors")
  516. #define CFG_DP_TX_EXT_DESC_POOLS \
  517. CFG_INI_UINT("dp_tx_ext_desc_pool", \
  518. WLAN_CFG_NUM_TXEXT_DESC_POOL_MIN, \
  519. WLAN_CFG_NUM_TXEXT_DESC_POOL_MAX, \
  520. WLAN_CFG_NUM_TXEXT_DESC_POOL, \
  521. CFG_VALUE_OR_DEFAULT, "DP Tx Ext Descriptors Pool")
  522. #define CFG_DP_PDEV_RX_RING \
  523. CFG_INI_UINT("dp_pdev_rx_ring", \
  524. WLAN_CFG_PER_PDEV_RX_RING_MIN, \
  525. WLAN_CFG_PER_PDEV_RX_RING_MAX, \
  526. WLAN_CFG_PER_PDEV_RX_RING, \
  527. CFG_VALUE_OR_DEFAULT, "DP PDEV Rx Ring")
  528. #define CFG_DP_PDEV_TX_RING \
  529. CFG_INI_UINT("dp_pdev_tx_ring", \
  530. WLAN_CFG_PER_PDEV_TX_RING_MIN, \
  531. WLAN_CFG_PER_PDEV_TX_RING_MAX, \
  532. WLAN_CFG_PER_PDEV_TX_RING, \
  533. CFG_VALUE_OR_DEFAULT, \
  534. "DP PDEV Tx Ring")
  535. #define CFG_DP_RX_DEFRAG_TIMEOUT \
  536. CFG_INI_UINT("dp_rx_defrag_timeout", \
  537. WLAN_CFG_RX_DEFRAG_TIMEOUT_MIN, \
  538. WLAN_CFG_RX_DEFRAG_TIMEOUT_MAX, \
  539. WLAN_CFG_RX_DEFRAG_TIMEOUT, \
  540. CFG_VALUE_OR_DEFAULT, "DP Rx Defrag Timeout")
  541. #define CFG_DP_TX_COMPL_RING_SIZE \
  542. CFG_INI_UINT("dp_tx_compl_ring_size", \
  543. WLAN_CFG_TX_COMP_RING_SIZE_MIN, \
  544. WLAN_CFG_TX_COMP_RING_SIZE_MAX, \
  545. WLAN_CFG_TX_COMP_RING_SIZE, \
  546. CFG_VALUE_OR_DEFAULT, "DP Tx Completion Ring Size")
  547. #define CFG_DP_TX_RING_SIZE \
  548. CFG_INI_UINT("dp_tx_ring_size", \
  549. WLAN_CFG_TX_RING_SIZE_MIN,\
  550. WLAN_CFG_TX_RING_SIZE_MAX,\
  551. WLAN_CFG_TX_RING_SIZE,\
  552. CFG_VALUE_OR_DEFAULT, "DP Tx Ring Size")
  553. #define CFG_DP_NSS_COMP_RING_SIZE \
  554. CFG_INI_UINT("dp_nss_comp_ring_size", \
  555. WLAN_CFG_NSS_TX_COMP_RING_SIZE_MIN, \
  556. WLAN_CFG_NSS_TX_COMP_RING_SIZE_MAX, \
  557. WLAN_CFG_NSS_TX_COMP_RING_SIZE, \
  558. CFG_VALUE_OR_DEFAULT, "DP NSS completion Ring Size")
  559. #define CFG_DP_PDEV_LMAC_RING \
  560. CFG_INI_UINT("dp_pdev_lmac_ring", \
  561. WLAN_CFG_PER_PDEV_LMAC_RING_MIN, \
  562. WLAN_CFG_PER_PDEV_LMAC_RING_MAX, \
  563. WLAN_CFG_PER_PDEV_LMAC_RING, \
  564. CFG_VALUE_OR_DEFAULT, "DP pdev LMAC ring")
  565. #define CFG_DP_TIME_CONTROL_BP \
  566. CFG_INI_UINT("dp_time_control_bp", \
  567. WLAN_CFG_TIME_CONTROL_BP_MIN,\
  568. WLAN_CFG_TIME_CONTROL_BP_MAX,\
  569. WLAN_CFG_TIME_CONTROL_BP,\
  570. CFG_VALUE_OR_DEFAULT, "DP time control back pressure")
  571. #ifdef CONFIG_SAWF_STATS
  572. #define CFG_DP_SAWF_STATS \
  573. CFG_INI_UINT("dp_sawf_stats", \
  574. WLAN_CFG_SAWF_STATS_MIN,\
  575. WLAN_CFG_SAWF_STATS_MAX,\
  576. WLAN_CFG_SAWF_STATS,\
  577. CFG_VALUE_OR_DEFAULT, "DP sawf stats config")
  578. #define CFG_DP_SAWF_STATS_CONFIG CFG(CFG_DP_SAWF_STATS)
  579. #else
  580. #define CFG_DP_SAWF_STATS_CONFIG
  581. #endif
  582. /*
  583. * <ini>
  584. * dp_rx_pending_hl_threshold - High threshold of frame number to start
  585. * frame dropping scheme
  586. * @Min: 0
  587. * @Max: 524288
  588. * @Default: 393216
  589. *
  590. * This ini entry is used to set a high limit threshold to start frame
  591. * dropping scheme
  592. *
  593. * Usage: External
  594. *
  595. * </ini>
  596. */
  597. #define CFG_DP_RX_PENDING_HL_THRESHOLD \
  598. CFG_INI_UINT("dp_rx_pending_hl_threshold", \
  599. WLAN_CFG_RX_PENDING_HL_THRESHOLD_MIN, \
  600. WLAN_CFG_RX_PENDING_HL_THRESHOLD_MAX, \
  601. WLAN_CFG_RX_PENDING_HL_THRESHOLD, \
  602. CFG_VALUE_OR_DEFAULT, "DP rx pending hl threshold")
  603. /*
  604. * <ini>
  605. * dp_rx_pending_lo_threshold - Low threshold of frame number to stop
  606. * frame dropping scheme
  607. * @Min: 100
  608. * @Max: 524288
  609. * @Default: 393216
  610. *
  611. * This ini entry is used to set a low limit threshold to stop frame
  612. * dropping scheme
  613. *
  614. * Usage: External
  615. *
  616. * </ini>
  617. */
  618. #define CFG_DP_RX_PENDING_LO_THRESHOLD \
  619. CFG_INI_UINT("dp_rx_pending_lo_threshold", \
  620. WLAN_CFG_RX_PENDING_LO_THRESHOLD_MIN, \
  621. WLAN_CFG_RX_PENDING_LO_THRESHOLD_MAX, \
  622. WLAN_CFG_RX_PENDING_LO_THRESHOLD, \
  623. CFG_VALUE_OR_DEFAULT, "DP rx pending lo threshold")
  624. #define CFG_DP_BASE_HW_MAC_ID \
  625. CFG_INI_UINT("dp_base_hw_macid", \
  626. 0, 1, 1, \
  627. CFG_VALUE_OR_DEFAULT, "DP Base HW Mac ID")
  628. #define CFG_DP_RX_HASH \
  629. CFG_INI_BOOL("dp_rx_hash", true, \
  630. "DP Rx Hash")
  631. #define CFG_DP_TSO \
  632. CFG_INI_BOOL("TSOEnable", false, \
  633. "DP TSO Enabled")
  634. #define CFG_DP_LRO \
  635. CFG_INI_BOOL("LROEnable", WLAN_LRO_ENABLE, \
  636. "DP LRO Enable")
  637. #ifdef WLAN_USE_CONFIG_PARAMS
  638. /*
  639. * <ini>
  640. * dp_tx_desc_use_512p - Use 512M tx descriptor size
  641. * @Min: 0
  642. * @Max: 1
  643. * @Default: 0
  644. *
  645. * This ini entry is used as flag to use 512M tx descriptor size or not
  646. *
  647. * Usage: Internal
  648. *
  649. * </ini>
  650. */
  651. #define CFG_DP_TX_DESC_512P \
  652. CFG_INI_BOOL("dp_tx_desc_use_512p", false, \
  653. "DP TX DESC PINE SPECIFIC")
  654. /*
  655. * <ini>
  656. * dp_nss_3radio_ring - Use 3 Radio NSS comp ring size
  657. * @Min: 0
  658. * @Max: 1
  659. * @Default: 0
  660. *
  661. * This ini entry is used as flag to use 3 Radio NSS com ring size or not
  662. *
  663. * Usage: Internal
  664. *
  665. * </ini>
  666. */
  667. #define CFG_DP_NSS_3RADIO_RING \
  668. CFG_INI_BOOL("dp_nss_3radio_ring", false, \
  669. "DP NSS 3 RADIO RING SIZE")
  670. /*
  671. * <ini>
  672. * dp_mon_ring_per_512M - Update monitor status ring as 512M profile
  673. * @Min: 0
  674. * @Max: 1
  675. * @Default: 0
  676. *
  677. * This ini entry is used as flag to update monitor status ring as 512M profile
  678. *
  679. * Usage: Internal
  680. *
  681. * </ini>
  682. */
  683. #define CFG_DP_MON_STATUS_512M \
  684. CFG_INI_BOOL("dp_mon_ring_per_512M", false, \
  685. "DP MON STATUS RING SIZE PER 512M PROFILE")
  686. /*
  687. * <ini>
  688. * dp_mon_2chain_ring - Reduce monitor rings size as for 2 Chains case
  689. * @Min: 0
  690. * @Max: 1
  691. * @Default: 0
  692. *
  693. * This ini entry is used as flag to reduce monitor rings size as those used
  694. * in case of 2 Tx/RxChains
  695. *
  696. * Usage: Internal
  697. *
  698. * </ini>
  699. */
  700. #define CFG_DP_MON_2CHAIN_RING \
  701. CFG_INI_BOOL("dp_mon_2chain_ring", false, \
  702. "DP MON UPDATE RINGS FOR 2CHAIN")
  703. /*
  704. * <ini>
  705. * dp_mon_4chain_ring - Update monitor rings size for 4 Chains case
  706. * @Min: 0
  707. * @Max: 1
  708. * @Default: 0
  709. *
  710. * This ini entry is used as flag to reduce monitor rings size as those used
  711. * in case of 4 Tx/RxChains
  712. *
  713. * Usage: Internal
  714. *
  715. * </ini>
  716. */
  717. #define CFG_DP_MON_4CHAIN_RING \
  718. CFG_INI_BOOL("dp_mon_4chain_ring", false, \
  719. "DP MON UPDATE RINGS FOR 4CHAIN")
  720. /*
  721. * <ini>
  722. * dp_4radip_rdp_reo - Update RDP REO map based on 4 radio config
  723. * @Min: 0
  724. * @Max: 1
  725. * @Default: 0
  726. *
  727. * This ini entry is used as flag to update RDP reo map based on 4 Radio config
  728. *
  729. * Usage: Internal
  730. *
  731. * </ini>
  732. */
  733. #define CFG_DP_4RADIO_RDP_REO \
  734. CFG_INI_BOOL("dp_nss_4radio_rdp_reo", \
  735. false, "Update REO destination mapping for 4radio")
  736. #define CFG_DP_INI_SECTION_PARAMS \
  737. CFG(CFG_DP_NSS_3RADIO_RING) \
  738. CFG(CFG_DP_TX_DESC_512P) \
  739. CFG(CFG_DP_MON_STATUS_512M) \
  740. CFG(CFG_DP_MON_2CHAIN_RING) \
  741. CFG(CFG_DP_MON_4CHAIN_RING) \
  742. CFG(CFG_DP_4RADIO_RDP_REO)
  743. #else
  744. #define CFG_DP_INI_SECTION_PARAMS
  745. #endif
  746. /*
  747. * <ini>
  748. * CFG_DP_SG - Enable the SG feature standalonely
  749. * @Min: 0
  750. * @Max: 1
  751. * @Default: 1
  752. *
  753. * This ini entry is used to enable/disable SG feature standalonely.
  754. * Also does Rome support SG on TX, lithium does not.
  755. * For example the lithium does not support SG on UDP frames.
  756. * Which is able to handle SG only for TSO frames(in case TSO is enabled).
  757. *
  758. * Usage: External
  759. *
  760. * </ini>
  761. */
  762. #define CFG_DP_SG \
  763. CFG_INI_BOOL("dp_sg_support", false, \
  764. "DP SG Enable")
  765. #define WLAN_CFG_GRO_ENABLE_MIN 0
  766. #define WLAN_CFG_GRO_ENABLE_MAX 3
  767. #define WLAN_CFG_GRO_ENABLE_DEFAULT 0
  768. #define DP_GRO_ENABLE_BIT_SET BIT(0)
  769. #define DP_TC_BASED_DYNAMIC_GRO BIT(1)
  770. /*
  771. * <ini>
  772. * CFG_DP_GRO - Enable the GRO feature standalonely
  773. * @Min: 0
  774. * @Max: 3
  775. * @Default: 0
  776. *
  777. * This ini entry is used to enable/disable GRO feature standalonely.
  778. * Value 0: Disable GRO feature
  779. * Value 1: Enable GRO feature always
  780. * Value 3: Enable GRO dynamic feature where TC rule can control GRO
  781. * behavior
  782. *
  783. * Usage: External
  784. *
  785. * </ini>
  786. */
  787. #define CFG_DP_GRO \
  788. CFG_INI_UINT("GROEnable", \
  789. WLAN_CFG_GRO_ENABLE_MIN, \
  790. WLAN_CFG_GRO_ENABLE_MAX, \
  791. WLAN_CFG_GRO_ENABLE_DEFAULT, \
  792. CFG_VALUE_OR_DEFAULT, "DP GRO Enable")
  793. #define WLAN_CFG_TC_INGRESS_PRIO_MIN 0
  794. #define WLAN_CFG_TC_INGRESS_PRIO_MAX 0xFFFF
  795. #define WLAN_CFG_TC_INGRESS_PRIO_DEFAULT 0
  796. #define CFG_DP_TC_INGRESS_PRIO \
  797. CFG_INI_UINT("tc_ingress_prio", \
  798. WLAN_CFG_TC_INGRESS_PRIO_MIN, \
  799. WLAN_CFG_TC_INGRESS_PRIO_MAX, \
  800. WLAN_CFG_TC_INGRESS_PRIO_DEFAULT, \
  801. CFG_VALUE_OR_DEFAULT, "DP tc ingress prio")
  802. #define CFG_DP_OL_TX_CSUM \
  803. CFG_INI_BOOL("dp_offload_tx_csum_support", false, \
  804. "DP tx csum Enable")
  805. #define CFG_DP_OL_RX_CSUM \
  806. CFG_INI_BOOL("dp_offload_rx_csum_support", false, \
  807. "DP rx csum Enable")
  808. #define CFG_DP_RAWMODE \
  809. CFG_INI_BOOL("dp_rawmode_support", false, \
  810. "DP rawmode Enable")
  811. #define CFG_DP_PEER_FLOW_CTRL \
  812. CFG_INI_BOOL("dp_peer_flow_control_support", false, \
  813. "DP peer flow ctrl Enable")
  814. #define CFG_DP_NAPI \
  815. CFG_INI_BOOL("dp_napi_enabled", PLATFORM_VALUE(true, false), \
  816. "DP Napi Enabled")
  817. /*
  818. * <ini>
  819. * gEnableP2pIpTcpUdpChecksumOffload - Enable checksum offload for P2P mode
  820. * @Min: 0
  821. * @Max: 1
  822. * @Default: 1
  823. *
  824. * This ini entry is used to enable/disable TX checksum(UDP/TCP) for P2P modes.
  825. * This includes P2P device mode, P2P client mode and P2P GO mode.
  826. * The feature is enabled by default. To disable TX checksum for P2P, add the
  827. * following entry in ini file:
  828. * gEnableP2pIpTcpUdpChecksumOffload=0
  829. *
  830. * Usage: External
  831. *
  832. * </ini>
  833. */
  834. #define CFG_DP_P2P_TCP_UDP_CKSUM_OFFLOAD \
  835. CFG_INI_BOOL("gEnableP2pIpTcpUdpChecksumOffload", true, \
  836. "DP TCP UDP Checksum Offload for P2P mode (device/cli/go)")
  837. /*
  838. * <ini>
  839. * gEnableNanIpTcpUdpChecksumOffload - Enable checksum offload for NAN mode
  840. * @Min: 0
  841. * @Max: 1
  842. * @Default: 1
  843. *
  844. * Usage: External
  845. *
  846. * </ini>
  847. */
  848. #define CFG_DP_NAN_TCP_UDP_CKSUM_OFFLOAD \
  849. CFG_INI_BOOL("gEnableNanIpTcpUdpChecksumOffload", true, \
  850. "DP TCP UDP Checksum Offload for NAN mode")
  851. /*
  852. * <ini>
  853. * gEnableIpTcpUdpChecksumOffload - Enable checksum offload
  854. * @Min: 0
  855. * @Max: 1
  856. * @Default: 1
  857. *
  858. * Usage: External
  859. *
  860. * </ini>
  861. */
  862. #define CFG_DP_TCP_UDP_CKSUM_OFFLOAD \
  863. CFG_INI_BOOL("gEnableIpTcpUdpChecksumOffload", true, \
  864. "DP TCP UDP Checksum Offload")
  865. #define CFG_DP_DEFRAG_TIMEOUT_CHECK \
  866. CFG_INI_BOOL("dp_defrag_timeout_check", true, \
  867. "DP Defrag Timeout Check")
  868. #define CFG_DP_WBM_RELEASE_RING \
  869. CFG_INI_UINT("dp_wbm_release_ring", \
  870. WLAN_CFG_WBM_RELEASE_RING_SIZE_MIN, \
  871. WLAN_CFG_WBM_RELEASE_RING_SIZE_MAX, \
  872. WLAN_CFG_WBM_RELEASE_RING_SIZE, \
  873. CFG_VALUE_OR_DEFAULT, "DP WBM Release Ring")
  874. #define CFG_DP_TCL_CMD_CREDIT_RING \
  875. CFG_INI_UINT("dp_tcl_cmd_credit_ring", \
  876. WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MIN, \
  877. WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MAX, \
  878. WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE, \
  879. CFG_VALUE_OR_DEFAULT, "DP TCL Cmd_Credit ring")
  880. #define CFG_DP_TCL_STATUS_RING \
  881. CFG_INI_UINT("dp_tcl_status_ring",\
  882. WLAN_CFG_TCL_STATUS_RING_SIZE_MIN, \
  883. WLAN_CFG_TCL_STATUS_RING_SIZE_MAX, \
  884. WLAN_CFG_TCL_STATUS_RING_SIZE, \
  885. CFG_VALUE_OR_DEFAULT, "DP TCL status ring")
  886. #define CFG_DP_REO_REINJECT_RING \
  887. CFG_INI_UINT("dp_reo_reinject_ring", \
  888. WLAN_CFG_REO_REINJECT_RING_SIZE_MIN, \
  889. WLAN_CFG_REO_REINJECT_RING_SIZE_MAX, \
  890. WLAN_CFG_REO_REINJECT_RING_SIZE, \
  891. CFG_VALUE_OR_DEFAULT, "DP REO reinject ring")
  892. #define CFG_DP_RX_RELEASE_RING \
  893. CFG_INI_UINT("dp_rx_release_ring", \
  894. WLAN_CFG_RX_RELEASE_RING_SIZE_MIN, \
  895. WLAN_CFG_RX_RELEASE_RING_SIZE_MAX, \
  896. WLAN_CFG_RX_RELEASE_RING_SIZE, \
  897. CFG_VALUE_OR_DEFAULT, "DP Rx release ring")
  898. #define CFG_DP_RX_DESTINATION_RING \
  899. CFG_INI_UINT("dp_reo_dst_ring", \
  900. WLAN_CFG_REO_DST_RING_SIZE_MIN, \
  901. WLAN_CFG_REO_DST_RING_SIZE_MAX, \
  902. WLAN_CFG_REO_DST_RING_SIZE, \
  903. CFG_VALUE_OR_DEFAULT, "DP REO destination ring")
  904. #define CFG_DP_REO_EXCEPTION_RING \
  905. CFG_INI_UINT("dp_reo_exception_ring", \
  906. WLAN_CFG_REO_EXCEPTION_RING_SIZE_MIN, \
  907. WLAN_CFG_REO_EXCEPTION_RING_SIZE_MAX, \
  908. WLAN_CFG_REO_EXCEPTION_RING_SIZE, \
  909. CFG_VALUE_OR_DEFAULT, "DP REO exception ring")
  910. #define CFG_DP_REO_CMD_RING \
  911. CFG_INI_UINT("dp_reo_cmd_ring", \
  912. WLAN_CFG_REO_CMD_RING_SIZE_MIN, \
  913. WLAN_CFG_REO_CMD_RING_SIZE_MAX, \
  914. WLAN_CFG_REO_CMD_RING_SIZE, \
  915. CFG_VALUE_OR_DEFAULT, "DP REO command ring")
  916. #define CFG_DP_REO_STATUS_RING \
  917. CFG_INI_UINT("dp_reo_status_ring", \
  918. WLAN_CFG_REO_STATUS_RING_SIZE_MIN, \
  919. WLAN_CFG_REO_STATUS_RING_SIZE_MAX, \
  920. WLAN_CFG_REO_STATUS_RING_SIZE, \
  921. CFG_VALUE_OR_DEFAULT, "DP REO status ring")
  922. #define CFG_DP_RXDMA_BUF_RING \
  923. CFG_INI_UINT("dp_rxdma_buf_ring", \
  924. WLAN_CFG_RXDMA_BUF_RING_SIZE_MIN, \
  925. WLAN_CFG_RXDMA_BUF_RING_SIZE_MAX, \
  926. WLAN_CFG_RXDMA_BUF_RING_SIZE, \
  927. CFG_VALUE_OR_DEFAULT, "DP RXDMA buffer ring")
  928. #define CFG_DP_RXDMA_REFILL_RING \
  929. CFG_INI_UINT("dp_rxdma_refill_ring", \
  930. WLAN_CFG_RXDMA_REFILL_RING_SIZE_MIN, \
  931. WLAN_CFG_RXDMA_REFILL_RING_SIZE_MAX, \
  932. WLAN_CFG_RXDMA_REFILL_RING_SIZE, \
  933. CFG_VALUE_OR_DEFAULT, "DP RXDMA refilll ring")
  934. #define CFG_DP_TX_DESC_LIMIT_0 \
  935. CFG_INI_UINT("dp_tx_desc_limit_0", \
  936. WLAN_CFG_TX_DESC_LIMIT_0_MIN, \
  937. WLAN_CFG_TX_DESC_LIMIT_0_MAX, \
  938. WLAN_CFG_TX_DESC_LIMIT_0, \
  939. CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 0")
  940. #define CFG_DP_TX_DESC_LIMIT_1 \
  941. CFG_INI_UINT("dp_tx_desc_limit_1", \
  942. WLAN_CFG_TX_DESC_LIMIT_1_MIN, \
  943. WLAN_CFG_TX_DESC_LIMIT_1_MAX, \
  944. WLAN_CFG_TX_DESC_LIMIT_1, \
  945. CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 1")
  946. #define CFG_DP_TX_DESC_LIMIT_2 \
  947. CFG_INI_UINT("dp_tx_desc_limit_2", \
  948. WLAN_CFG_TX_DESC_LIMIT_2_MIN, \
  949. WLAN_CFG_TX_DESC_LIMIT_2_MAX, \
  950. WLAN_CFG_TX_DESC_LIMIT_2, \
  951. CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 2")
  952. #define CFG_DP_TX_DEVICE_LIMIT \
  953. CFG_INI_UINT("dp_tx_device_limit", \
  954. WLAN_CFG_TX_DEVICE_LIMIT_MIN, \
  955. WLAN_CFG_TX_DEVICE_LIMIT_MAX, \
  956. WLAN_CFG_TX_DEVICE_LIMIT, \
  957. CFG_VALUE_OR_DEFAULT, "DP TX DEVICE limit")
  958. #define CFG_DP_TX_SW_INTERNODE_QUEUE \
  959. CFG_INI_UINT("dp_tx_sw_internode_queue", \
  960. WLAN_CFG_TX_SW_INTERNODE_QUEUE_MIN, \
  961. WLAN_CFG_TX_SW_INTERNODE_QUEUE_MAX, \
  962. WLAN_CFG_TX_SW_INTERNODE_QUEUE, \
  963. CFG_VALUE_OR_DEFAULT, "DP TX SW internode queue")
  964. #define CFG_DP_RXDMA_MONITOR_BUF_RING \
  965. CFG_INI_UINT("dp_rxdma_monitor_buf_ring", \
  966. WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MIN, \
  967. WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MAX, \
  968. WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE, \
  969. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor buffer ring")
  970. #define CFG_DP_TX_MONITOR_BUF_RING \
  971. CFG_INI_UINT("dp_tx_monitor_buf_ring", \
  972. WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MIN, \
  973. WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MAX, \
  974. WLAN_CFG_TX_MONITOR_BUF_RING_SIZE, \
  975. CFG_VALUE_OR_DEFAULT, "DP TX monitor buffer ring")
  976. #define CFG_DP_RXDMA_MONITOR_DST_RING \
  977. CFG_INI_UINT("dp_rxdma_monitor_dst_ring", \
  978. WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MIN, \
  979. WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MAX, \
  980. WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE, \
  981. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor destination ring")
  982. #define CFG_DP_TX_MONITOR_DST_RING \
  983. CFG_INI_UINT("dp_tx_monitor_dst_ring", \
  984. WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MIN, \
  985. WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MAX, \
  986. WLAN_CFG_TX_MONITOR_DST_RING_SIZE, \
  987. CFG_VALUE_OR_DEFAULT, "DP TX monitor destination ring")
  988. #define CFG_DP_RXDMA_MONITOR_STATUS_RING \
  989. CFG_INI_UINT("dp_rxdma_monitor_status_ring", \
  990. WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MIN, \
  991. WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MAX, \
  992. WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE, \
  993. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor status ring")
  994. #define CFG_DP_RXDMA_MONITOR_DESC_RING \
  995. CFG_INI_UINT("dp_rxdma_monitor_desc_ring", \
  996. WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MIN, \
  997. WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MAX, \
  998. WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE, \
  999. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor destination ring")
  1000. #define CFG_DP_RXDMA_ERR_DST_RING \
  1001. CFG_INI_UINT("dp_rxdma_err_dst_ring", \
  1002. WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MIN, \
  1003. WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MAX, \
  1004. WLAN_CFG_RXDMA_ERR_DST_RING_SIZE, \
  1005. CFG_VALUE_OR_DEFAULT, "RXDMA err destination ring")
  1006. #define CFG_DP_PER_PKT_LOGGING \
  1007. CFG_INI_UINT("enable_verbose_debug", \
  1008. 0, 0xffff, 0, \
  1009. CFG_VALUE_OR_DEFAULT, "Enable excessive per packet logging")
  1010. #define CFG_DP_TX_FLOW_START_QUEUE_OFFSET \
  1011. CFG_INI_UINT("TxFlowStartQueueOffset", \
  1012. 0, 30, WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET, \
  1013. CFG_VALUE_OR_DEFAULT, "Start queue offset")
  1014. #define CFG_DP_TX_FLOW_STOP_QUEUE_TH \
  1015. CFG_INI_UINT("TxFlowStopQueueThreshold", \
  1016. 0, 50, 15, \
  1017. CFG_VALUE_OR_DEFAULT, "Stop queue Threshold")
  1018. #define CFG_DP_IPA_UC_TX_BUF_SIZE \
  1019. CFG_INI_UINT("IpaUcTxBufSize", \
  1020. 0, 4096, WLAN_CFG_IPA_UC_TX_BUF_SIZE, \
  1021. CFG_VALUE_OR_DEFAULT, "IPA tx buffer size")
  1022. #define CFG_DP_IPA_UC_TX_PARTITION_BASE \
  1023. CFG_INI_UINT("IpaUcTxPartitionBase", \
  1024. 0, 9000, WLAN_CFG_IPA_UC_TX_PARTITION_BASE, \
  1025. CFG_VALUE_OR_DEFAULT, "IPA tx partition base")
  1026. #define CFG_DP_IPA_UC_RX_IND_RING_COUNT \
  1027. CFG_INI_UINT("IpaUcRxIndRingCount", \
  1028. 0, 2048, WLAN_CFG_IPA_UC_RX_IND_RING_COUNT, \
  1029. CFG_VALUE_OR_DEFAULT, "IPA rx indication ring count")
  1030. #define CFG_DP_AP_STA_SECURITY_SEPERATION \
  1031. CFG_INI_BOOL("gDisableIntraBssFwd", \
  1032. false, "Disable intrs BSS Rx packets")
  1033. #define CFG_DP_ENABLE_DATA_STALL_DETECTION \
  1034. CFG_INI_UINT("gEnableDataStallDetection", \
  1035. 0, 0xFFFFFFFF, 0x1, \
  1036. CFG_VALUE_OR_DEFAULT, "Enable/Disable Data stall detection")
  1037. #define CFG_DP_RX_SW_DESC_WEIGHT \
  1038. CFG_INI_UINT("dp_rx_sw_desc_weight", \
  1039. WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN, \
  1040. WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX, \
  1041. WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE, \
  1042. CFG_VALUE_OR_DEFAULT, "DP RX SW DESC weight")
  1043. #define CFG_DP_RX_SW_DESC_NUM \
  1044. CFG_INI_UINT("dp_rx_sw_desc_num", \
  1045. WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN, \
  1046. WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX, \
  1047. WLAN_CFG_RX_SW_DESC_NUM_SIZE, \
  1048. CFG_VALUE_OR_DEFAULT, "DP RX SW DESC num")
  1049. #define CFG_DP_RX_FLOW_SEARCH_TABLE_SIZE \
  1050. CFG_INI_UINT("dp_rx_flow_search_table_size", \
  1051. WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MIN, \
  1052. WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MAX, \
  1053. WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_DEFAULT, \
  1054. CFG_VALUE_OR_DEFAULT, \
  1055. "DP Rx Flow Search Table Size in number of entries")
  1056. #define CFG_DP_RX_FLOW_TAG_ENABLE \
  1057. CFG_INI_BOOL("dp_rx_flow_tag_enable", false, \
  1058. "Enable/Disable DP Rx Flow Tag")
  1059. #define CFG_DP_RX_FLOW_SEARCH_TABLE_PER_PDEV \
  1060. CFG_INI_BOOL("dp_rx_per_pdev_flow_search", false, \
  1061. "DP Rx Flow Search Table Is Per PDev")
  1062. #define CFG_DP_RX_MON_PROTOCOL_FLOW_TAG_ENABLE \
  1063. CFG_INI_BOOL("dp_rx_monitor_protocol_flow_tag_enable", true, \
  1064. "Enable/Disable Rx Protocol & Flow tags in Monitor mode")
  1065. #define CFG_DP_TX_PER_PKT_VDEV_ID_CHECK \
  1066. CFG_INI_BOOL("dp_tx_allow_per_pkt_vdev_id_check", false, \
  1067. "Enable/Disable tx Per Pkt vdev id check")
  1068. /*
  1069. * <ini>
  1070. * dp_rx_fisa_enable - Control Rx datapath FISA
  1071. * @Min: 0
  1072. * @Max: 1
  1073. * @Default: 1
  1074. *
  1075. * This ini is used to enable DP Rx FISA feature
  1076. *
  1077. * Related: dp_rx_flow_search_table_size
  1078. *
  1079. * Supported Feature: STA,P2P and SAP IPA disabled terminating
  1080. *
  1081. * Usage: Internal
  1082. *
  1083. * </ini>
  1084. */
  1085. #define CFG_DP_RX_FISA_ENABLE \
  1086. CFG_INI_BOOL("dp_rx_fisa_enable", true, \
  1087. "Enable/Disable DP Rx FISA")
  1088. /*
  1089. * <ini>
  1090. * dp_rx_fisa_lru_del_enable - Control Rx datapath FISA
  1091. * @Min: 0
  1092. * @Max: 1
  1093. * @Default: 1
  1094. *
  1095. * This ini is used to enable DP Rx FISA lru deletion feature
  1096. *
  1097. * Related: dp_rx_fisa_enable
  1098. *
  1099. * Supported Feature: STA,P2P and SAP IPA disabled terminating
  1100. *
  1101. * Usage: Internal
  1102. *
  1103. * </ini>
  1104. */
  1105. #define CFG_DP_RX_FISA_LRU_DEL_ENABLE \
  1106. CFG_INI_BOOL("dp_rx_fisa_lru_del_enable", true, \
  1107. "Enable/Disable DP Rx FISA LRU deletion")
  1108. #define CFG_DP_RXDMA_MONITOR_RX_DROP_THRESHOLD \
  1109. CFG_INI_UINT("mon_drop_thresh", \
  1110. WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MIN, \
  1111. WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MAX, \
  1112. WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE, \
  1113. CFG_VALUE_OR_DEFAULT, "RXDMA monitor rx drop threshold")
  1114. #define CFG_DP_PKTLOG_BUFFER_SIZE \
  1115. CFG_INI_UINT("PktlogBufSize", \
  1116. WLAN_CFG_PKTLOG_MIN_BUFFER_SIZE, \
  1117. WLAN_CFG_PKTLOG_MAX_BUFFER_SIZE, \
  1118. WLAN_CFG_PKTLOG_BUFFER_SIZE, \
  1119. CFG_VALUE_OR_DEFAULT, "Packet Log buffer size")
  1120. #define CFG_DP_FULL_MON_MODE \
  1121. CFG_INI_BOOL("full_mon_mode", \
  1122. false, "Full Monitor mode support")
  1123. #define CFG_DP_REO_RINGS_MAP \
  1124. CFG_INI_UINT("dp_reo_rings_map", \
  1125. WLAN_CFG_NUM_REO_RINGS_MAP_MIN, \
  1126. WLAN_CFG_NUM_REO_RINGS_MAP_MAX, \
  1127. WLAN_CFG_NUM_REO_RINGS_MAP, \
  1128. CFG_VALUE_OR_DEFAULT, "REO Destination Rings Mapping")
  1129. #define CFG_DP_RX_RADIO_0_DEFAULT_REO \
  1130. CFG_INI_UINT("dp_rx_radio0_default_reo", \
  1131. WLAN_CFG_RADIO_DEFAULT_REO_MIN, \
  1132. WLAN_CFG_RADIO_DEFAULT_REO_MAX, \
  1133. WLAN_CFG_RADIO_0_DEFAULT_REO, \
  1134. CFG_VALUE_OR_DEFAULT, "Radio0 to REO destination default mapping")
  1135. #define CFG_DP_RX_RADIO_1_DEFAULT_REO \
  1136. CFG_INI_UINT("dp_rx_radio1_default_reo", \
  1137. WLAN_CFG_RADIO_DEFAULT_REO_MIN, \
  1138. WLAN_CFG_RADIO_DEFAULT_REO_MAX, \
  1139. WLAN_CFG_RADIO_1_DEFAULT_REO, \
  1140. CFG_VALUE_OR_DEFAULT, "Radio1 to REO destination default mapping")
  1141. #define CFG_DP_RX_RADIO_2_DEFAULT_REO \
  1142. CFG_INI_UINT("dp_rx_radio2_default_reo", \
  1143. WLAN_CFG_RADIO_DEFAULT_REO_MIN, \
  1144. WLAN_CFG_RADIO_DEFAULT_REO_MAX, \
  1145. WLAN_CFG_RADIO_2_DEFAULT_REO, \
  1146. CFG_VALUE_OR_DEFAULT, "Radio2 to REO destination default mapping")
  1147. #define CFG_DP_PEER_EXT_STATS \
  1148. CFG_INI_BOOL("peer_ext_stats", \
  1149. false, "Peer extended stats")
  1150. #define CFG_DP_NAPI_SCALE_FACTOR \
  1151. CFG_INI_UINT("dp_napi_scale_factor", \
  1152. WLAN_CFG_DP_NAPI_SCALE_FACTOR_MIN, \
  1153. WLAN_CFG_DP_NAPI_SCALE_FACTOR_MAX, \
  1154. WLAN_CFG_DP_NAPI_SCALE_FACTOR, \
  1155. CFG_VALUE_OR_DEFAULT, "NAPI scale factor for DP")
  1156. /*
  1157. * <ini>
  1158. * legacy_mode_csum_disable - Disable csum offload for legacy 802.11abg modes
  1159. * @Min: 0
  1160. * @Max: 1
  1161. * @Default: Default value indicating if checksum should be disabled for
  1162. * legacy WLAN modes
  1163. *
  1164. * This ini is used to disable HW checksum offload capability for legacy
  1165. * connections
  1166. *
  1167. * Related: gEnableIpTcpUdpChecksumOffload should be enabled
  1168. *
  1169. * Usage: Internal
  1170. *
  1171. * </ini>
  1172. */
  1173. #ifndef DP_LEGACY_MODE_CSM_DEFAULT_DISABLE
  1174. #define DP_LEGACY_MODE_CSM_DEFAULT_DISABLE 1
  1175. #endif
  1176. #define CFG_DP_LEGACY_MODE_CSUM_DISABLE \
  1177. CFG_INI_BOOL("legacy_mode_csum_disable", \
  1178. DP_LEGACY_MODE_CSM_DEFAULT_DISABLE, \
  1179. "Enable/Disable legacy mode checksum")
  1180. #define CFG_DP_RX_BUFF_POOL_ENABLE \
  1181. CFG_INI_BOOL("dp_rx_buff_prealloc_pool", false, \
  1182. "Enable/Disable DP RX emergency buffer pool support")
  1183. #define CFG_DP_RX_REFILL_BUFF_POOL_ENABLE \
  1184. CFG_INI_BOOL("dp_rx_refill_buff_pool", false, \
  1185. "Enable/Disable DP RX refill buffer pool support")
  1186. #define CFG_DP_POLL_MODE_ENABLE \
  1187. CFG_INI_BOOL("dp_poll_mode_enable", false, \
  1188. "Enable/Disable Polling mode for data path")
  1189. #define CFG_DP_RX_FST_IN_CMEM \
  1190. CFG_INI_BOOL("dp_rx_fst_in_cmem", false, \
  1191. "Enable/Disable flow search table in CMEM")
  1192. /*
  1193. * <ini>
  1194. * gEnableSWLM - Control DP Software latency manager
  1195. * @Min: 0
  1196. * @Max: 1
  1197. * @Default: 0
  1198. *
  1199. * This ini is used to enable DP Software latency Manager
  1200. *
  1201. * Supported Feature: STA,P2P and SAP IPA disabled terminating
  1202. *
  1203. * Usage: Internal
  1204. *
  1205. * </ini>
  1206. */
  1207. #define CFG_DP_SWLM_ENABLE \
  1208. CFG_INI_BOOL("gEnableSWLM", false, \
  1209. "Enable/Disable DP SWLM")
  1210. /*
  1211. * <ini>
  1212. * wow_check_rx_pending_enable - control to check RX frames pending in Wow
  1213. * @Min: 0
  1214. * @Max: 1
  1215. * @Default: 0
  1216. *
  1217. * This ini is used to control DP Software to perform RX pending check
  1218. * before entering WoW mode
  1219. *
  1220. * Usage: Internal
  1221. *
  1222. * </ini>
  1223. */
  1224. #define CFG_DP_WOW_CHECK_RX_PENDING \
  1225. CFG_INI_BOOL("wow_check_rx_pending_enable", \
  1226. false, \
  1227. "enable rx frame pending check in WoW mode")
  1228. #define CFG_DP_DELAY_MON_REPLENISH \
  1229. CFG_INI_BOOL("delay_mon_replenish", \
  1230. true, "Delay Monitor Replenish")
  1231. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  1232. #define WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MIN 500
  1233. #define WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MAX 2000
  1234. #define WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER 500
  1235. #define CFG_DP_VDEV_STATS_HW_OFFLOAD_CONFIG \
  1236. CFG_INI_BOOL("vdev_stats_hw_offload_config", \
  1237. false, "Offload vdev stats to HW")
  1238. #define CFG_DP_VDEV_STATS_HW_OFFLOAD_TIMER \
  1239. CFG_INI_UINT("vdev_stats_hw_offload_timer", \
  1240. WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MIN, \
  1241. WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MAX, \
  1242. WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER, \
  1243. CFG_VALUE_OR_DEFAULT, \
  1244. "vdev stats hw offload timer duration")
  1245. #define CFG_DP_VDEV_STATS_HW_OFFLOAD \
  1246. CFG(CFG_DP_VDEV_STATS_HW_OFFLOAD_CONFIG) \
  1247. CFG(CFG_DP_VDEV_STATS_HW_OFFLOAD_TIMER)
  1248. #else
  1249. #define CFG_DP_VDEV_STATS_HW_OFFLOAD
  1250. #endif
  1251. /*
  1252. * <ini>
  1253. * ghw_cc_enable - enable HW cookie conversion by register
  1254. * @Min: 0
  1255. * @Max: 1
  1256. * @Default: 1
  1257. *
  1258. * This ini is used to control HW based 20 bits cookie to 64 bits
  1259. * Desc virtual address conversion
  1260. *
  1261. * Usage: Internal
  1262. *
  1263. * </ini>
  1264. */
  1265. #define CFG_DP_HW_CC_ENABLE \
  1266. CFG_INI_BOOL("ghw_cc_enable", \
  1267. true, "Enable/Disable HW cookie conversion")
  1268. #ifdef IPA_OFFLOAD
  1269. /*
  1270. * <ini>
  1271. * dp_ipa_tx_ring_size - Set tcl ring size for IPA
  1272. * @Min: 1024
  1273. * @Max: 8096
  1274. * @Default: 1024
  1275. *
  1276. * This ini sets the tcl ring size for IPA
  1277. *
  1278. * Related: N/A
  1279. *
  1280. * Supported Feature: IPA
  1281. *
  1282. * Usage: Internal
  1283. *
  1284. * </ini>
  1285. */
  1286. #define CFG_DP_IPA_TX_RING_SIZE \
  1287. CFG_INI_UINT("dp_ipa_tx_ring_size", \
  1288. WLAN_CFG_IPA_TX_RING_SIZE_MIN, \
  1289. WLAN_CFG_IPA_TX_RING_SIZE_MAX, \
  1290. WLAN_CFG_IPA_TX_RING_SIZE, \
  1291. CFG_VALUE_OR_DEFAULT, "IPA TCL ring size")
  1292. /*
  1293. * <ini>
  1294. * dp_ipa_tx_comp_ring_size - Set tx comp ring size for IPA
  1295. * @Min: 1024
  1296. * @Max: 8096
  1297. * @Default: 1024
  1298. *
  1299. * This ini sets the tx comp ring size for IPA
  1300. *
  1301. * Related: N/A
  1302. *
  1303. * Supported Feature: IPA
  1304. *
  1305. * Usage: Internal
  1306. *
  1307. * </ini>
  1308. */
  1309. #define CFG_DP_IPA_TX_COMP_RING_SIZE \
  1310. CFG_INI_UINT("dp_ipa_tx_comp_ring_size", \
  1311. WLAN_CFG_IPA_TX_COMP_RING_SIZE_MIN, \
  1312. WLAN_CFG_IPA_TX_COMP_RING_SIZE_MAX, \
  1313. WLAN_CFG_IPA_TX_COMP_RING_SIZE, \
  1314. CFG_VALUE_OR_DEFAULT, "IPA tx comp ring size")
  1315. #ifdef IPA_WDI3_TX_TWO_PIPES
  1316. /*
  1317. * <ini>
  1318. * dp_ipa_tx_alt_ring_size - Set alt tcl ring size for IPA
  1319. * @Min: 1024
  1320. * @Max: 8096
  1321. * @Default: 1024
  1322. *
  1323. * This ini sets the alt tcl ring size for IPA
  1324. *
  1325. * Related: N/A
  1326. *
  1327. * Supported Feature: IPA
  1328. *
  1329. * Usage: Internal
  1330. *
  1331. * </ini>
  1332. */
  1333. #define CFG_DP_IPA_TX_ALT_RING_SIZE \
  1334. CFG_INI_UINT("dp_ipa_tx_alt_ring_size", \
  1335. WLAN_CFG_IPA_TX_ALT_RING_SIZE_MIN, \
  1336. WLAN_CFG_IPA_TX_ALT_RING_SIZE_MAX, \
  1337. WLAN_CFG_IPA_TX_ALT_RING_SIZE, \
  1338. CFG_VALUE_OR_DEFAULT, \
  1339. "DP IPA TX Alternative Ring Size")
  1340. /*
  1341. * <ini>
  1342. * dp_ipa_tx_alt_comp_ring_size - Set tx alt comp ring size for IPA
  1343. * @Min: 1024
  1344. * @Max: 8096
  1345. * @Default: 1024
  1346. *
  1347. * This ini sets the tx alt comp ring size for IPA
  1348. *
  1349. * Related: N/A
  1350. *
  1351. * Supported Feature: IPA
  1352. *
  1353. * Usage: Internal
  1354. *
  1355. * </ini>
  1356. */
  1357. #define CFG_DP_IPA_TX_ALT_COMP_RING_SIZE \
  1358. CFG_INI_UINT("dp_ipa_tx_alt_comp_ring_size", \
  1359. WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MIN, \
  1360. WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MAX, \
  1361. WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE, \
  1362. CFG_VALUE_OR_DEFAULT, \
  1363. "DP IPA TX Alternative Completion Ring Size")
  1364. #define CFG_DP_IPA_TX_ALT_RING_CFG \
  1365. CFG(CFG_DP_IPA_TX_ALT_RING_SIZE) \
  1366. CFG(CFG_DP_IPA_TX_ALT_COMP_RING_SIZE)
  1367. #else
  1368. #define CFG_DP_IPA_TX_ALT_RING_CFG
  1369. #endif
  1370. #define CFG_DP_IPA_TX_RING_CFG \
  1371. CFG(CFG_DP_IPA_TX_RING_SIZE) \
  1372. CFG(CFG_DP_IPA_TX_COMP_RING_SIZE)
  1373. #else
  1374. #define CFG_DP_IPA_TX_RING_CFG
  1375. #define CFG_DP_IPA_TX_ALT_RING_CFG
  1376. #endif
  1377. #ifdef WLAN_SUPPORT_PPEDS
  1378. #define WLAN_CFG_NUM_PPEDS_TX_DESC_MIN 16
  1379. #define WLAN_CFG_NUM_PPEDS_TX_DESC_MAX 0x8000
  1380. #define WLAN_CFG_NUM_PPEDS_TX_DESC 0x8000
  1381. #define CFG_DP_PPEDS_TX_DESC \
  1382. CFG_INI_UINT("dp_ppeds_tx_desc", \
  1383. WLAN_CFG_NUM_PPEDS_TX_DESC_MIN, \
  1384. WLAN_CFG_NUM_PPEDS_TX_DESC_MAX, \
  1385. WLAN_CFG_NUM_PPEDS_TX_DESC, \
  1386. CFG_VALUE_OR_DEFAULT, "DP PPEDS Tx Descriptors")
  1387. #define CFG_DP_PPE_ENABLE \
  1388. CFG_INI_BOOL("ppe_enable", false, \
  1389. "DP ppe enable flag")
  1390. #define CFG_DP_REO2PPE_RING \
  1391. CFG_INI_UINT("dp_reo2ppe_ring", \
  1392. WLAN_CFG_REO2PPE_RING_SIZE_MIN, \
  1393. WLAN_CFG_REO2PPE_RING_SIZE_MAX, \
  1394. WLAN_CFG_REO2PPE_RING_SIZE, \
  1395. CFG_VALUE_OR_DEFAULT, "DP REO2PPE ring")
  1396. #define CFG_DP_PPE2TCL_RING \
  1397. CFG_INI_UINT("dp_ppe2tcl_ring", \
  1398. WLAN_CFG_PPE2TCL_RING_SIZE_MIN, \
  1399. WLAN_CFG_PPE2TCL_RING_SIZE_MAX, \
  1400. WLAN_CFG_PPE2TCL_RING_SIZE, \
  1401. CFG_VALUE_OR_DEFAULT, "DP PPE2TCL rings")
  1402. #define CFG_DP_PPE_RELEASE_RING \
  1403. CFG_INI_UINT("dp_ppe_release_ring", \
  1404. WLAN_CFG_PPE_RELEASE_RING_SIZE_MIN, \
  1405. WLAN_CFG_PPE_RELEASE_RING_SIZE_MAX, \
  1406. WLAN_CFG_PPE_RELEASE_RING_SIZE, \
  1407. CFG_VALUE_OR_DEFAULT, "DP PPE Release Ring")
  1408. #define CFG_DP_PPE_CONFIG \
  1409. CFG(CFG_DP_PPEDS_TX_DESC) \
  1410. CFG(CFG_DP_PPE_ENABLE) \
  1411. CFG(CFG_DP_REO2PPE_RING) \
  1412. CFG(CFG_DP_PPE2TCL_RING) \
  1413. CFG(CFG_DP_PPE_RELEASE_RING)
  1414. #else
  1415. #define CFG_DP_PPE_CONFIG
  1416. #define WLAN_CFG_NUM_PPEDS_TX_DESC_MAX 0
  1417. #endif
  1418. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  1419. /*
  1420. * <ini>
  1421. * dp_chip0_rx_ring_map - Set Rx ring map for CHIP 0
  1422. * @Min: 0x0
  1423. * @Max: 0xFF
  1424. * @Default: 0xF
  1425. *
  1426. * This ini sets Rx ring map for CHIP 0
  1427. *
  1428. * Usage: Internal
  1429. *
  1430. * </ini>
  1431. */
  1432. #define CFG_DP_MLO_RX_RING_MAP \
  1433. CFG_INI_UINT("dp_mlo_reo_rings_map", \
  1434. WLAN_CFG_MLO_RX_RING_MAP_MIN, \
  1435. WLAN_CFG_MLO_RX_RING_MAP_MAX, \
  1436. WLAN_CFG_MLO_RX_RING_MAP, \
  1437. CFG_VALUE_OR_DEFAULT, "DP MLO Rx ring map")
  1438. #define CFG_DP_MLO_CONFIG \
  1439. CFG(CFG_DP_MLO_RX_RING_MAP)
  1440. #else
  1441. #define CFG_DP_MLO_CONFIG
  1442. #endif
  1443. /*
  1444. * <ini>
  1445. * dp_mpdu_retry_threshold_1 - threshold to increment mpdu success with retries
  1446. * @Min: 0
  1447. * @Max: 255
  1448. * @Default: 0
  1449. *
  1450. * This ini entry is used to set first threshold to increment the value of
  1451. * mpdu_success_with_retries
  1452. *
  1453. * Usage: Internal
  1454. *
  1455. * </ini>
  1456. */
  1457. #define CFG_DP_MPDU_RETRY_THRESHOLD_1 \
  1458. CFG_INI_UINT("dp_mpdu_retry_threshold_1", \
  1459. CFG_DP_MPDU_RETRY_THRESHOLD_MIN, \
  1460. CFG_DP_MPDU_RETRY_THRESHOLD_MAX, \
  1461. CFG_DP_MPDU_RETRY_THRESHOLD, \
  1462. CFG_VALUE_OR_DEFAULT, "DP mpdu retry threshold 1")
  1463. /*
  1464. * <ini>
  1465. * dp_mpdu_retry_threshold_2 - threshold to increment mpdu success with retries
  1466. * @Min: 0
  1467. * @Max: 255
  1468. * @Default: 0
  1469. *
  1470. * This ini entry is used to set second threshold to increment the value of
  1471. * mpdu_success_with_retries
  1472. *
  1473. * Usage: Internal
  1474. *
  1475. * </ini>
  1476. */
  1477. #define CFG_DP_MPDU_RETRY_THRESHOLD_2 \
  1478. CFG_INI_UINT("dp_mpdu_retry_threshold_2", \
  1479. CFG_DP_MPDU_RETRY_THRESHOLD_MIN, \
  1480. CFG_DP_MPDU_RETRY_THRESHOLD_MAX, \
  1481. CFG_DP_MPDU_RETRY_THRESHOLD, \
  1482. CFG_VALUE_OR_DEFAULT, "DP mpdu retry threshold 2")
  1483. #ifdef QCA_SUPPORT_TX_MIN_RATES_FOR_SPECIAL_FRAMES
  1484. /* Macro enabling support marking of notify frames by host */
  1485. #define DP_MARK_NOTIFY_FRAME_SUPPORT 1
  1486. #else
  1487. #define DP_MARK_NOTIFY_FRAME_SUPPORT 0
  1488. #endif /* QCA_SUPPORT_TX_MIN_RATES_FOR_SPECIAL_FRAMES */
  1489. /*
  1490. * <ini>
  1491. * Host DP AST entries database - Enable/Disable
  1492. *
  1493. * @Default: 0
  1494. *
  1495. * This ini enables/disables AST entries database on host
  1496. *
  1497. * Usage: Internal
  1498. *
  1499. * </ini>
  1500. */
  1501. #define CFG_DP_HOST_AST_DB_ENABLE \
  1502. CFG_INI_BOOL("host_ast_db_enable", false, \
  1503. "Host AST entries database Enable/Disable")
  1504. #define CFG_DP \
  1505. CFG(CFG_DP_HTT_PACKET_TYPE) \
  1506. CFG(CFG_DP_INT_BATCH_THRESHOLD_OTHER) \
  1507. CFG(CFG_DP_INT_BATCH_THRESHOLD_RX) \
  1508. CFG(CFG_DP_INT_BATCH_THRESHOLD_TX) \
  1509. CFG(CFG_DP_INT_TIMER_THRESHOLD_OTHER) \
  1510. CFG(CFG_DP_INT_TIMER_THRESHOLD_RX) \
  1511. CFG(CFG_DP_INT_TIMER_THRESHOLD_TX) \
  1512. CFG(CFG_DP_MAX_ALLOC_SIZE) \
  1513. CFG(CFG_DP_MAX_CLIENTS) \
  1514. CFG(CFG_DP_MAX_PEER_ID) \
  1515. CFG(CFG_DP_REO_DEST_RINGS) \
  1516. CFG(CFG_DP_TX_COMP_RINGS) \
  1517. CFG(CFG_DP_TCL_DATA_RINGS) \
  1518. CFG(CFG_DP_NSS_REO_DEST_RINGS) \
  1519. CFG(CFG_DP_NSS_TCL_DATA_RINGS) \
  1520. CFG(CFG_DP_TX_DESC) \
  1521. CFG(CFG_DP_TX_EXT_DESC) \
  1522. CFG(CFG_DP_TX_EXT_DESC_POOLS) \
  1523. CFG(CFG_DP_PDEV_RX_RING) \
  1524. CFG(CFG_DP_PDEV_TX_RING) \
  1525. CFG(CFG_DP_RX_DEFRAG_TIMEOUT) \
  1526. CFG(CFG_DP_TX_COMPL_RING_SIZE) \
  1527. CFG(CFG_DP_TX_RING_SIZE) \
  1528. CFG(CFG_DP_NSS_COMP_RING_SIZE) \
  1529. CFG(CFG_DP_PDEV_LMAC_RING) \
  1530. CFG(CFG_DP_TIME_CONTROL_BP) \
  1531. CFG(CFG_DP_BASE_HW_MAC_ID) \
  1532. CFG(CFG_DP_RX_HASH) \
  1533. CFG(CFG_DP_TSO) \
  1534. CFG(CFG_DP_LRO) \
  1535. CFG(CFG_DP_SG) \
  1536. CFG(CFG_DP_GRO) \
  1537. CFG(CFG_DP_TC_INGRESS_PRIO) \
  1538. CFG(CFG_DP_OL_TX_CSUM) \
  1539. CFG(CFG_DP_OL_RX_CSUM) \
  1540. CFG(CFG_DP_RAWMODE) \
  1541. CFG(CFG_DP_PEER_FLOW_CTRL) \
  1542. CFG(CFG_DP_NAPI) \
  1543. CFG(CFG_DP_TCP_UDP_CKSUM_OFFLOAD) \
  1544. CFG(CFG_DP_NAN_TCP_UDP_CKSUM_OFFLOAD) \
  1545. CFG(CFG_DP_P2P_TCP_UDP_CKSUM_OFFLOAD) \
  1546. CFG(CFG_DP_DEFRAG_TIMEOUT_CHECK) \
  1547. CFG(CFG_DP_WBM_RELEASE_RING) \
  1548. CFG(CFG_DP_TCL_CMD_CREDIT_RING) \
  1549. CFG(CFG_DP_TCL_STATUS_RING) \
  1550. CFG(CFG_DP_REO_REINJECT_RING) \
  1551. CFG(CFG_DP_RX_RELEASE_RING) \
  1552. CFG(CFG_DP_REO_EXCEPTION_RING) \
  1553. CFG(CFG_DP_RX_DESTINATION_RING) \
  1554. CFG(CFG_DP_REO_CMD_RING) \
  1555. CFG(CFG_DP_REO_STATUS_RING) \
  1556. CFG(CFG_DP_RXDMA_BUF_RING) \
  1557. CFG(CFG_DP_RXDMA_REFILL_RING) \
  1558. CFG(CFG_DP_TX_DESC_LIMIT_0) \
  1559. CFG(CFG_DP_TX_DESC_LIMIT_1) \
  1560. CFG(CFG_DP_TX_DESC_LIMIT_2) \
  1561. CFG(CFG_DP_TX_DEVICE_LIMIT) \
  1562. CFG(CFG_DP_TX_SW_INTERNODE_QUEUE) \
  1563. CFG(CFG_DP_RXDMA_MONITOR_BUF_RING) \
  1564. CFG(CFG_DP_RXDMA_MONITOR_DST_RING) \
  1565. CFG(CFG_DP_RXDMA_MONITOR_STATUS_RING) \
  1566. CFG(CFG_DP_RXDMA_MONITOR_DESC_RING) \
  1567. CFG(CFG_DP_RXDMA_ERR_DST_RING) \
  1568. CFG(CFG_DP_PER_PKT_LOGGING) \
  1569. CFG(CFG_DP_TX_FLOW_START_QUEUE_OFFSET) \
  1570. CFG(CFG_DP_TX_FLOW_STOP_QUEUE_TH) \
  1571. CFG(CFG_DP_IPA_UC_TX_BUF_SIZE) \
  1572. CFG(CFG_DP_IPA_UC_TX_PARTITION_BASE) \
  1573. CFG(CFG_DP_IPA_UC_RX_IND_RING_COUNT) \
  1574. CFG(CFG_DP_AP_STA_SECURITY_SEPERATION) \
  1575. CFG(CFG_DP_ENABLE_DATA_STALL_DETECTION) \
  1576. CFG(CFG_DP_RX_SW_DESC_WEIGHT) \
  1577. CFG(CFG_DP_RX_SW_DESC_NUM) \
  1578. CFG(CFG_DP_RX_FLOW_SEARCH_TABLE_SIZE) \
  1579. CFG(CFG_DP_RX_FLOW_TAG_ENABLE) \
  1580. CFG(CFG_DP_RX_FLOW_SEARCH_TABLE_PER_PDEV) \
  1581. CFG(CFG_DP_RX_MON_PROTOCOL_FLOW_TAG_ENABLE) \
  1582. CFG(CFG_DP_RXDMA_MONITOR_RX_DROP_THRESHOLD) \
  1583. CFG(CFG_DP_PKTLOG_BUFFER_SIZE) \
  1584. CFG(CFG_DP_RX_FISA_ENABLE) \
  1585. CFG(CFG_DP_RX_FISA_LRU_DEL_ENABLE) \
  1586. CFG(CFG_DP_FULL_MON_MODE) \
  1587. CFG(CFG_DP_REO_RINGS_MAP) \
  1588. CFG(CFG_DP_PEER_EXT_STATS) \
  1589. CFG(CFG_DP_RX_BUFF_POOL_ENABLE) \
  1590. CFG(CFG_DP_RX_REFILL_BUFF_POOL_ENABLE) \
  1591. CFG(CFG_DP_RX_PENDING_HL_THRESHOLD) \
  1592. CFG(CFG_DP_RX_PENDING_LO_THRESHOLD) \
  1593. CFG(CFG_DP_LEGACY_MODE_CSUM_DISABLE) \
  1594. CFG(CFG_DP_POLL_MODE_ENABLE) \
  1595. CFG(CFG_DP_SWLM_ENABLE) \
  1596. CFG(CFG_DP_TX_PER_PKT_VDEV_ID_CHECK) \
  1597. CFG(CFG_DP_RX_FST_IN_CMEM) \
  1598. CFG(CFG_DP_RX_RADIO_0_DEFAULT_REO) \
  1599. CFG(CFG_DP_RX_RADIO_1_DEFAULT_REO) \
  1600. CFG(CFG_DP_RX_RADIO_2_DEFAULT_REO) \
  1601. CFG(CFG_DP_WOW_CHECK_RX_PENDING) \
  1602. CFG(CFG_DP_HW_CC_ENABLE) \
  1603. CFG(CFG_DP_DELAY_MON_REPLENISH) \
  1604. CFG(CFG_DP_TX_MONITOR_BUF_RING) \
  1605. CFG(CFG_DP_TX_MONITOR_DST_RING) \
  1606. CFG(CFG_DP_MPDU_RETRY_THRESHOLD_1) \
  1607. CFG(CFG_DP_MPDU_RETRY_THRESHOLD_2) \
  1608. CFG_DP_IPA_TX_RING_CFG \
  1609. CFG_DP_PPE_CONFIG \
  1610. CFG_DP_IPA_TX_ALT_RING_CFG \
  1611. CFG_DP_MLO_CONFIG \
  1612. CFG_DP_INI_SECTION_PARAMS \
  1613. CFG_DP_VDEV_STATS_HW_OFFLOAD \
  1614. CFG(CFG_DP_TX_CAPT_MAX_MEM_MB) \
  1615. CFG(CFG_DP_NAPI_SCALE_FACTOR) \
  1616. CFG(CFG_DP_HOST_AST_DB_ENABLE) \
  1617. CFG_DP_SAWF_STATS_CONFIG
  1618. #endif /* _CFG_DP_H_ */