dp_li_rx.h 8.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #ifndef _DP_LI_RX_H_
  20. #define _DP_LI_RX_H_
  21. #include <dp_types.h>
  22. #include <dp_rx.h>
  23. #include "dp_li.h"
  24. uint32_t dp_rx_process_li(struct dp_intr *int_ctx,
  25. hal_ring_handle_t hal_ring_hdl, uint8_t reo_ring_num,
  26. uint32_t quota);
  27. /**
  28. * dp_rx_chain_msdus_li() - Function to chain all msdus of a mpdu
  29. * to pdev invalid peer list
  30. *
  31. * @soc: core DP main context
  32. * @nbuf: Buffer pointer
  33. * @rx_tlv_hdr: start of rx tlv header
  34. * @mac_id: mac id
  35. *
  36. * Return: bool: true for last msdu of mpdu
  37. */
  38. bool dp_rx_chain_msdus_li(struct dp_soc *soc, qdf_nbuf_t nbuf,
  39. uint8_t *rx_tlv_hdr, uint8_t mac_id);
  40. /**
  41. * dp_rx_desc_pool_init_li() - Initialize Rx Descriptor pool(s)
  42. * @soc: Handle to DP Soc structure
  43. * @rx_desc_pool: Rx descriptor pool handler
  44. * @pool_id: Rx descriptor pool ID
  45. *
  46. * Return: None
  47. */
  48. QDF_STATUS dp_rx_desc_pool_init_li(struct dp_soc *soc,
  49. struct rx_desc_pool *rx_desc_pool,
  50. uint32_t pool_id);
  51. /**
  52. * dp_rx_desc_pool_deinit_li() - De-initialize Rx Descriptor pool(s)
  53. * @soc: Handle to DP Soc structure
  54. * @rx_desc_pool: Rx descriptor pool handler
  55. * @pool_id: Rx descriptor pool ID
  56. *
  57. * Return: None
  58. */
  59. void dp_rx_desc_pool_deinit_li(struct dp_soc *soc,
  60. struct rx_desc_pool *rx_desc_pool,
  61. uint32_t pool_id);
  62. /**
  63. * dp_wbm_get_rx_desc_from_hal_desc_li() - Get corresponding Rx Desc
  64. * address from WBM ring Desc
  65. * @soc: Handle to DP Soc structure
  66. * @ring_desc: ring descriptor structure pointer
  67. * @r_rx_desc: pointer to a pointer of Rx Desc
  68. *
  69. * Return: QDF_STATUS_SUCCESS - succeeded, others - failed
  70. */
  71. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_li(
  72. struct dp_soc *soc,
  73. void *ring_desc,
  74. struct dp_rx_desc **r_rx_desc);
  75. /**
  76. * dp_rx_get_reo_qdesc_addr_li(): API to get qdesc address of reo
  77. * entrance ring desc
  78. *
  79. * @hal_soc: Handle to HAL Soc structure
  80. * @dst_ring_desc: reo dest ring descriptor (used for Lithium DP)
  81. * @buf: pointer to the start of RX PKT TLV headers
  82. * @txrx_peer: pointer to txrx_peer
  83. * @tid: tid value
  84. *
  85. * Return: qdesc adrress in reo destination ring buffer
  86. */
  87. static inline
  88. uint64_t dp_rx_get_reo_qdesc_addr_li(hal_soc_handle_t hal_soc,
  89. uint8_t *dst_ring_desc,
  90. uint8_t *buf,
  91. struct dp_txrx_peer *txrx_peer,
  92. unsigned int tid)
  93. {
  94. return hal_rx_get_qdesc_addr(hal_soc, dst_ring_desc, buf);
  95. }
  96. /**
  97. * dp_rx_desc_cookie_2_va_li() - Convert RX Desc cookie ID to VA
  98. * @soc:Handle to DP Soc structure
  99. * @cookie: cookie used to lookup virtual address
  100. *
  101. * Return: Rx descriptor virtual address
  102. */
  103. static inline
  104. struct dp_rx_desc *dp_rx_desc_cookie_2_va_li(struct dp_soc *soc,
  105. uint32_t cookie)
  106. {
  107. return dp_rx_cookie_2_va_rxdma_buf(soc, cookie);
  108. }
  109. #define DP_PEER_METADATA_VDEV_ID_MASK 0x003f0000
  110. #define DP_PEER_METADATA_VDEV_ID_SHIFT 16
  111. #define DP_PEER_METADATA_OFFLOAD_MASK 0x01000000
  112. #define DP_PEER_METADATA_OFFLOAD_SHIFT 24
  113. #define DP_PEER_METADATA_VDEV_ID_GET_LI(_peer_metadata) \
  114. (((_peer_metadata) & DP_PEER_METADATA_VDEV_ID_MASK) \
  115. >> DP_PEER_METADATA_VDEV_ID_SHIFT)
  116. #define DP_PEER_METADATA_OFFLOAD_GET_LI(_peer_metadata) \
  117. (((_peer_metadata) & DP_PEER_METADATA_OFFLOAD_MASK) \
  118. >> DP_PEER_METADATA_OFFLOAD_SHIFT)
  119. static inline uint16_t
  120. dp_rx_peer_metadata_peer_id_get_li(struct dp_soc *soc, uint32_t peer_metadata)
  121. {
  122. struct htt_rx_peer_metadata_v0 *metadata =
  123. (struct htt_rx_peer_metadata_v0 *)&peer_metadata;
  124. return metadata->peer_id;
  125. }
  126. bool
  127. dp_rx_intrabss_handle_nawds_li(struct dp_soc *soc, struct dp_txrx_peer *ta_peer,
  128. qdf_nbuf_t nbuf_copy,
  129. struct cdp_tid_rx_stats *tid_stats);
  130. #ifdef QCA_DP_RX_NBUF_AND_NBUF_DATA_PREFETCH
  131. static inline
  132. void dp_rx_prefetch_nbuf_data(qdf_nbuf_t nbuf, qdf_nbuf_t next)
  133. {
  134. struct rx_pkt_tlvs *pkt_tlvs;
  135. if (next) {
  136. /* prefetch skb->next and first few bytes of skb->cb */
  137. qdf_prefetch(next);
  138. /* skb->cb spread across 2 cache lines hence below prefetch */
  139. qdf_prefetch(&next->_skb_refdst);
  140. qdf_prefetch(&next->len);
  141. qdf_prefetch(&next->protocol);
  142. pkt_tlvs = (struct rx_pkt_tlvs *)next->data;
  143. /* sa_idx, da_idx, l3_pad in RX msdu_end TLV */
  144. qdf_prefetch(pkt_tlvs);
  145. /* msdu_done in RX attention TLV */
  146. qdf_prefetch(&pkt_tlvs->attn_tlv);
  147. /* fr_ds & to_ds in RX MPDU start TLV */
  148. if (qdf_nbuf_is_rx_chfrag_end(nbuf))
  149. qdf_prefetch(&pkt_tlvs->mpdu_start_tlv);
  150. }
  151. }
  152. #else
  153. static inline
  154. void dp_rx_prefetch_nbuf_data(qdf_nbuf_t nbuf, qdf_nbuf_t next)
  155. {
  156. }
  157. #endif
  158. #ifdef QCA_DP_RX_HW_SW_NBUF_DESC_PREFETCH
  159. /**
  160. * dp_rx_cookie_2_va_rxdma_buf_prefetch() - function to prefetch the SW desc
  161. * @soc: Handle to DP Soc structure
  162. * @cookie: cookie used to lookup virtual address
  163. *
  164. * Return: prefetched Rx descriptor virtual address
  165. */
  166. static inline
  167. void *dp_rx_cookie_2_va_rxdma_buf_prefetch(struct dp_soc *soc, uint32_t cookie)
  168. {
  169. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  170. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  171. struct rx_desc_pool *rx_desc_pool;
  172. void *prefetch_desc;
  173. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  174. return NULL;
  175. rx_desc_pool = &soc->rx_desc_buf[pool_id];
  176. if (qdf_unlikely(index >= rx_desc_pool->pool_size))
  177. return NULL;
  178. prefetch_desc = &soc->rx_desc_buf[pool_id].array[index].rx_desc;
  179. qdf_prefetch(prefetch_desc);
  180. return prefetch_desc;
  181. }
  182. /**
  183. * dp_rx_prefetch_hw_sw_nbuf_desc() - function to prefetch HW and SW desc
  184. * @soc: Handle to HAL Soc structure
  185. * @num_entries: valid number of HW descriptors
  186. * @hal_ring_hdl: Destination ring pointer
  187. * @last_prefetched_hw_desc: pointer to the last prefetched HW descriptor
  188. * @last_prefetched_sw_desc: input & output param of last prefetch SW desc
  189. *
  190. * Return: None
  191. */
  192. static inline
  193. void dp_rx_prefetch_hw_sw_nbuf_desc(struct dp_soc *soc,
  194. hal_soc_handle_t hal_soc,
  195. uint32_t num_entries,
  196. hal_ring_handle_t hal_ring_hdl,
  197. hal_ring_desc_t *last_prefetched_hw_desc,
  198. struct dp_rx_desc **last_prefetched_sw_desc)
  199. {
  200. if (*last_prefetched_sw_desc) {
  201. qdf_prefetch((uint8_t *)(*last_prefetched_sw_desc)->nbuf);
  202. qdf_prefetch((uint8_t *)(*last_prefetched_sw_desc)->nbuf + 64);
  203. }
  204. if (num_entries) {
  205. *last_prefetched_sw_desc = dp_rx_cookie_2_va_rxdma_buf_prefetch(soc, HAL_RX_REO_BUF_COOKIE_GET(*last_prefetched_hw_desc));
  206. *last_prefetched_hw_desc = hal_srng_dst_prefetch_next_cached_desc(hal_soc,
  207. hal_ring_hdl,
  208. (uint8_t *)*last_prefetched_hw_desc);
  209. }
  210. }
  211. #else
  212. static inline
  213. void dp_rx_prefetch_hw_sw_nbuf_desc(struct dp_soc *soc,
  214. hal_soc_handle_t hal_soc,
  215. uint32_t quota,
  216. hal_ring_handle_t hal_ring_hdl,
  217. hal_ring_desc_t *last_prefetched_hw_desc,
  218. struct dp_rx_desc **last_prefetched_sw_desc)
  219. {
  220. }
  221. #endif
  222. static inline
  223. QDF_STATUS dp_peer_rx_reorder_queue_setup_li(struct dp_soc *soc,
  224. struct dp_peer *peer,
  225. int tid,
  226. uint32_t ba_window_size)
  227. {
  228. struct dp_rx_tid *rx_tid = &peer->rx_tid[tid];
  229. if (!rx_tid->hw_qdesc_paddr)
  230. return QDF_STATUS_E_INVAL;
  231. if (soc->cdp_soc.ol_ops->peer_rx_reorder_queue_setup) {
  232. if (soc->cdp_soc.ol_ops->peer_rx_reorder_queue_setup(
  233. soc->ctrl_psoc,
  234. peer->vdev->pdev->pdev_id,
  235. peer->vdev->vdev_id,
  236. peer->mac_addr.raw, rx_tid->hw_qdesc_paddr, tid, tid,
  237. 1, ba_window_size)) {
  238. dp_peer_err("%pK: Failed to send reo queue setup to FW - tid %d\n",
  239. soc, tid);
  240. return QDF_STATUS_E_FAILURE;
  241. }
  242. }
  243. return QDF_STATUS_SUCCESS;
  244. }
  245. #endif