main.c 149 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2016-2021, The Linux Foundation. All rights reserved.
  4. * Copyright (c) 2021-2024 Qualcomm Innovation Center, Inc. All rights reserved.
  5. */
  6. #include <linux/delay.h>
  7. #include <linux/devcoredump.h>
  8. #include <linux/elf.h>
  9. #include <linux/jiffies.h>
  10. #include <linux/module.h>
  11. #include <linux/of.h>
  12. #include <linux/of_device.h>
  13. #include <linux/of_gpio.h>
  14. #include <linux/pm_wakeup.h>
  15. #include <linux/reboot.h>
  16. #include <linux/rwsem.h>
  17. #include <linux/suspend.h>
  18. #include <linux/timer.h>
  19. #include <linux/thermal.h>
  20. #include <linux/version.h>
  21. #if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 14, 0))
  22. #include <linux/panic_notifier.h>
  23. #endif
  24. #if IS_ENABLED(CONFIG_QCOM_MINIDUMP)
  25. #include <soc/qcom/minidump.h>
  26. #endif
  27. #include "cnss_plat_ipc_qmi.h"
  28. #include "cnss_utils.h"
  29. #include "main.h"
  30. #include "bus.h"
  31. #include "debug.h"
  32. #include "genl.h"
  33. #include "reg.h"
  34. #ifdef CONFIG_CNSS_HW_SECURE_DISABLE
  35. #ifdef CONFIG_CNSS_HW_SECURE_SMEM
  36. #include <linux/soc/qcom/smem.h>
  37. #define PERISEC_SMEM_ID 651
  38. #define HW_WIFI_UID 0x508
  39. #else
  40. #include "smcinvoke.h"
  41. #include "smcinvoke_object.h"
  42. #include "IClientEnv.h"
  43. #define HW_STATE_UID 0x108
  44. #define HW_OP_GET_STATE 1
  45. #define HW_WIFI_UID 0x508
  46. #define FEATURE_NOT_SUPPORTED 12
  47. #define PERIPHERAL_NOT_FOUND 10
  48. #endif
  49. #endif
  50. #define CNSS_DUMP_FORMAT_VER 0x11
  51. #define CNSS_DUMP_FORMAT_VER_V2 0x22
  52. #define CNSS_DUMP_MAGIC_VER_V2 0x42445953
  53. #define CNSS_DUMP_NAME "CNSS_WLAN"
  54. #define CNSS_DUMP_DESC_SIZE 0x1000
  55. #define CNSS_DUMP_SEG_VER 0x1
  56. #define FILE_SYSTEM_READY 1
  57. #define FW_READY_TIMEOUT 20000
  58. #define FW_ASSERT_TIMEOUT 5000
  59. #define CNSS_EVENT_PENDING 2989
  60. #define POWER_RESET_MIN_DELAY_MS 100
  61. #define MAX_NAME_LEN 12
  62. #define CNSS_QUIRKS_DEFAULT 0
  63. #ifdef CONFIG_CNSS_EMULATION
  64. #define CNSS_MHI_TIMEOUT_DEFAULT 90000
  65. #define CNSS_MHI_M2_TIMEOUT_DEFAULT 2000
  66. #define CNSS_QMI_TIMEOUT_DEFAULT 90000
  67. #else
  68. #define CNSS_MHI_TIMEOUT_DEFAULT 0
  69. #define CNSS_MHI_M2_TIMEOUT_DEFAULT 25
  70. #define CNSS_QMI_TIMEOUT_DEFAULT 10000
  71. #endif
  72. #define CNSS_BDF_TYPE_DEFAULT CNSS_BDF_ELF
  73. #define CNSS_TIME_SYNC_PERIOD_DEFAULT 900000
  74. #define CNSS_MIN_TIME_SYNC_PERIOD 2000
  75. #define CNSS_DMS_QMI_CONNECTION_WAIT_MS 50
  76. #define CNSS_DMS_QMI_CONNECTION_WAIT_RETRY 200
  77. #define CNSS_DAEMON_CONNECT_TIMEOUT_MS 30000
  78. #define CNSS_CAL_DB_FILE_NAME "wlfw_cal_db.bin"
  79. #define CNSS_CAL_START_PROBE_WAIT_RETRY_MAX 100
  80. #define CNSS_CAL_START_PROBE_WAIT_MS 500
  81. #define CNSS_TIME_SYNC_PERIOD_INVALID 0xFFFFFFFF
  82. enum cnss_cal_db_op {
  83. CNSS_CAL_DB_UPLOAD,
  84. CNSS_CAL_DB_DOWNLOAD,
  85. CNSS_CAL_DB_INVALID_OP,
  86. };
  87. enum cnss_recovery_type {
  88. CNSS_WLAN_RECOVERY = 0x1,
  89. CNSS_PCSS_RECOVERY = 0x2,
  90. };
  91. #ifdef CONFIG_CNSS_SUPPORT_DUAL_DEV
  92. #define CNSS_MAX_DEV_NUM 2
  93. static struct cnss_plat_data *plat_env[CNSS_MAX_DEV_NUM];
  94. static atomic_t plat_env_count;
  95. #else
  96. static struct cnss_plat_data *plat_env;
  97. #endif
  98. static bool cnss_allow_driver_loading;
  99. static struct cnss_fw_files FW_FILES_QCA6174_FW_3_0 = {
  100. "qwlan30.bin", "bdwlan30.bin", "otp30.bin", "utf30.bin",
  101. "utfbd30.bin", "epping30.bin", "evicted30.bin"
  102. };
  103. static struct cnss_fw_files FW_FILES_DEFAULT = {
  104. "qwlan.bin", "bdwlan.bin", "otp.bin", "utf.bin",
  105. "utfbd.bin", "epping.bin", "evicted.bin"
  106. };
  107. struct cnss_driver_event {
  108. struct list_head list;
  109. enum cnss_driver_event_type type;
  110. bool sync;
  111. struct completion complete;
  112. int ret;
  113. void *data;
  114. };
  115. bool cnss_check_driver_loading_allowed(void)
  116. {
  117. return cnss_allow_driver_loading;
  118. }
  119. #ifdef CONFIG_CNSS_SUPPORT_DUAL_DEV
  120. static void cnss_init_plat_env_count(void)
  121. {
  122. atomic_set(&plat_env_count, 0);
  123. }
  124. static void cnss_inc_plat_env_count(void)
  125. {
  126. atomic_inc(&plat_env_count);
  127. }
  128. static void cnss_dec_plat_env_count(void)
  129. {
  130. atomic_dec(&plat_env_count);
  131. }
  132. static int cnss_get_plat_env_count(void)
  133. {
  134. return atomic_read(&plat_env_count);
  135. }
  136. int cnss_get_max_plat_env_count(void)
  137. {
  138. return CNSS_MAX_DEV_NUM;
  139. }
  140. static void cnss_set_plat_priv(struct platform_device *plat_dev,
  141. struct cnss_plat_data *plat_priv)
  142. {
  143. int env_count = cnss_get_plat_env_count();
  144. cnss_pr_dbg("Set plat_priv at %d", env_count);
  145. if (plat_priv) {
  146. plat_priv->plat_idx = env_count;
  147. plat_env[plat_priv->plat_idx] = plat_priv;
  148. cnss_inc_plat_env_count();
  149. }
  150. }
  151. struct cnss_plat_data *cnss_get_plat_priv(struct platform_device
  152. *plat_dev)
  153. {
  154. int i;
  155. if (!plat_dev)
  156. return NULL;
  157. for (i = 0; i < CNSS_MAX_DEV_NUM; i++) {
  158. if (plat_env[i] && plat_env[i]->plat_dev == plat_dev)
  159. return plat_env[i];
  160. }
  161. return NULL;
  162. }
  163. struct cnss_plat_data *cnss_get_first_plat_priv(struct platform_device
  164. *plat_dev)
  165. {
  166. int i;
  167. if (!plat_dev) {
  168. for (i = 0; i < CNSS_MAX_DEV_NUM; i++) {
  169. if (plat_env[i])
  170. return plat_env[i];
  171. }
  172. }
  173. return NULL;
  174. }
  175. static void cnss_clear_plat_priv(struct cnss_plat_data *plat_priv)
  176. {
  177. cnss_pr_dbg("Clear plat_priv at %d", plat_priv->plat_idx);
  178. plat_env[plat_priv->plat_idx] = NULL;
  179. cnss_dec_plat_env_count();
  180. }
  181. static int cnss_set_device_name(struct cnss_plat_data *plat_priv)
  182. {
  183. snprintf(plat_priv->device_name, sizeof(plat_priv->device_name),
  184. "wlan_%d", plat_priv->plat_idx);
  185. return 0;
  186. }
  187. static int cnss_plat_env_available(void)
  188. {
  189. int ret = 0;
  190. int env_count = cnss_get_plat_env_count();
  191. if (env_count >= CNSS_MAX_DEV_NUM) {
  192. cnss_pr_err("ERROR: No space to store plat_priv\n");
  193. ret = -ENOMEM;
  194. }
  195. return ret;
  196. }
  197. struct cnss_plat_data *cnss_get_plat_env(int index)
  198. {
  199. return plat_env[index];
  200. }
  201. struct cnss_plat_data *cnss_get_plat_priv_by_rc_num(int rc_num)
  202. {
  203. int i;
  204. for (i = 0; i < CNSS_MAX_DEV_NUM; i++) {
  205. if (plat_env[i] && plat_env[i]->rc_num == rc_num)
  206. return plat_env[i];
  207. }
  208. return NULL;
  209. }
  210. static inline int
  211. cnss_get_qrtr_node_id(struct cnss_plat_data *plat_priv)
  212. {
  213. return of_property_read_u32(plat_priv->dev_node,
  214. "qcom,qrtr_node_id", &plat_priv->qrtr_node_id);
  215. }
  216. void cnss_get_qrtr_info(struct cnss_plat_data *plat_priv)
  217. {
  218. int ret = 0;
  219. ret = cnss_get_qrtr_node_id(plat_priv);
  220. if (ret) {
  221. cnss_pr_warn("Failed to find qrtr_node_id err=%d\n", ret);
  222. plat_priv->qrtr_node_id = 0;
  223. plat_priv->wlfw_service_instance_id = 0;
  224. } else {
  225. plat_priv->wlfw_service_instance_id = plat_priv->qrtr_node_id +
  226. QRTR_NODE_FW_ID_BASE;
  227. cnss_pr_dbg("service_instance_id=0x%x\n",
  228. plat_priv->wlfw_service_instance_id);
  229. }
  230. }
  231. static inline int
  232. cnss_get_pld_bus_ops_name(struct cnss_plat_data *plat_priv)
  233. {
  234. return of_property_read_string(plat_priv->plat_dev->dev.of_node,
  235. "qcom,pld_bus_ops_name",
  236. &plat_priv->pld_bus_ops_name);
  237. }
  238. #else
  239. static void cnss_init_plat_env_count(void)
  240. {
  241. }
  242. static void cnss_set_plat_priv(struct platform_device *plat_dev,
  243. struct cnss_plat_data *plat_priv)
  244. {
  245. plat_env = plat_priv;
  246. }
  247. struct cnss_plat_data *cnss_get_plat_priv(struct platform_device *plat_dev)
  248. {
  249. return plat_env;
  250. }
  251. static void cnss_clear_plat_priv(struct cnss_plat_data *plat_priv)
  252. {
  253. plat_env = NULL;
  254. }
  255. static int cnss_set_device_name(struct cnss_plat_data *plat_priv)
  256. {
  257. snprintf(plat_priv->device_name, sizeof(plat_priv->device_name),
  258. "wlan");
  259. return 0;
  260. }
  261. static int cnss_plat_env_available(void)
  262. {
  263. return 0;
  264. }
  265. struct cnss_plat_data *cnss_get_plat_priv_by_rc_num(int rc_num)
  266. {
  267. return cnss_bus_dev_to_plat_priv(NULL);
  268. }
  269. void cnss_get_qrtr_info(struct cnss_plat_data *plat_priv)
  270. {
  271. }
  272. static int
  273. cnss_get_pld_bus_ops_name(struct cnss_plat_data *plat_priv)
  274. {
  275. return 0;
  276. }
  277. #endif
  278. void cnss_get_sleep_clk_supported(struct cnss_plat_data *plat_priv)
  279. {
  280. plat_priv->sleep_clk = of_property_read_bool(plat_priv->dev_node,
  281. "qcom,sleep-clk-support");
  282. cnss_pr_dbg("qcom,sleep-clk-support is %d\n",
  283. plat_priv->sleep_clk);
  284. }
  285. void cnss_get_bwscal_info(struct cnss_plat_data *plat_priv)
  286. {
  287. plat_priv->no_bwscale = of_property_read_bool(plat_priv->dev_node,
  288. "qcom,no-bwscale");
  289. }
  290. static inline int
  291. cnss_get_rc_num(struct cnss_plat_data *plat_priv)
  292. {
  293. return of_property_read_u32(plat_priv->plat_dev->dev.of_node,
  294. "qcom,wlan-rc-num", &plat_priv->rc_num);
  295. }
  296. bool cnss_is_dual_wlan_enabled(void)
  297. {
  298. return IS_ENABLED(CONFIG_CNSS_SUPPORT_DUAL_DEV);
  299. }
  300. /**
  301. * cnss_get_mem_seg_count - Get segment count of memory
  302. * @type: memory type
  303. * @seg: segment count
  304. *
  305. * Return: 0 on success, negative value on failure
  306. */
  307. int cnss_get_mem_seg_count(enum cnss_remote_mem_type type, u32 *seg)
  308. {
  309. struct cnss_plat_data *plat_priv;
  310. plat_priv = cnss_get_plat_priv(NULL);
  311. if (!plat_priv)
  312. return -ENODEV;
  313. switch (type) {
  314. case CNSS_REMOTE_MEM_TYPE_FW:
  315. *seg = plat_priv->fw_mem_seg_len;
  316. break;
  317. case CNSS_REMOTE_MEM_TYPE_QDSS:
  318. *seg = plat_priv->qdss_mem_seg_len;
  319. break;
  320. default:
  321. return -EINVAL;
  322. }
  323. return 0;
  324. }
  325. EXPORT_SYMBOL(cnss_get_mem_seg_count);
  326. /**
  327. * cnss_get_wifi_kobject -return wifi kobject
  328. * Return: Null, to maintain driver comnpatibilty
  329. */
  330. struct kobject *cnss_get_wifi_kobj(struct device *dev)
  331. {
  332. struct cnss_plat_data *plat_priv;
  333. plat_priv = cnss_get_plat_priv(NULL);
  334. if (!plat_priv)
  335. return NULL;
  336. return plat_priv->wifi_kobj;
  337. }
  338. EXPORT_SYMBOL(cnss_get_wifi_kobj);
  339. /**
  340. * cnss_get_mem_segment_info - Get memory info of different type
  341. * @type: memory type
  342. * @segment: array to save the segment info
  343. * @seg: segment count
  344. *
  345. * Return: 0 on success, negative value on failure
  346. */
  347. int cnss_get_mem_segment_info(enum cnss_remote_mem_type type,
  348. struct cnss_mem_segment segment[],
  349. u32 segment_count)
  350. {
  351. struct cnss_plat_data *plat_priv;
  352. u32 i;
  353. plat_priv = cnss_get_plat_priv(NULL);
  354. if (!plat_priv)
  355. return -ENODEV;
  356. switch (type) {
  357. case CNSS_REMOTE_MEM_TYPE_FW:
  358. if (segment_count > plat_priv->fw_mem_seg_len)
  359. segment_count = plat_priv->fw_mem_seg_len;
  360. for (i = 0; i < segment_count; i++) {
  361. segment[i].size = plat_priv->fw_mem[i].size;
  362. segment[i].va = plat_priv->fw_mem[i].va;
  363. segment[i].pa = plat_priv->fw_mem[i].pa;
  364. }
  365. break;
  366. case CNSS_REMOTE_MEM_TYPE_QDSS:
  367. if (segment_count > plat_priv->qdss_mem_seg_len)
  368. segment_count = plat_priv->qdss_mem_seg_len;
  369. for (i = 0; i < segment_count; i++) {
  370. segment[i].size = plat_priv->qdss_mem[i].size;
  371. segment[i].va = plat_priv->qdss_mem[i].va;
  372. segment[i].pa = plat_priv->qdss_mem[i].pa;
  373. }
  374. break;
  375. default:
  376. return -EINVAL;
  377. }
  378. return 0;
  379. }
  380. EXPORT_SYMBOL(cnss_get_mem_segment_info);
  381. static int cnss_get_audio_iommu_domain(struct cnss_plat_data *plat_priv)
  382. {
  383. struct device_node *audio_ion_node;
  384. struct platform_device *audio_ion_pdev;
  385. audio_ion_node = of_find_compatible_node(NULL, NULL,
  386. "qcom,msm-audio-ion");
  387. if (!audio_ion_node) {
  388. cnss_pr_err("Unable to get Audio ion node");
  389. return -EINVAL;
  390. }
  391. audio_ion_pdev = of_find_device_by_node(audio_ion_node);
  392. of_node_put(audio_ion_node);
  393. if (!audio_ion_pdev) {
  394. cnss_pr_err("Unable to get Audio ion platform device");
  395. return -EINVAL;
  396. }
  397. plat_priv->audio_iommu_domain =
  398. iommu_get_domain_for_dev(&audio_ion_pdev->dev);
  399. put_device(&audio_ion_pdev->dev);
  400. if (!plat_priv->audio_iommu_domain) {
  401. cnss_pr_err("Unable to get Audio ion iommu domain");
  402. return -EINVAL;
  403. }
  404. return 0;
  405. }
  406. bool cnss_get_audio_shared_iommu_group_cap(struct device *dev)
  407. {
  408. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  409. struct device_node *audio_ion_node;
  410. struct device_node *cnss_iommu_group_node;
  411. struct device_node *audio_iommu_group_node;
  412. if (!plat_priv)
  413. return false;
  414. audio_ion_node = of_find_compatible_node(NULL, NULL,
  415. "qcom,msm-audio-ion");
  416. if (!audio_ion_node) {
  417. cnss_pr_err("Unable to get Audio ion node");
  418. return false;
  419. }
  420. audio_iommu_group_node = of_parse_phandle(audio_ion_node,
  421. "qcom,iommu-group", 0);
  422. of_node_put(audio_ion_node);
  423. if (!audio_iommu_group_node) {
  424. cnss_pr_err("Unable to get audio iommu group phandle");
  425. return false;
  426. }
  427. of_node_put(audio_iommu_group_node);
  428. cnss_iommu_group_node = of_parse_phandle(dev->of_node,
  429. "qcom,iommu-group", 0);
  430. if (!cnss_iommu_group_node) {
  431. cnss_pr_err("Unable to get cnss iommu group phandle");
  432. return false;
  433. }
  434. of_node_put(cnss_iommu_group_node);
  435. if (cnss_iommu_group_node == audio_iommu_group_node) {
  436. plat_priv->is_audio_shared_iommu_group = true;
  437. cnss_pr_info("CNSS and Audio share IOMMU group");
  438. } else {
  439. cnss_pr_info("CNSS and Audio do not share IOMMU group");
  440. }
  441. return plat_priv->is_audio_shared_iommu_group;
  442. }
  443. EXPORT_SYMBOL(cnss_get_audio_shared_iommu_group_cap);
  444. int cnss_set_feature_list(struct cnss_plat_data *plat_priv,
  445. enum cnss_feature_v01 feature)
  446. {
  447. if (unlikely(!plat_priv || feature >= CNSS_MAX_FEATURE_V01))
  448. return -EINVAL;
  449. plat_priv->feature_list |= 1 << feature;
  450. return 0;
  451. }
  452. int cnss_clear_feature_list(struct cnss_plat_data *plat_priv,
  453. enum cnss_feature_v01 feature)
  454. {
  455. if (unlikely(!plat_priv || feature >= CNSS_MAX_FEATURE_V01))
  456. return -EINVAL;
  457. plat_priv->feature_list &= ~(1 << feature);
  458. return 0;
  459. }
  460. int cnss_get_feature_list(struct cnss_plat_data *plat_priv,
  461. u64 *feature_list)
  462. {
  463. if (unlikely(!plat_priv))
  464. return -EINVAL;
  465. *feature_list = plat_priv->feature_list;
  466. return 0;
  467. }
  468. size_t cnss_get_platform_name(struct cnss_plat_data *plat_priv,
  469. char *buf, const size_t buf_len)
  470. {
  471. if (unlikely(!plat_priv || !buf || !buf_len))
  472. return 0;
  473. if (of_property_read_bool(plat_priv->plat_dev->dev.of_node,
  474. "platform-name-required")) {
  475. struct device_node *root;
  476. root = of_find_node_by_path("/");
  477. if (root) {
  478. const char *model;
  479. size_t model_len;
  480. model = of_get_property(root, "model", NULL);
  481. if (model) {
  482. model_len = strlcpy(buf, model, buf_len);
  483. cnss_pr_dbg("Platform name: %s (%zu)\n",
  484. buf, model_len);
  485. return model_len;
  486. }
  487. }
  488. }
  489. return 0;
  490. }
  491. void cnss_pm_stay_awake(struct cnss_plat_data *plat_priv)
  492. {
  493. if (atomic_inc_return(&plat_priv->pm_count) != 1)
  494. return;
  495. cnss_pr_dbg("PM stay awake, state: 0x%lx, count: %d\n",
  496. plat_priv->driver_state,
  497. atomic_read(&plat_priv->pm_count));
  498. pm_stay_awake(&plat_priv->plat_dev->dev);
  499. }
  500. void cnss_pm_relax(struct cnss_plat_data *plat_priv)
  501. {
  502. int r = atomic_dec_return(&plat_priv->pm_count);
  503. WARN_ON(r < 0);
  504. if (r != 0)
  505. return;
  506. cnss_pr_dbg("PM relax, state: 0x%lx, count: %d\n",
  507. plat_priv->driver_state,
  508. atomic_read(&plat_priv->pm_count));
  509. pm_relax(&plat_priv->plat_dev->dev);
  510. }
  511. int cnss_get_fw_files_for_target(struct device *dev,
  512. struct cnss_fw_files *pfw_files,
  513. u32 target_type, u32 target_version)
  514. {
  515. if (!pfw_files)
  516. return -ENODEV;
  517. switch (target_version) {
  518. case QCA6174_REV3_VERSION:
  519. case QCA6174_REV3_2_VERSION:
  520. memcpy(pfw_files, &FW_FILES_QCA6174_FW_3_0, sizeof(*pfw_files));
  521. break;
  522. default:
  523. memcpy(pfw_files, &FW_FILES_DEFAULT, sizeof(*pfw_files));
  524. cnss_pr_err("Unknown target version, type: 0x%X, version: 0x%X",
  525. target_type, target_version);
  526. break;
  527. }
  528. return 0;
  529. }
  530. EXPORT_SYMBOL(cnss_get_fw_files_for_target);
  531. int cnss_get_platform_cap(struct device *dev, struct cnss_platform_cap *cap)
  532. {
  533. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  534. if (!plat_priv)
  535. return -ENODEV;
  536. if (!cap)
  537. return -EINVAL;
  538. *cap = plat_priv->cap;
  539. cnss_pr_dbg("Platform cap_flag is 0x%x\n", cap->cap_flag);
  540. return 0;
  541. }
  542. EXPORT_SYMBOL(cnss_get_platform_cap);
  543. /**
  544. * cnss_get_fw_cap - Check whether FW supports specific capability or not
  545. * @dev: Device
  546. * @fw_cap: FW Capability which needs to be checked
  547. *
  548. * Return: TRUE if supported, FALSE on failure or if not supported
  549. */
  550. bool cnss_get_fw_cap(struct device *dev, enum cnss_fw_caps fw_cap)
  551. {
  552. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  553. bool is_supported = false;
  554. if (!plat_priv)
  555. return is_supported;
  556. if (!plat_priv->fw_caps)
  557. return is_supported;
  558. switch (fw_cap) {
  559. case CNSS_FW_CAP_DIRECT_LINK_SUPPORT:
  560. is_supported = !!(plat_priv->fw_caps &
  561. QMI_WLFW_DIRECT_LINK_SUPPORT_V01);
  562. break;
  563. case CNSS_FW_CAP_CALDB_SEG_DDR_SUPPORT:
  564. is_supported = !!(plat_priv->fw_caps &
  565. QMI_WLFW_CALDB_SEG_DDR_SUPPORT_V01);
  566. break;
  567. default:
  568. cnss_pr_err("Invalid FW Capability: 0x%x\n", fw_cap);
  569. }
  570. cnss_pr_dbg("FW Capability 0x%x is %s\n", fw_cap,
  571. is_supported ? "supported" : "not supported");
  572. return is_supported;
  573. }
  574. EXPORT_SYMBOL(cnss_get_fw_cap);
  575. /**
  576. * cnss_audio_is_direct_link_supported - Check whether Audio can be used for direct link support
  577. * @dev: Device
  578. *
  579. * Return: TRUE if supported, FALSE on failure or if not supported
  580. */
  581. bool cnss_audio_is_direct_link_supported(struct device *dev)
  582. {
  583. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  584. bool is_supported = false;
  585. if (!plat_priv) {
  586. cnss_pr_err("plat_priv not available to check audio direct link cap\n");
  587. return is_supported;
  588. }
  589. if (cnss_get_audio_iommu_domain(plat_priv) == 0)
  590. is_supported = true;
  591. return is_supported;
  592. }
  593. EXPORT_SYMBOL(cnss_audio_is_direct_link_supported);
  594. void cnss_request_pm_qos(struct device *dev, u32 qos_val)
  595. {
  596. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  597. if (!plat_priv)
  598. return;
  599. cpu_latency_qos_add_request(&plat_priv->qos_request, qos_val);
  600. }
  601. EXPORT_SYMBOL(cnss_request_pm_qos);
  602. void cnss_remove_pm_qos(struct device *dev)
  603. {
  604. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  605. if (!plat_priv)
  606. return;
  607. cpu_latency_qos_remove_request(&plat_priv->qos_request);
  608. }
  609. EXPORT_SYMBOL(cnss_remove_pm_qos);
  610. int cnss_wlan_enable(struct device *dev,
  611. struct cnss_wlan_enable_cfg *config,
  612. enum cnss_driver_mode mode,
  613. const char *host_version)
  614. {
  615. int ret = 0;
  616. struct cnss_plat_data *plat_priv;
  617. if (!dev) {
  618. cnss_pr_err("Invalid dev pointer\n");
  619. return -EINVAL;
  620. }
  621. plat_priv = cnss_bus_dev_to_plat_priv(dev);
  622. if (!plat_priv)
  623. return -ENODEV;
  624. if (plat_priv->device_id == QCA6174_DEVICE_ID)
  625. return 0;
  626. if (test_bit(QMI_BYPASS, &plat_priv->ctrl_params.quirks))
  627. return 0;
  628. if (!config || !host_version) {
  629. cnss_pr_err("Invalid config or host_version pointer\n");
  630. return -EINVAL;
  631. }
  632. cnss_pr_dbg("Mode: %d, config: %pK, host_version: %s\n",
  633. mode, config, host_version);
  634. if (mode == CNSS_WALTEST || mode == CNSS_CCPM)
  635. goto skip_cfg;
  636. if (plat_priv->device_id == QCN7605_DEVICE_ID)
  637. config->send_msi_ce = true;
  638. ret = cnss_wlfw_wlan_cfg_send_sync(plat_priv, config, host_version);
  639. if (ret)
  640. goto out;
  641. skip_cfg:
  642. ret = cnss_wlfw_wlan_mode_send_sync(plat_priv, mode);
  643. out:
  644. return ret;
  645. }
  646. EXPORT_SYMBOL(cnss_wlan_enable);
  647. int cnss_wlan_disable(struct device *dev, enum cnss_driver_mode mode)
  648. {
  649. int ret = 0;
  650. struct cnss_plat_data *plat_priv;
  651. if (!dev) {
  652. cnss_pr_err("Invalid dev pointer\n");
  653. return -EINVAL;
  654. }
  655. plat_priv = cnss_bus_dev_to_plat_priv(dev);
  656. if (!plat_priv)
  657. return -ENODEV;
  658. if (plat_priv->device_id == QCA6174_DEVICE_ID)
  659. return 0;
  660. if (test_bit(QMI_BYPASS, &plat_priv->ctrl_params.quirks))
  661. return 0;
  662. ret = cnss_wlfw_wlan_mode_send_sync(plat_priv, CNSS_OFF);
  663. cnss_bus_free_qdss_mem(plat_priv);
  664. return ret;
  665. }
  666. EXPORT_SYMBOL(cnss_wlan_disable);
  667. #if (LINUX_VERSION_CODE < KERNEL_VERSION(6, 2, 0))
  668. int cnss_iommu_map(struct iommu_domain *domain,
  669. unsigned long iova, phys_addr_t paddr, size_t size, int prot)
  670. {
  671. return iommu_map(domain, iova, paddr, size, prot);
  672. }
  673. #else
  674. int cnss_iommu_map(struct iommu_domain *domain,
  675. unsigned long iova, phys_addr_t paddr, size_t size, int prot)
  676. {
  677. return iommu_map(domain, iova, paddr, size, prot, GFP_KERNEL);
  678. }
  679. #endif
  680. int cnss_audio_smmu_map(struct device *dev, phys_addr_t paddr,
  681. dma_addr_t iova, size_t size)
  682. {
  683. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  684. uint32_t page_offset;
  685. if (!plat_priv)
  686. return -ENODEV;
  687. if (!plat_priv->audio_iommu_domain)
  688. return -EINVAL;
  689. if (plat_priv->is_audio_shared_iommu_group)
  690. return 0;
  691. page_offset = iova & (PAGE_SIZE - 1);
  692. if (page_offset + size > PAGE_SIZE)
  693. size += PAGE_SIZE;
  694. iova -= page_offset;
  695. paddr -= page_offset;
  696. return cnss_iommu_map(plat_priv->audio_iommu_domain, iova, paddr,
  697. roundup(size, PAGE_SIZE), IOMMU_READ |
  698. IOMMU_WRITE | IOMMU_CACHE);
  699. }
  700. EXPORT_SYMBOL(cnss_audio_smmu_map);
  701. void cnss_audio_smmu_unmap(struct device *dev, dma_addr_t iova, size_t size)
  702. {
  703. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  704. uint32_t page_offset;
  705. if (!plat_priv || !plat_priv->audio_iommu_domain ||
  706. plat_priv->is_audio_shared_iommu_group)
  707. return;
  708. page_offset = iova & (PAGE_SIZE - 1);
  709. if (page_offset + size > PAGE_SIZE)
  710. size += PAGE_SIZE;
  711. iova -= page_offset;
  712. iommu_unmap(plat_priv->audio_iommu_domain, iova,
  713. roundup(size, PAGE_SIZE));
  714. }
  715. EXPORT_SYMBOL(cnss_audio_smmu_unmap);
  716. int cnss_get_fw_lpass_shared_mem(struct device *dev, dma_addr_t *iova,
  717. size_t *size)
  718. {
  719. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  720. uint8_t i;
  721. if (!plat_priv)
  722. return -EINVAL;
  723. for (i = 0; i < plat_priv->fw_mem_seg_len; i++) {
  724. if (plat_priv->fw_mem[i].type ==
  725. QMI_WLFW_MEM_LPASS_SHARED_V01) {
  726. *iova = plat_priv->fw_mem[i].pa;
  727. *size = plat_priv->fw_mem[i].size;
  728. return 0;
  729. }
  730. }
  731. return -EINVAL;
  732. }
  733. EXPORT_SYMBOL(cnss_get_fw_lpass_shared_mem);
  734. int cnss_athdiag_read(struct device *dev, u32 offset, u32 mem_type,
  735. u32 data_len, u8 *output)
  736. {
  737. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  738. int ret = 0;
  739. if (!plat_priv) {
  740. cnss_pr_err("plat_priv is NULL!\n");
  741. return -EINVAL;
  742. }
  743. if (plat_priv->device_id == QCA6174_DEVICE_ID)
  744. return 0;
  745. if (!test_bit(CNSS_FW_READY, &plat_priv->driver_state)) {
  746. cnss_pr_err("Invalid state for athdiag read: 0x%lx\n",
  747. plat_priv->driver_state);
  748. ret = -EINVAL;
  749. goto out;
  750. }
  751. ret = cnss_wlfw_athdiag_read_send_sync(plat_priv, offset, mem_type,
  752. data_len, output);
  753. out:
  754. return ret;
  755. }
  756. EXPORT_SYMBOL(cnss_athdiag_read);
  757. int cnss_athdiag_write(struct device *dev, u32 offset, u32 mem_type,
  758. u32 data_len, u8 *input)
  759. {
  760. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  761. int ret = 0;
  762. if (!plat_priv) {
  763. cnss_pr_err("plat_priv is NULL!\n");
  764. return -EINVAL;
  765. }
  766. if (plat_priv->device_id == QCA6174_DEVICE_ID)
  767. return 0;
  768. if (!test_bit(CNSS_FW_READY, &plat_priv->driver_state)) {
  769. cnss_pr_err("Invalid state for athdiag write: 0x%lx\n",
  770. plat_priv->driver_state);
  771. ret = -EINVAL;
  772. goto out;
  773. }
  774. ret = cnss_wlfw_athdiag_write_send_sync(plat_priv, offset, mem_type,
  775. data_len, input);
  776. out:
  777. return ret;
  778. }
  779. EXPORT_SYMBOL(cnss_athdiag_write);
  780. int cnss_set_fw_log_mode(struct device *dev, u8 fw_log_mode)
  781. {
  782. struct cnss_plat_data *plat_priv;
  783. if (!dev) {
  784. cnss_pr_err("Invalid dev pointer\n");
  785. return -EINVAL;
  786. }
  787. plat_priv = cnss_bus_dev_to_plat_priv(dev);
  788. if (!plat_priv)
  789. return -ENODEV;
  790. if (plat_priv->device_id == QCA6174_DEVICE_ID)
  791. return 0;
  792. return cnss_wlfw_ini_send_sync(plat_priv, fw_log_mode);
  793. }
  794. EXPORT_SYMBOL(cnss_set_fw_log_mode);
  795. int cnss_set_pcie_gen_speed(struct device *dev, u8 pcie_gen_speed)
  796. {
  797. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  798. if (!plat_priv)
  799. return -EINVAL;
  800. if (!plat_priv->fw_pcie_gen_switch) {
  801. cnss_pr_err("Firmware does not support PCIe gen switch\n");
  802. return -EOPNOTSUPP;
  803. }
  804. if (pcie_gen_speed < QMI_PCIE_GEN_SPEED_1_V01 ||
  805. pcie_gen_speed > QMI_PCIE_GEN_SPEED_3_V01)
  806. return -EINVAL;
  807. cnss_pr_dbg("WLAN provided PCIE gen speed: %d\n", pcie_gen_speed);
  808. plat_priv->pcie_gen_speed = pcie_gen_speed;
  809. return 0;
  810. }
  811. EXPORT_SYMBOL(cnss_set_pcie_gen_speed);
  812. static bool cnss_is_aux_support_enabled(struct cnss_plat_data *plat_priv)
  813. {
  814. switch (plat_priv->device_id) {
  815. case PEACH_DEVICE_ID:
  816. if (!plat_priv->fw_aux_uc_support) {
  817. cnss_pr_dbg("FW does not support aux uc capability\n");
  818. return false;
  819. }
  820. break;
  821. default:
  822. cnss_pr_dbg("Host does not support aux uc capability\n");
  823. return false;
  824. }
  825. return true;
  826. }
  827. static int cnss_fw_mem_ready_hdlr(struct cnss_plat_data *plat_priv)
  828. {
  829. int ret = 0;
  830. if (!plat_priv)
  831. return -ENODEV;
  832. set_bit(CNSS_FW_MEM_READY, &plat_priv->driver_state);
  833. ret = cnss_wlfw_tgt_cap_send_sync(plat_priv);
  834. if (ret)
  835. goto out;
  836. cnss_bus_load_tme_patch(plat_priv);
  837. cnss_wlfw_tme_patch_dnld_send_sync(plat_priv,
  838. WLFW_TME_LITE_PATCH_FILE_V01);
  839. if (plat_priv->hds_enabled)
  840. cnss_wlfw_bdf_dnld_send_sync(plat_priv, CNSS_BDF_HDS);
  841. cnss_wlfw_bdf_dnld_send_sync(plat_priv, CNSS_BDF_REGDB);
  842. if (plat_priv->device_id == QCN7605_DEVICE_ID)
  843. plat_priv->ctrl_params.bdf_type = CNSS_BDF_BIN;
  844. ret = cnss_wlfw_bdf_dnld_send_sync(plat_priv,
  845. plat_priv->ctrl_params.bdf_type);
  846. if (ret)
  847. goto out;
  848. if (plat_priv->device_id == QCN7605_DEVICE_ID)
  849. return 0;
  850. ret = cnss_bus_load_m3(plat_priv);
  851. if (ret)
  852. goto out;
  853. ret = cnss_wlfw_m3_dnld_send_sync(plat_priv);
  854. if (ret)
  855. goto out;
  856. if (cnss_is_aux_support_enabled(plat_priv)) {
  857. ret = cnss_bus_load_aux(plat_priv);
  858. if (ret)
  859. goto out;
  860. ret = cnss_wlfw_aux_dnld_send_sync(plat_priv);
  861. if (ret)
  862. goto out;
  863. }
  864. cnss_wlfw_qdss_dnld_send_sync(plat_priv);
  865. return 0;
  866. out:
  867. return ret;
  868. }
  869. static int cnss_request_antenna_sharing(struct cnss_plat_data *plat_priv)
  870. {
  871. int ret = 0;
  872. if (!plat_priv->antenna) {
  873. ret = cnss_wlfw_antenna_switch_send_sync(plat_priv);
  874. if (ret)
  875. goto out;
  876. }
  877. if (test_bit(CNSS_COEX_CONNECTED, &plat_priv->driver_state)) {
  878. ret = coex_antenna_switch_to_wlan_send_sync_msg(plat_priv);
  879. if (ret)
  880. goto out;
  881. }
  882. ret = cnss_wlfw_antenna_grant_send_sync(plat_priv);
  883. if (ret)
  884. goto out;
  885. return 0;
  886. out:
  887. return ret;
  888. }
  889. static void cnss_release_antenna_sharing(struct cnss_plat_data *plat_priv)
  890. {
  891. if (test_bit(CNSS_COEX_CONNECTED, &plat_priv->driver_state))
  892. coex_antenna_switch_to_mdm_send_sync_msg(plat_priv);
  893. }
  894. static int cnss_setup_dms_mac(struct cnss_plat_data *plat_priv)
  895. {
  896. u32 i;
  897. int ret = 0;
  898. struct cnss_plat_ipc_daemon_config *cfg;
  899. ret = cnss_qmi_get_dms_mac(plat_priv);
  900. if (ret == 0 && plat_priv->dms.mac_valid)
  901. goto qmi_send;
  902. /* DTSI property use-nv-mac is used to force DMS MAC address for WLAN.
  903. * Thus assert on failure to get MAC from DMS even after retries
  904. */
  905. if (plat_priv->use_nv_mac) {
  906. /* Check if Daemon says platform support DMS MAC provisioning */
  907. cfg = cnss_plat_ipc_qmi_daemon_config();
  908. if (cfg) {
  909. if (!cfg->dms_mac_addr_supported) {
  910. cnss_pr_err("DMS MAC address not supported\n");
  911. CNSS_ASSERT(0);
  912. return -EINVAL;
  913. }
  914. }
  915. for (i = 0; i < CNSS_DMS_QMI_CONNECTION_WAIT_RETRY; i++) {
  916. if (plat_priv->dms.mac_valid)
  917. break;
  918. ret = cnss_qmi_get_dms_mac(plat_priv);
  919. if (ret == 0)
  920. break;
  921. msleep(CNSS_DMS_QMI_CONNECTION_WAIT_MS);
  922. }
  923. if (!plat_priv->dms.mac_valid) {
  924. cnss_pr_err("Unable to get MAC from DMS after retries\n");
  925. CNSS_ASSERT(0);
  926. return -EINVAL;
  927. }
  928. }
  929. qmi_send:
  930. if (plat_priv->dms.mac_valid)
  931. ret =
  932. cnss_wlfw_wlan_mac_req_send_sync(plat_priv, plat_priv->dms.mac,
  933. ARRAY_SIZE(plat_priv->dms.mac));
  934. return ret;
  935. }
  936. static int cnss_cal_db_mem_update(struct cnss_plat_data *plat_priv,
  937. enum cnss_cal_db_op op, u32 *size)
  938. {
  939. int ret = 0;
  940. u32 timeout = cnss_get_timeout(plat_priv,
  941. CNSS_TIMEOUT_DAEMON_CONNECTION);
  942. enum cnss_plat_ipc_qmi_client_id_v01 client_id =
  943. CNSS_PLAT_IPC_DAEMON_QMI_CLIENT_V01;
  944. if (op >= CNSS_CAL_DB_INVALID_OP)
  945. return -EINVAL;
  946. if (!plat_priv->cbc_file_download) {
  947. cnss_pr_info("CAL DB file not required as per BDF\n");
  948. return 0;
  949. }
  950. if (*size == 0) {
  951. cnss_pr_err("Invalid cal file size\n");
  952. return -EINVAL;
  953. }
  954. if (!test_bit(CNSS_DAEMON_CONNECTED, &plat_priv->driver_state)) {
  955. cnss_pr_info("Waiting for CNSS Daemon connection\n");
  956. ret = wait_for_completion_timeout(&plat_priv->daemon_connected,
  957. msecs_to_jiffies(timeout));
  958. if (!ret) {
  959. cnss_pr_err("Daemon not yet connected\n");
  960. CNSS_ASSERT(0);
  961. return ret;
  962. }
  963. }
  964. if (!plat_priv->cal_mem->va) {
  965. cnss_pr_err("CAL DB Memory not setup for FW\n");
  966. return -EINVAL;
  967. }
  968. /* Copy CAL DB file contents to/from CAL_TYPE_DDR mem allocated to FW */
  969. if (op == CNSS_CAL_DB_DOWNLOAD) {
  970. cnss_pr_dbg("Initiating Calibration file download to mem\n");
  971. ret = cnss_plat_ipc_qmi_file_download(client_id,
  972. CNSS_CAL_DB_FILE_NAME,
  973. plat_priv->cal_mem->va,
  974. size);
  975. } else {
  976. cnss_pr_dbg("Initiating Calibration mem upload to file\n");
  977. ret = cnss_plat_ipc_qmi_file_upload(client_id,
  978. CNSS_CAL_DB_FILE_NAME,
  979. plat_priv->cal_mem->va,
  980. *size);
  981. }
  982. if (ret)
  983. cnss_pr_err("Cal DB file %s %s failure\n",
  984. CNSS_CAL_DB_FILE_NAME,
  985. op == CNSS_CAL_DB_DOWNLOAD ? "download" : "upload");
  986. else
  987. cnss_pr_dbg("Cal DB file %s %s size %d done\n",
  988. CNSS_CAL_DB_FILE_NAME,
  989. op == CNSS_CAL_DB_DOWNLOAD ? "download" : "upload",
  990. *size);
  991. return ret;
  992. }
  993. static int cnss_cal_mem_upload_to_file(struct cnss_plat_data *plat_priv)
  994. {
  995. if (plat_priv->cal_file_size > plat_priv->cal_mem->size) {
  996. cnss_pr_err("Cal file size is larger than Cal DB Mem size\n");
  997. return -EINVAL;
  998. }
  999. return cnss_cal_db_mem_update(plat_priv, CNSS_CAL_DB_UPLOAD,
  1000. &plat_priv->cal_file_size);
  1001. }
  1002. static int cnss_cal_file_download_to_mem(struct cnss_plat_data *plat_priv,
  1003. u32 *cal_file_size)
  1004. {
  1005. /* To download pass the total size of cal DB mem allocated.
  1006. * After cal file is download to mem, its size is updated in
  1007. * return pointer
  1008. */
  1009. *cal_file_size = plat_priv->cal_mem->size;
  1010. return cnss_cal_db_mem_update(plat_priv, CNSS_CAL_DB_DOWNLOAD,
  1011. cal_file_size);
  1012. }
  1013. static int cnss_fw_ready_hdlr(struct cnss_plat_data *plat_priv)
  1014. {
  1015. int ret = 0;
  1016. u32 cal_file_size = 0;
  1017. if (!plat_priv)
  1018. return -ENODEV;
  1019. if (test_bit(CNSS_IN_REBOOT, &plat_priv->driver_state)) {
  1020. cnss_pr_err("Reboot is in progress, ignore FW ready\n");
  1021. return -EINVAL;
  1022. }
  1023. cnss_pr_dbg("Processing FW Init Done..\n");
  1024. del_timer(&plat_priv->fw_boot_timer);
  1025. set_bit(CNSS_FW_READY, &plat_priv->driver_state);
  1026. clear_bit(CNSS_DEV_ERR_NOTIFY, &plat_priv->driver_state);
  1027. cnss_wlfw_send_pcie_gen_speed_sync(plat_priv);
  1028. cnss_send_subsys_restart_level_msg(plat_priv);
  1029. if (test_bit(CNSS_FW_BOOT_RECOVERY, &plat_priv->driver_state)) {
  1030. clear_bit(CNSS_FW_BOOT_RECOVERY, &plat_priv->driver_state);
  1031. clear_bit(CNSS_DRIVER_RECOVERY, &plat_priv->driver_state);
  1032. }
  1033. if (test_bit(ENABLE_WALTEST, &plat_priv->ctrl_params.quirks)) {
  1034. ret = cnss_wlfw_wlan_mode_send_sync(plat_priv,
  1035. CNSS_WALTEST);
  1036. } else if (test_bit(CNSS_IN_COLD_BOOT_CAL, &plat_priv->driver_state)) {
  1037. cnss_request_antenna_sharing(plat_priv);
  1038. cnss_cal_file_download_to_mem(plat_priv, &cal_file_size);
  1039. cnss_wlfw_cal_report_req_send_sync(plat_priv, cal_file_size);
  1040. plat_priv->cal_time = jiffies;
  1041. ret = cnss_wlfw_wlan_mode_send_sync(plat_priv,
  1042. CNSS_CALIBRATION);
  1043. } else {
  1044. ret = cnss_setup_dms_mac(plat_priv);
  1045. ret = cnss_bus_call_driver_probe(plat_priv);
  1046. }
  1047. if (ret && test_bit(CNSS_DEV_ERR_NOTIFY, &plat_priv->driver_state))
  1048. goto out;
  1049. else if (ret)
  1050. goto shutdown;
  1051. cnss_vreg_unvote_type(plat_priv, CNSS_VREG_PRIM);
  1052. return 0;
  1053. shutdown:
  1054. cnss_bus_dev_shutdown(plat_priv);
  1055. clear_bit(CNSS_FW_READY, &plat_priv->driver_state);
  1056. clear_bit(CNSS_FW_MEM_READY, &plat_priv->driver_state);
  1057. out:
  1058. return ret;
  1059. }
  1060. static char *cnss_driver_event_to_str(enum cnss_driver_event_type type)
  1061. {
  1062. switch (type) {
  1063. case CNSS_DRIVER_EVENT_SERVER_ARRIVE:
  1064. return "SERVER_ARRIVE";
  1065. case CNSS_DRIVER_EVENT_SERVER_EXIT:
  1066. return "SERVER_EXIT";
  1067. case CNSS_DRIVER_EVENT_REQUEST_MEM:
  1068. return "REQUEST_MEM";
  1069. case CNSS_DRIVER_EVENT_FW_MEM_READY:
  1070. return "FW_MEM_READY";
  1071. case CNSS_DRIVER_EVENT_FW_READY:
  1072. return "FW_READY";
  1073. case CNSS_DRIVER_EVENT_COLD_BOOT_CAL_START:
  1074. return "COLD_BOOT_CAL_START";
  1075. case CNSS_DRIVER_EVENT_COLD_BOOT_CAL_DONE:
  1076. return "COLD_BOOT_CAL_DONE";
  1077. case CNSS_DRIVER_EVENT_REGISTER_DRIVER:
  1078. return "REGISTER_DRIVER";
  1079. case CNSS_DRIVER_EVENT_UNREGISTER_DRIVER:
  1080. return "UNREGISTER_DRIVER";
  1081. case CNSS_DRIVER_EVENT_RECOVERY:
  1082. return "RECOVERY";
  1083. case CNSS_DRIVER_EVENT_FORCE_FW_ASSERT:
  1084. return "FORCE_FW_ASSERT";
  1085. case CNSS_DRIVER_EVENT_POWER_UP:
  1086. return "POWER_UP";
  1087. case CNSS_DRIVER_EVENT_POWER_DOWN:
  1088. return "POWER_DOWN";
  1089. case CNSS_DRIVER_EVENT_IDLE_RESTART:
  1090. return "IDLE_RESTART";
  1091. case CNSS_DRIVER_EVENT_IDLE_SHUTDOWN:
  1092. return "IDLE_SHUTDOWN";
  1093. case CNSS_DRIVER_EVENT_IMS_WFC_CALL_IND:
  1094. return "IMS_WFC_CALL_IND";
  1095. case CNSS_DRIVER_EVENT_WLFW_TWT_CFG_IND:
  1096. return "WLFW_TWC_CFG_IND";
  1097. case CNSS_DRIVER_EVENT_QDSS_TRACE_REQ_MEM:
  1098. return "QDSS_TRACE_REQ_MEM";
  1099. case CNSS_DRIVER_EVENT_FW_MEM_FILE_SAVE:
  1100. return "FW_MEM_FILE_SAVE";
  1101. case CNSS_DRIVER_EVENT_QDSS_TRACE_FREE:
  1102. return "QDSS_TRACE_FREE";
  1103. case CNSS_DRIVER_EVENT_QDSS_TRACE_REQ_DATA:
  1104. return "QDSS_TRACE_REQ_DATA";
  1105. case CNSS_DRIVER_EVENT_MAX:
  1106. return "EVENT_MAX";
  1107. }
  1108. return "UNKNOWN";
  1109. };
  1110. int cnss_driver_event_post(struct cnss_plat_data *plat_priv,
  1111. enum cnss_driver_event_type type,
  1112. u32 flags, void *data)
  1113. {
  1114. struct cnss_driver_event *event;
  1115. unsigned long irq_flags;
  1116. int gfp = GFP_KERNEL;
  1117. int ret = 0;
  1118. if (!plat_priv)
  1119. return -ENODEV;
  1120. cnss_pr_dbg("Posting event: %s(%d)%s, state: 0x%lx flags: 0x%0x\n",
  1121. cnss_driver_event_to_str(type), type,
  1122. flags ? "-sync" : "", plat_priv->driver_state, flags);
  1123. if (type >= CNSS_DRIVER_EVENT_MAX) {
  1124. cnss_pr_err("Invalid Event type: %d, can't post", type);
  1125. return -EINVAL;
  1126. }
  1127. if (in_interrupt() || irqs_disabled())
  1128. gfp = GFP_ATOMIC;
  1129. event = kzalloc(sizeof(*event), gfp);
  1130. if (!event)
  1131. return -ENOMEM;
  1132. cnss_pm_stay_awake(plat_priv);
  1133. event->type = type;
  1134. event->data = data;
  1135. init_completion(&event->complete);
  1136. event->ret = CNSS_EVENT_PENDING;
  1137. event->sync = !!(flags & CNSS_EVENT_SYNC);
  1138. spin_lock_irqsave(&plat_priv->event_lock, irq_flags);
  1139. list_add_tail(&event->list, &plat_priv->event_list);
  1140. spin_unlock_irqrestore(&plat_priv->event_lock, irq_flags);
  1141. queue_work(plat_priv->event_wq, &plat_priv->event_work);
  1142. if (!(flags & CNSS_EVENT_SYNC))
  1143. goto out;
  1144. if (flags & CNSS_EVENT_UNKILLABLE)
  1145. wait_for_completion(&event->complete);
  1146. else if (flags & CNSS_EVENT_UNINTERRUPTIBLE)
  1147. ret = wait_for_completion_killable(&event->complete);
  1148. else
  1149. ret = wait_for_completion_interruptible(&event->complete);
  1150. cnss_pr_dbg("Completed event: %s(%d), state: 0x%lx, ret: %d/%d\n",
  1151. cnss_driver_event_to_str(type), type,
  1152. plat_priv->driver_state, ret, event->ret);
  1153. spin_lock_irqsave(&plat_priv->event_lock, irq_flags);
  1154. if (ret == -ERESTARTSYS && event->ret == CNSS_EVENT_PENDING) {
  1155. event->sync = false;
  1156. spin_unlock_irqrestore(&plat_priv->event_lock, irq_flags);
  1157. ret = -EINTR;
  1158. goto out;
  1159. }
  1160. spin_unlock_irqrestore(&plat_priv->event_lock, irq_flags);
  1161. ret = event->ret;
  1162. kfree(event);
  1163. out:
  1164. cnss_pm_relax(plat_priv);
  1165. return ret;
  1166. }
  1167. /**
  1168. * cnss_get_timeout - Get timeout for corresponding type.
  1169. * @plat_priv: Pointer to platform driver context.
  1170. * @cnss_timeout_type: Timeout type.
  1171. *
  1172. * Return: Timeout in milliseconds.
  1173. */
  1174. unsigned int cnss_get_timeout(struct cnss_plat_data *plat_priv,
  1175. enum cnss_timeout_type timeout_type)
  1176. {
  1177. unsigned int qmi_timeout = cnss_get_qmi_timeout(plat_priv);
  1178. switch (timeout_type) {
  1179. case CNSS_TIMEOUT_QMI:
  1180. return qmi_timeout;
  1181. case CNSS_TIMEOUT_POWER_UP:
  1182. return (qmi_timeout << 2);
  1183. case CNSS_TIMEOUT_IDLE_RESTART:
  1184. /* In idle restart power up sequence, we have fw_boot_timer to
  1185. * handle FW initialization failure.
  1186. * It uses WLAN_MISSION_MODE_TIMEOUT, so setup 3x that time to
  1187. * account for FW dump collection and FW re-initialization on
  1188. * retry.
  1189. */
  1190. return (qmi_timeout + WLAN_MISSION_MODE_TIMEOUT * 3);
  1191. case CNSS_TIMEOUT_CALIBRATION:
  1192. /* Similar to mission mode, in CBC if FW init fails
  1193. * fw recovery is tried. Thus return 2x the CBC timeout.
  1194. */
  1195. return (qmi_timeout + WLAN_COLD_BOOT_CAL_TIMEOUT * 2);
  1196. case CNSS_TIMEOUT_WLAN_WATCHDOG:
  1197. return ((qmi_timeout << 1) + WLAN_WD_TIMEOUT_MS);
  1198. case CNSS_TIMEOUT_RDDM:
  1199. return CNSS_RDDM_TIMEOUT_MS;
  1200. case CNSS_TIMEOUT_RECOVERY:
  1201. return RECOVERY_TIMEOUT;
  1202. case CNSS_TIMEOUT_DAEMON_CONNECTION:
  1203. return qmi_timeout + CNSS_DAEMON_CONNECT_TIMEOUT_MS;
  1204. default:
  1205. return qmi_timeout;
  1206. }
  1207. }
  1208. unsigned int cnss_get_boot_timeout(struct device *dev)
  1209. {
  1210. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  1211. if (!plat_priv) {
  1212. cnss_pr_err("plat_priv is NULL\n");
  1213. return 0;
  1214. }
  1215. return cnss_get_timeout(plat_priv, CNSS_TIMEOUT_QMI);
  1216. }
  1217. EXPORT_SYMBOL(cnss_get_boot_timeout);
  1218. int cnss_power_up(struct device *dev)
  1219. {
  1220. int ret = 0;
  1221. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  1222. unsigned int timeout;
  1223. if (!plat_priv) {
  1224. cnss_pr_err("plat_priv is NULL\n");
  1225. return -ENODEV;
  1226. }
  1227. cnss_pr_dbg("Powering up device\n");
  1228. ret = cnss_driver_event_post(plat_priv,
  1229. CNSS_DRIVER_EVENT_POWER_UP,
  1230. CNSS_EVENT_SYNC, NULL);
  1231. if (ret)
  1232. goto out;
  1233. if (plat_priv->device_id == QCA6174_DEVICE_ID)
  1234. goto out;
  1235. timeout = cnss_get_timeout(plat_priv, CNSS_TIMEOUT_POWER_UP);
  1236. reinit_completion(&plat_priv->power_up_complete);
  1237. ret = wait_for_completion_timeout(&plat_priv->power_up_complete,
  1238. msecs_to_jiffies(timeout));
  1239. if (!ret) {
  1240. cnss_pr_err("Timeout (%ums) waiting for power up to complete\n",
  1241. timeout);
  1242. ret = -EAGAIN;
  1243. goto out;
  1244. }
  1245. return 0;
  1246. out:
  1247. return ret;
  1248. }
  1249. EXPORT_SYMBOL(cnss_power_up);
  1250. int cnss_power_down(struct device *dev)
  1251. {
  1252. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  1253. if (!plat_priv) {
  1254. cnss_pr_err("plat_priv is NULL\n");
  1255. return -ENODEV;
  1256. }
  1257. cnss_pr_dbg("Powering down device\n");
  1258. return cnss_driver_event_post(plat_priv,
  1259. CNSS_DRIVER_EVENT_POWER_DOWN,
  1260. CNSS_EVENT_SYNC, NULL);
  1261. }
  1262. EXPORT_SYMBOL(cnss_power_down);
  1263. int cnss_idle_restart(struct device *dev)
  1264. {
  1265. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  1266. unsigned int timeout;
  1267. int ret = 0;
  1268. if (!plat_priv) {
  1269. cnss_pr_err("plat_priv is NULL\n");
  1270. return -ENODEV;
  1271. }
  1272. if (!mutex_trylock(&plat_priv->driver_ops_lock)) {
  1273. cnss_pr_dbg("Another driver operation is in progress, ignore idle restart\n");
  1274. return -EBUSY;
  1275. }
  1276. cnss_pr_dbg("Doing idle restart\n");
  1277. reinit_completion(&plat_priv->power_up_complete);
  1278. if (test_bit(CNSS_IN_REBOOT, &plat_priv->driver_state)) {
  1279. cnss_pr_dbg("Reboot or shutdown is in progress, ignore idle restart\n");
  1280. ret = -EINVAL;
  1281. goto out;
  1282. }
  1283. ret = cnss_driver_event_post(plat_priv,
  1284. CNSS_DRIVER_EVENT_IDLE_RESTART,
  1285. CNSS_EVENT_SYNC_UNINTERRUPTIBLE, NULL);
  1286. if (ret == -EINTR && plat_priv->device_id != QCA6174_DEVICE_ID)
  1287. cnss_pr_err("Idle restart has been interrupted but device power up is still in progress");
  1288. else if (ret)
  1289. goto out;
  1290. if (plat_priv->device_id == QCA6174_DEVICE_ID) {
  1291. ret = cnss_bus_call_driver_probe(plat_priv);
  1292. goto out;
  1293. }
  1294. timeout = cnss_get_timeout(plat_priv, CNSS_TIMEOUT_IDLE_RESTART);
  1295. ret = wait_for_completion_timeout(&plat_priv->power_up_complete,
  1296. msecs_to_jiffies(timeout));
  1297. if (plat_priv->power_up_error) {
  1298. ret = plat_priv->power_up_error;
  1299. clear_bit(CNSS_DRIVER_IDLE_RESTART, &plat_priv->driver_state);
  1300. cnss_pr_dbg("Power up error:%d, exiting\n",
  1301. plat_priv->power_up_error);
  1302. goto out;
  1303. }
  1304. if (!ret) {
  1305. /* This exception occurs after attempting retry of FW recovery.
  1306. * Thus we can safely power off the device.
  1307. */
  1308. cnss_fatal_err("Timeout (%ums) waiting for idle restart to complete\n",
  1309. timeout);
  1310. ret = -ETIMEDOUT;
  1311. cnss_power_down(dev);
  1312. CNSS_ASSERT(0);
  1313. goto out;
  1314. }
  1315. if (test_bit(CNSS_IN_REBOOT, &plat_priv->driver_state)) {
  1316. cnss_pr_dbg("Reboot or shutdown is in progress, ignore idle restart\n");
  1317. del_timer(&plat_priv->fw_boot_timer);
  1318. ret = -EINVAL;
  1319. goto out;
  1320. }
  1321. /* In non-DRV mode, remove MHI satellite configuration. Switching to
  1322. * non-DRV is supported only once after device reboots and before wifi
  1323. * is turned on. We do not allow switching back to DRV.
  1324. * To bring device back into DRV, user needs to reboot device.
  1325. */
  1326. if (test_bit(DISABLE_DRV, &plat_priv->ctrl_params.quirks)) {
  1327. cnss_pr_dbg("DRV is disabled\n");
  1328. cnss_bus_disable_mhi_satellite_cfg(plat_priv);
  1329. }
  1330. mutex_unlock(&plat_priv->driver_ops_lock);
  1331. return 0;
  1332. out:
  1333. mutex_unlock(&plat_priv->driver_ops_lock);
  1334. return ret;
  1335. }
  1336. EXPORT_SYMBOL(cnss_idle_restart);
  1337. int cnss_idle_shutdown(struct device *dev)
  1338. {
  1339. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  1340. if (!plat_priv) {
  1341. cnss_pr_err("plat_priv is NULL\n");
  1342. return -ENODEV;
  1343. }
  1344. if (test_bit(CNSS_IN_SUSPEND_RESUME, &plat_priv->driver_state)) {
  1345. cnss_pr_dbg("System suspend or resume in progress, ignore idle shutdown\n");
  1346. return -EAGAIN;
  1347. }
  1348. cnss_pr_dbg("Doing idle shutdown\n");
  1349. if (test_bit(CNSS_DRIVER_RECOVERY, &plat_priv->driver_state) ||
  1350. test_bit(CNSS_DEV_ERR_NOTIFY, &plat_priv->driver_state)) {
  1351. cnss_pr_dbg("Recovery in progress. Ignore IDLE Shutdown\n");
  1352. return -EBUSY;
  1353. }
  1354. return cnss_driver_event_post(plat_priv,
  1355. CNSS_DRIVER_EVENT_IDLE_SHUTDOWN,
  1356. CNSS_EVENT_SYNC_UNINTERRUPTIBLE, NULL);
  1357. }
  1358. EXPORT_SYMBOL(cnss_idle_shutdown);
  1359. static int cnss_get_resources(struct cnss_plat_data *plat_priv)
  1360. {
  1361. int ret = 0;
  1362. ret = cnss_get_vreg_type(plat_priv, CNSS_VREG_PRIM);
  1363. if (ret < 0) {
  1364. cnss_pr_err("Failed to get vreg, err = %d\n", ret);
  1365. goto out;
  1366. }
  1367. ret = cnss_get_clk(plat_priv);
  1368. if (ret) {
  1369. cnss_pr_err("Failed to get clocks, err = %d\n", ret);
  1370. goto put_vreg;
  1371. }
  1372. ret = cnss_get_pinctrl(plat_priv);
  1373. if (ret) {
  1374. cnss_pr_err("Failed to get pinctrl, err = %d\n", ret);
  1375. goto put_clk;
  1376. }
  1377. return 0;
  1378. put_clk:
  1379. cnss_put_clk(plat_priv);
  1380. put_vreg:
  1381. cnss_put_vreg_type(plat_priv, CNSS_VREG_PRIM);
  1382. out:
  1383. return ret;
  1384. }
  1385. static void cnss_put_resources(struct cnss_plat_data *plat_priv)
  1386. {
  1387. cnss_put_clk(plat_priv);
  1388. cnss_put_vreg_type(plat_priv, CNSS_VREG_PRIM);
  1389. }
  1390. #if IS_ENABLED(CONFIG_ESOC) && IS_ENABLED(CONFIG_MSM_SUBSYSTEM_RESTART)
  1391. static int cnss_modem_notifier_nb(struct notifier_block *nb,
  1392. unsigned long code,
  1393. void *ss_handle)
  1394. {
  1395. struct cnss_plat_data *plat_priv =
  1396. container_of(nb, struct cnss_plat_data, modem_nb);
  1397. struct cnss_esoc_info *esoc_info;
  1398. cnss_pr_dbg("Modem notifier: event %lu\n", code);
  1399. if (!plat_priv)
  1400. return NOTIFY_DONE;
  1401. esoc_info = &plat_priv->esoc_info;
  1402. if (code == SUBSYS_AFTER_POWERUP)
  1403. esoc_info->modem_current_status = 1;
  1404. else if (code == SUBSYS_BEFORE_SHUTDOWN)
  1405. esoc_info->modem_current_status = 0;
  1406. else
  1407. return NOTIFY_DONE;
  1408. if (!cnss_bus_call_driver_modem_status(plat_priv,
  1409. esoc_info->modem_current_status))
  1410. return NOTIFY_DONE;
  1411. return NOTIFY_OK;
  1412. }
  1413. static int cnss_register_esoc(struct cnss_plat_data *plat_priv)
  1414. {
  1415. int ret = 0;
  1416. struct device *dev;
  1417. struct cnss_esoc_info *esoc_info;
  1418. struct esoc_desc *esoc_desc;
  1419. const char *client_desc;
  1420. dev = &plat_priv->plat_dev->dev;
  1421. esoc_info = &plat_priv->esoc_info;
  1422. esoc_info->notify_modem_status =
  1423. of_property_read_bool(dev->of_node,
  1424. "qcom,notify-modem-status");
  1425. if (!esoc_info->notify_modem_status)
  1426. goto out;
  1427. ret = of_property_read_string_index(dev->of_node, "esoc-names", 0,
  1428. &client_desc);
  1429. if (ret) {
  1430. cnss_pr_dbg("esoc-names is not defined in DT, skip!\n");
  1431. } else {
  1432. esoc_desc = devm_register_esoc_client(dev, client_desc);
  1433. if (IS_ERR_OR_NULL(esoc_desc)) {
  1434. ret = PTR_RET(esoc_desc);
  1435. cnss_pr_err("Failed to register esoc_desc, err = %d\n",
  1436. ret);
  1437. goto out;
  1438. }
  1439. esoc_info->esoc_desc = esoc_desc;
  1440. }
  1441. plat_priv->modem_nb.notifier_call = cnss_modem_notifier_nb;
  1442. esoc_info->modem_current_status = 0;
  1443. esoc_info->modem_notify_handler =
  1444. subsys_notif_register_notifier(esoc_info->esoc_desc ?
  1445. esoc_info->esoc_desc->name :
  1446. "modem", &plat_priv->modem_nb);
  1447. if (IS_ERR(esoc_info->modem_notify_handler)) {
  1448. ret = PTR_ERR(esoc_info->modem_notify_handler);
  1449. cnss_pr_err("Failed to register esoc notifier, err = %d\n",
  1450. ret);
  1451. goto unreg_esoc;
  1452. }
  1453. return 0;
  1454. unreg_esoc:
  1455. if (esoc_info->esoc_desc)
  1456. devm_unregister_esoc_client(dev, esoc_info->esoc_desc);
  1457. out:
  1458. return ret;
  1459. }
  1460. static void cnss_unregister_esoc(struct cnss_plat_data *plat_priv)
  1461. {
  1462. struct device *dev;
  1463. struct cnss_esoc_info *esoc_info;
  1464. dev = &plat_priv->plat_dev->dev;
  1465. esoc_info = &plat_priv->esoc_info;
  1466. if (esoc_info->notify_modem_status)
  1467. subsys_notif_unregister_notifier
  1468. (esoc_info->modem_notify_handler,
  1469. &plat_priv->modem_nb);
  1470. if (esoc_info->esoc_desc)
  1471. devm_unregister_esoc_client(dev, esoc_info->esoc_desc);
  1472. }
  1473. #else
  1474. static inline int cnss_register_esoc(struct cnss_plat_data *plat_priv)
  1475. {
  1476. return 0;
  1477. }
  1478. static inline void cnss_unregister_esoc(struct cnss_plat_data *plat_priv) {}
  1479. #endif
  1480. int cnss_enable_dev_sol_irq(struct cnss_plat_data *plat_priv)
  1481. {
  1482. struct cnss_sol_gpio *sol_gpio = &plat_priv->sol_gpio;
  1483. int ret = 0;
  1484. if (sol_gpio->dev_sol_gpio < 0 || sol_gpio->dev_sol_irq <= 0)
  1485. return 0;
  1486. ret = enable_irq_wake(sol_gpio->dev_sol_irq);
  1487. if (ret)
  1488. cnss_pr_err("Failed to enable device SOL as wake IRQ, err = %d\n",
  1489. ret);
  1490. return ret;
  1491. }
  1492. int cnss_disable_dev_sol_irq(struct cnss_plat_data *plat_priv)
  1493. {
  1494. struct cnss_sol_gpio *sol_gpio = &plat_priv->sol_gpio;
  1495. int ret = 0;
  1496. if (sol_gpio->dev_sol_gpio < 0 || sol_gpio->dev_sol_irq <= 0)
  1497. return 0;
  1498. ret = disable_irq_wake(sol_gpio->dev_sol_irq);
  1499. if (ret)
  1500. cnss_pr_err("Failed to disable device SOL as wake IRQ, err = %d\n",
  1501. ret);
  1502. return ret;
  1503. }
  1504. int cnss_get_dev_sol_value(struct cnss_plat_data *plat_priv)
  1505. {
  1506. struct cnss_sol_gpio *sol_gpio = &plat_priv->sol_gpio;
  1507. if (sol_gpio->dev_sol_gpio < 0)
  1508. return -EINVAL;
  1509. return gpio_get_value(sol_gpio->dev_sol_gpio);
  1510. }
  1511. static irqreturn_t cnss_dev_sol_handler(int irq, void *data)
  1512. {
  1513. struct cnss_plat_data *plat_priv = data;
  1514. struct cnss_sol_gpio *sol_gpio = &plat_priv->sol_gpio;
  1515. if (test_bit(CNSS_POWER_OFF, &plat_priv->driver_state)) {
  1516. cnss_pr_dbg("Ignore Dev SOL during device power off");
  1517. return IRQ_HANDLED;
  1518. }
  1519. sol_gpio->dev_sol_counter++;
  1520. cnss_pr_dbg("WLAN device SOL IRQ (%u) is asserted #%u, dev_sol_val: %d\n",
  1521. irq, sol_gpio->dev_sol_counter,
  1522. cnss_get_dev_sol_value(plat_priv));
  1523. /* Make sure abort current suspend */
  1524. cnss_pm_stay_awake(plat_priv);
  1525. cnss_pm_relax(plat_priv);
  1526. pm_system_wakeup();
  1527. cnss_bus_handle_dev_sol_irq(plat_priv);
  1528. return IRQ_HANDLED;
  1529. }
  1530. static int cnss_init_dev_sol_gpio(struct cnss_plat_data *plat_priv)
  1531. {
  1532. struct device *dev = &plat_priv->plat_dev->dev;
  1533. struct cnss_sol_gpio *sol_gpio = &plat_priv->sol_gpio;
  1534. int ret = 0;
  1535. sol_gpio->dev_sol_gpio = of_get_named_gpio(dev->of_node,
  1536. "wlan-dev-sol-gpio", 0);
  1537. if (sol_gpio->dev_sol_gpio < 0)
  1538. goto out;
  1539. cnss_pr_dbg("Get device SOL GPIO (%d) from device node\n",
  1540. sol_gpio->dev_sol_gpio);
  1541. ret = gpio_request(sol_gpio->dev_sol_gpio, "wlan_dev_sol_gpio");
  1542. if (ret) {
  1543. cnss_pr_err("Failed to request device SOL GPIO, err = %d\n",
  1544. ret);
  1545. goto out;
  1546. }
  1547. gpio_direction_input(sol_gpio->dev_sol_gpio);
  1548. sol_gpio->dev_sol_irq = gpio_to_irq(sol_gpio->dev_sol_gpio);
  1549. ret = request_irq(sol_gpio->dev_sol_irq, cnss_dev_sol_handler,
  1550. IRQF_TRIGGER_FALLING, "wlan_dev_sol_irq", plat_priv);
  1551. if (ret) {
  1552. cnss_pr_err("Failed to request device SOL IRQ, err = %d\n", ret);
  1553. goto free_gpio;
  1554. }
  1555. return 0;
  1556. free_gpio:
  1557. gpio_free(sol_gpio->dev_sol_gpio);
  1558. out:
  1559. return ret;
  1560. }
  1561. static void cnss_deinit_dev_sol_gpio(struct cnss_plat_data *plat_priv)
  1562. {
  1563. struct cnss_sol_gpio *sol_gpio = &plat_priv->sol_gpio;
  1564. if (sol_gpio->dev_sol_gpio < 0)
  1565. return;
  1566. free_irq(sol_gpio->dev_sol_irq, plat_priv);
  1567. gpio_free(sol_gpio->dev_sol_gpio);
  1568. }
  1569. int cnss_set_host_sol_value(struct cnss_plat_data *plat_priv, int value)
  1570. {
  1571. struct cnss_sol_gpio *sol_gpio = &plat_priv->sol_gpio;
  1572. if (sol_gpio->host_sol_gpio < 0)
  1573. return -EINVAL;
  1574. if (value)
  1575. cnss_pr_dbg("Assert host SOL GPIO\n");
  1576. gpio_set_value(sol_gpio->host_sol_gpio, value);
  1577. return 0;
  1578. }
  1579. int cnss_get_host_sol_value(struct cnss_plat_data *plat_priv)
  1580. {
  1581. struct cnss_sol_gpio *sol_gpio = &plat_priv->sol_gpio;
  1582. if (sol_gpio->host_sol_gpio < 0)
  1583. return -EINVAL;
  1584. return gpio_get_value(sol_gpio->host_sol_gpio);
  1585. }
  1586. static int cnss_init_host_sol_gpio(struct cnss_plat_data *plat_priv)
  1587. {
  1588. struct device *dev = &plat_priv->plat_dev->dev;
  1589. struct cnss_sol_gpio *sol_gpio = &plat_priv->sol_gpio;
  1590. int ret = 0;
  1591. sol_gpio->host_sol_gpio = of_get_named_gpio(dev->of_node,
  1592. "wlan-host-sol-gpio", 0);
  1593. if (sol_gpio->host_sol_gpio < 0)
  1594. goto out;
  1595. cnss_pr_dbg("Get host SOL GPIO (%d) from device node\n",
  1596. sol_gpio->host_sol_gpio);
  1597. ret = gpio_request(sol_gpio->host_sol_gpio, "wlan_host_sol_gpio");
  1598. if (ret) {
  1599. cnss_pr_err("Failed to request host SOL GPIO, err = %d\n",
  1600. ret);
  1601. goto out;
  1602. }
  1603. gpio_direction_output(sol_gpio->host_sol_gpio, 0);
  1604. return 0;
  1605. out:
  1606. return ret;
  1607. }
  1608. static void cnss_deinit_host_sol_gpio(struct cnss_plat_data *plat_priv)
  1609. {
  1610. struct cnss_sol_gpio *sol_gpio = &plat_priv->sol_gpio;
  1611. if (sol_gpio->host_sol_gpio < 0)
  1612. return;
  1613. gpio_free(sol_gpio->host_sol_gpio);
  1614. }
  1615. static int cnss_init_sol_gpio(struct cnss_plat_data *plat_priv)
  1616. {
  1617. int ret;
  1618. ret = cnss_init_dev_sol_gpio(plat_priv);
  1619. if (ret)
  1620. goto out;
  1621. ret = cnss_init_host_sol_gpio(plat_priv);
  1622. if (ret)
  1623. goto deinit_dev_sol;
  1624. return 0;
  1625. deinit_dev_sol:
  1626. cnss_deinit_dev_sol_gpio(plat_priv);
  1627. out:
  1628. return ret;
  1629. }
  1630. static void cnss_deinit_sol_gpio(struct cnss_plat_data *plat_priv)
  1631. {
  1632. cnss_deinit_host_sol_gpio(plat_priv);
  1633. cnss_deinit_dev_sol_gpio(plat_priv);
  1634. }
  1635. #if IS_ENABLED(CONFIG_MSM_SUBSYSTEM_RESTART)
  1636. static int cnss_subsys_powerup(const struct subsys_desc *subsys_desc)
  1637. {
  1638. struct cnss_plat_data *plat_priv;
  1639. int ret = 0;
  1640. if (!subsys_desc->dev) {
  1641. cnss_pr_err("dev from subsys_desc is NULL\n");
  1642. return -ENODEV;
  1643. }
  1644. plat_priv = dev_get_drvdata(subsys_desc->dev);
  1645. if (!plat_priv) {
  1646. cnss_pr_err("plat_priv is NULL\n");
  1647. return -ENODEV;
  1648. }
  1649. if (!plat_priv->driver_state) {
  1650. cnss_pr_dbg("subsys powerup is ignored\n");
  1651. return 0;
  1652. }
  1653. ret = cnss_bus_dev_powerup(plat_priv);
  1654. if (ret)
  1655. __pm_relax(plat_priv->recovery_ws);
  1656. return ret;
  1657. }
  1658. static int cnss_subsys_shutdown(const struct subsys_desc *subsys_desc,
  1659. bool force_stop)
  1660. {
  1661. struct cnss_plat_data *plat_priv;
  1662. if (!subsys_desc->dev) {
  1663. cnss_pr_err("dev from subsys_desc is NULL\n");
  1664. return -ENODEV;
  1665. }
  1666. plat_priv = dev_get_drvdata(subsys_desc->dev);
  1667. if (!plat_priv) {
  1668. cnss_pr_err("plat_priv is NULL\n");
  1669. return -ENODEV;
  1670. }
  1671. if (!plat_priv->driver_state) {
  1672. cnss_pr_dbg("subsys shutdown is ignored\n");
  1673. return 0;
  1674. }
  1675. return cnss_bus_dev_shutdown(plat_priv);
  1676. }
  1677. void cnss_device_crashed(struct device *dev)
  1678. {
  1679. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  1680. struct cnss_subsys_info *subsys_info;
  1681. if (!plat_priv)
  1682. return;
  1683. subsys_info = &plat_priv->subsys_info;
  1684. if (subsys_info->subsys_device) {
  1685. set_bit(CNSS_DRIVER_RECOVERY, &plat_priv->driver_state);
  1686. subsys_set_crash_status(subsys_info->subsys_device, true);
  1687. subsystem_restart_dev(subsys_info->subsys_device);
  1688. }
  1689. }
  1690. EXPORT_SYMBOL(cnss_device_crashed);
  1691. static void cnss_subsys_crash_shutdown(const struct subsys_desc *subsys_desc)
  1692. {
  1693. struct cnss_plat_data *plat_priv = dev_get_drvdata(subsys_desc->dev);
  1694. if (!plat_priv) {
  1695. cnss_pr_err("plat_priv is NULL\n");
  1696. return;
  1697. }
  1698. cnss_bus_dev_crash_shutdown(plat_priv);
  1699. }
  1700. static int cnss_subsys_ramdump(int enable,
  1701. const struct subsys_desc *subsys_desc)
  1702. {
  1703. struct cnss_plat_data *plat_priv = dev_get_drvdata(subsys_desc->dev);
  1704. if (!plat_priv) {
  1705. cnss_pr_err("plat_priv is NULL\n");
  1706. return -ENODEV;
  1707. }
  1708. if (!enable)
  1709. return 0;
  1710. return cnss_bus_dev_ramdump(plat_priv);
  1711. }
  1712. static void cnss_recovery_work_handler(struct work_struct *work)
  1713. {
  1714. }
  1715. #else
  1716. void cnss_recovery_handler(struct cnss_plat_data *plat_priv)
  1717. {
  1718. int ret;
  1719. set_bit(CNSS_DRIVER_RECOVERY, &plat_priv->driver_state);
  1720. if (!plat_priv->recovery_enabled)
  1721. panic("subsys-restart: Resetting the SoC wlan crashed\n");
  1722. cnss_bus_dev_shutdown(plat_priv);
  1723. cnss_bus_dev_ramdump(plat_priv);
  1724. /* If recovery is triggered before Host driver registration,
  1725. * avoid device power up because eventually device will be
  1726. * power up as part of driver registration.
  1727. */
  1728. if (!test_bit(CNSS_DRIVER_REGISTER, &plat_priv->driver_state) ||
  1729. !test_bit(CNSS_DRIVER_REGISTERED, &plat_priv->driver_state)) {
  1730. cnss_pr_dbg("Host driver not registered yet, ignore Device Power Up, 0x%lx\n",
  1731. plat_priv->driver_state);
  1732. return;
  1733. }
  1734. msleep(POWER_RESET_MIN_DELAY_MS);
  1735. ret = cnss_bus_dev_powerup(plat_priv);
  1736. if (ret) {
  1737. __pm_relax(plat_priv->recovery_ws);
  1738. clear_bit(CNSS_DRIVER_RECOVERY, &plat_priv->driver_state);
  1739. }
  1740. return;
  1741. }
  1742. static void cnss_recovery_work_handler(struct work_struct *work)
  1743. {
  1744. struct cnss_plat_data *plat_priv =
  1745. container_of(work, struct cnss_plat_data, recovery_work);
  1746. cnss_recovery_handler(plat_priv);
  1747. }
  1748. void cnss_device_crashed(struct device *dev)
  1749. {
  1750. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  1751. if (!plat_priv)
  1752. return;
  1753. set_bit(CNSS_DRIVER_RECOVERY, &plat_priv->driver_state);
  1754. schedule_work(&plat_priv->recovery_work);
  1755. }
  1756. EXPORT_SYMBOL(cnss_device_crashed);
  1757. #endif /* CONFIG_MSM_SUBSYSTEM_RESTART */
  1758. void *cnss_get_virt_ramdump_mem(struct device *dev, unsigned long *size)
  1759. {
  1760. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  1761. struct cnss_ramdump_info *ramdump_info;
  1762. if (!plat_priv)
  1763. return NULL;
  1764. ramdump_info = &plat_priv->ramdump_info;
  1765. *size = ramdump_info->ramdump_size;
  1766. return ramdump_info->ramdump_va;
  1767. }
  1768. EXPORT_SYMBOL(cnss_get_virt_ramdump_mem);
  1769. static const char *cnss_recovery_reason_to_str(enum cnss_recovery_reason reason)
  1770. {
  1771. switch (reason) {
  1772. case CNSS_REASON_DEFAULT:
  1773. return "DEFAULT";
  1774. case CNSS_REASON_LINK_DOWN:
  1775. return "LINK_DOWN";
  1776. case CNSS_REASON_RDDM:
  1777. return "RDDM";
  1778. case CNSS_REASON_TIMEOUT:
  1779. return "TIMEOUT";
  1780. }
  1781. return "UNKNOWN";
  1782. };
  1783. static int cnss_do_recovery(struct cnss_plat_data *plat_priv,
  1784. enum cnss_recovery_reason reason)
  1785. {
  1786. int ret;
  1787. plat_priv->recovery_count++;
  1788. if (plat_priv->device_id == QCA6174_DEVICE_ID)
  1789. goto self_recovery;
  1790. if (test_bit(SKIP_RECOVERY, &plat_priv->ctrl_params.quirks)) {
  1791. cnss_pr_dbg("Skip device recovery\n");
  1792. return 0;
  1793. }
  1794. /* FW recovery sequence has multiple steps and firmware load requires
  1795. * linux PM in awake state. Thus hold the cnss wake source until
  1796. * WLAN MISSION enabled. CNSS_TIMEOUT_RECOVERY option should cover all
  1797. * time taken in this process.
  1798. */
  1799. pm_wakeup_ws_event(plat_priv->recovery_ws,
  1800. cnss_get_timeout(plat_priv, CNSS_TIMEOUT_RECOVERY),
  1801. true);
  1802. switch (reason) {
  1803. case CNSS_REASON_LINK_DOWN:
  1804. if (!cnss_bus_check_link_status(plat_priv)) {
  1805. cnss_pr_dbg("Skip link down recovery as link is already up\n");
  1806. return 0;
  1807. }
  1808. if (test_bit(LINK_DOWN_SELF_RECOVERY,
  1809. &plat_priv->ctrl_params.quirks))
  1810. goto self_recovery;
  1811. if (!cnss_bus_recover_link_down(plat_priv)) {
  1812. /* clear recovery bit here to avoid skipping
  1813. * the recovery work for RDDM later
  1814. */
  1815. clear_bit(CNSS_DRIVER_RECOVERY,
  1816. &plat_priv->driver_state);
  1817. return 0;
  1818. }
  1819. break;
  1820. case CNSS_REASON_RDDM:
  1821. cnss_bus_collect_dump_info(plat_priv, false);
  1822. break;
  1823. case CNSS_REASON_DEFAULT:
  1824. case CNSS_REASON_TIMEOUT:
  1825. break;
  1826. default:
  1827. cnss_pr_err("Unsupported recovery reason: %s(%d)\n",
  1828. cnss_recovery_reason_to_str(reason), reason);
  1829. break;
  1830. }
  1831. cnss_bus_device_crashed(plat_priv);
  1832. return 0;
  1833. self_recovery:
  1834. cnss_pr_dbg("Going for self recovery\n");
  1835. cnss_bus_dev_shutdown(plat_priv);
  1836. if (test_bit(LINK_DOWN_SELF_RECOVERY, &plat_priv->ctrl_params.quirks))
  1837. clear_bit(LINK_DOWN_SELF_RECOVERY,
  1838. &plat_priv->ctrl_params.quirks);
  1839. /* If link down self recovery is triggered before Host driver
  1840. * registration, avoid device power up because eventually device
  1841. * will be power up as part of driver registration.
  1842. */
  1843. if (!test_bit(CNSS_DRIVER_REGISTER, &plat_priv->driver_state) ||
  1844. !test_bit(CNSS_DRIVER_REGISTERED, &plat_priv->driver_state)) {
  1845. cnss_pr_dbg("Host driver not registered yet, ignore Device Power Up, 0x%lx\n",
  1846. plat_priv->driver_state);
  1847. return 0;
  1848. }
  1849. ret = cnss_bus_dev_powerup(plat_priv);
  1850. if (ret)
  1851. clear_bit(CNSS_DRIVER_RECOVERY, &plat_priv->driver_state);
  1852. return 0;
  1853. }
  1854. static int cnss_driver_recovery_hdlr(struct cnss_plat_data *plat_priv,
  1855. void *data)
  1856. {
  1857. struct cnss_recovery_data *recovery_data = data;
  1858. int ret = 0;
  1859. cnss_pr_dbg("Driver recovery is triggered with reason: %s(%d)\n",
  1860. cnss_recovery_reason_to_str(recovery_data->reason),
  1861. recovery_data->reason);
  1862. if (!plat_priv->driver_state) {
  1863. cnss_pr_err("Improper driver state, ignore recovery\n");
  1864. ret = -EINVAL;
  1865. goto out;
  1866. }
  1867. if (test_bit(CNSS_IN_REBOOT, &plat_priv->driver_state)) {
  1868. cnss_pr_err("Reboot is in progress, ignore recovery\n");
  1869. ret = -EINVAL;
  1870. goto out;
  1871. }
  1872. if (test_bit(CNSS_DRIVER_RECOVERY, &plat_priv->driver_state)) {
  1873. cnss_pr_err("Recovery is already in progress\n");
  1874. CNSS_ASSERT(0);
  1875. ret = -EINVAL;
  1876. goto out;
  1877. }
  1878. if (test_bit(CNSS_DRIVER_UNLOADING, &plat_priv->driver_state) ||
  1879. test_bit(CNSS_DRIVER_IDLE_SHUTDOWN, &plat_priv->driver_state)) {
  1880. cnss_pr_err("Driver unload or idle shutdown is in progress, ignore recovery\n");
  1881. ret = -EINVAL;
  1882. goto out;
  1883. }
  1884. switch (plat_priv->device_id) {
  1885. case QCA6174_DEVICE_ID:
  1886. if (test_bit(CNSS_DRIVER_LOADING, &plat_priv->driver_state) ||
  1887. test_bit(CNSS_DRIVER_IDLE_RESTART,
  1888. &plat_priv->driver_state)) {
  1889. cnss_pr_err("Driver load or idle restart is in progress, ignore recovery\n");
  1890. ret = -EINVAL;
  1891. goto out;
  1892. }
  1893. break;
  1894. default:
  1895. if (!test_bit(CNSS_FW_READY, &plat_priv->driver_state)) {
  1896. set_bit(CNSS_FW_BOOT_RECOVERY,
  1897. &plat_priv->driver_state);
  1898. }
  1899. break;
  1900. }
  1901. set_bit(CNSS_DRIVER_RECOVERY, &plat_priv->driver_state);
  1902. ret = cnss_do_recovery(plat_priv, recovery_data->reason);
  1903. out:
  1904. kfree(data);
  1905. return ret;
  1906. }
  1907. int cnss_self_recovery(struct device *dev,
  1908. enum cnss_recovery_reason reason)
  1909. {
  1910. cnss_schedule_recovery(dev, reason);
  1911. return 0;
  1912. }
  1913. EXPORT_SYMBOL(cnss_self_recovery);
  1914. void cnss_schedule_recovery(struct device *dev,
  1915. enum cnss_recovery_reason reason)
  1916. {
  1917. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  1918. struct cnss_recovery_data *data;
  1919. int gfp = GFP_KERNEL;
  1920. if (!test_bit(CNSS_DEV_ERR_NOTIFY, &plat_priv->driver_state))
  1921. cnss_bus_update_status(plat_priv, CNSS_FW_DOWN);
  1922. if (test_bit(CNSS_DRIVER_UNLOADING, &plat_priv->driver_state) ||
  1923. test_bit(CNSS_DRIVER_IDLE_SHUTDOWN, &plat_priv->driver_state)) {
  1924. cnss_pr_dbg("Driver unload or idle shutdown is in progress, ignore schedule recovery\n");
  1925. return;
  1926. }
  1927. if (in_interrupt() || irqs_disabled())
  1928. gfp = GFP_ATOMIC;
  1929. data = kzalloc(sizeof(*data), gfp);
  1930. if (!data)
  1931. return;
  1932. data->reason = reason;
  1933. cnss_driver_event_post(plat_priv,
  1934. CNSS_DRIVER_EVENT_RECOVERY,
  1935. 0, data);
  1936. }
  1937. EXPORT_SYMBOL(cnss_schedule_recovery);
  1938. int cnss_force_fw_assert(struct device *dev)
  1939. {
  1940. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  1941. if (!plat_priv) {
  1942. cnss_pr_err("plat_priv is NULL\n");
  1943. return -ENODEV;
  1944. }
  1945. if (plat_priv->device_id == QCA6174_DEVICE_ID) {
  1946. cnss_pr_info("Forced FW assert is not supported\n");
  1947. return -EOPNOTSUPP;
  1948. }
  1949. if (cnss_bus_is_device_down(plat_priv)) {
  1950. cnss_pr_info("Device is already in bad state, ignore force assert\n");
  1951. return 0;
  1952. }
  1953. if (test_bit(CNSS_DRIVER_RECOVERY, &plat_priv->driver_state)) {
  1954. cnss_pr_info("Recovery is already in progress, ignore forced FW assert\n");
  1955. return 0;
  1956. }
  1957. if (in_interrupt() || irqs_disabled())
  1958. cnss_driver_event_post(plat_priv,
  1959. CNSS_DRIVER_EVENT_FORCE_FW_ASSERT,
  1960. 0, NULL);
  1961. else
  1962. cnss_bus_force_fw_assert_hdlr(plat_priv);
  1963. return 0;
  1964. }
  1965. EXPORT_SYMBOL(cnss_force_fw_assert);
  1966. int cnss_force_collect_rddm(struct device *dev)
  1967. {
  1968. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  1969. unsigned int timeout;
  1970. int ret = 0;
  1971. if (!plat_priv) {
  1972. cnss_pr_err("plat_priv is NULL\n");
  1973. return -ENODEV;
  1974. }
  1975. if (plat_priv->device_id == QCA6174_DEVICE_ID) {
  1976. cnss_pr_info("Force collect rddm is not supported\n");
  1977. return -EOPNOTSUPP;
  1978. }
  1979. if (cnss_bus_is_device_down(plat_priv)) {
  1980. cnss_pr_info("Device is already in bad state, wait to collect rddm\n");
  1981. goto wait_rddm;
  1982. }
  1983. if (test_bit(CNSS_DRIVER_RECOVERY, &plat_priv->driver_state)) {
  1984. cnss_pr_info("Recovery is already in progress, wait to collect rddm\n");
  1985. goto wait_rddm;
  1986. }
  1987. if (test_bit(CNSS_DRIVER_LOADING, &plat_priv->driver_state) ||
  1988. test_bit(CNSS_DRIVER_UNLOADING, &plat_priv->driver_state) ||
  1989. test_bit(CNSS_DRIVER_IDLE_RESTART, &plat_priv->driver_state) ||
  1990. test_bit(CNSS_DRIVER_IDLE_SHUTDOWN, &plat_priv->driver_state)) {
  1991. cnss_pr_info("Loading/Unloading/idle restart/shutdown is in progress, ignore forced collect rddm\n");
  1992. return 0;
  1993. }
  1994. ret = cnss_bus_force_fw_assert_hdlr(plat_priv);
  1995. if (ret)
  1996. return ret;
  1997. wait_rddm:
  1998. reinit_completion(&plat_priv->rddm_complete);
  1999. timeout = cnss_get_timeout(plat_priv, CNSS_TIMEOUT_RDDM);
  2000. ret = wait_for_completion_timeout(&plat_priv->rddm_complete,
  2001. msecs_to_jiffies(timeout));
  2002. if (!ret) {
  2003. cnss_pr_err("Timeout (%ums) waiting for RDDM to complete\n",
  2004. timeout);
  2005. ret = -ETIMEDOUT;
  2006. } else if (ret > 0) {
  2007. ret = 0;
  2008. }
  2009. return ret;
  2010. }
  2011. EXPORT_SYMBOL(cnss_force_collect_rddm);
  2012. int cnss_qmi_send_get(struct device *dev)
  2013. {
  2014. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  2015. if (!test_bit(CNSS_QMI_WLFW_CONNECTED, &plat_priv->driver_state))
  2016. return 0;
  2017. return cnss_bus_qmi_send_get(plat_priv);
  2018. }
  2019. EXPORT_SYMBOL(cnss_qmi_send_get);
  2020. int cnss_qmi_send_put(struct device *dev)
  2021. {
  2022. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  2023. if (!test_bit(CNSS_QMI_WLFW_CONNECTED, &plat_priv->driver_state))
  2024. return 0;
  2025. return cnss_bus_qmi_send_put(plat_priv);
  2026. }
  2027. EXPORT_SYMBOL(cnss_qmi_send_put);
  2028. int cnss_qmi_send(struct device *dev, int type, void *cmd,
  2029. int cmd_len, void *cb_ctx,
  2030. int (*cb)(void *ctx, void *event, int event_len))
  2031. {
  2032. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  2033. int ret;
  2034. if (!plat_priv)
  2035. return -ENODEV;
  2036. if (!test_bit(CNSS_QMI_WLFW_CONNECTED, &plat_priv->driver_state))
  2037. return -EINVAL;
  2038. plat_priv->get_info_cb = cb;
  2039. plat_priv->get_info_cb_ctx = cb_ctx;
  2040. ret = cnss_wlfw_get_info_send_sync(plat_priv, type, cmd, cmd_len);
  2041. if (ret) {
  2042. plat_priv->get_info_cb = NULL;
  2043. plat_priv->get_info_cb_ctx = NULL;
  2044. }
  2045. return ret;
  2046. }
  2047. EXPORT_SYMBOL(cnss_qmi_send);
  2048. int cnss_register_driver_async_data_cb(struct device *dev, void *cb_ctx,
  2049. int (*cb)(void *ctx, uint16_t type,
  2050. void *event, int event_len))
  2051. {
  2052. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  2053. if (!plat_priv)
  2054. return -ENODEV;
  2055. if (!test_bit(CNSS_QMI_WLFW_CONNECTED, &plat_priv->driver_state))
  2056. return -EINVAL;
  2057. plat_priv->get_driver_async_data_cb = cb;
  2058. plat_priv->get_driver_async_data_ctx = cb_ctx;
  2059. return 0;
  2060. }
  2061. EXPORT_SYMBOL(cnss_register_driver_async_data_cb);
  2062. static int cnss_cold_boot_cal_start_hdlr(struct cnss_plat_data *plat_priv)
  2063. {
  2064. int ret = 0;
  2065. u32 retry = 0, timeout;
  2066. if (test_bit(CNSS_COLD_BOOT_CAL_DONE, &plat_priv->driver_state)) {
  2067. cnss_pr_dbg("Calibration complete. Ignore calibration req\n");
  2068. goto out;
  2069. } else if (test_bit(CNSS_IN_COLD_BOOT_CAL, &plat_priv->driver_state)) {
  2070. cnss_pr_dbg("Calibration in progress. Ignore new calibration req\n");
  2071. goto out;
  2072. } else if (test_bit(CNSS_WLAN_HW_DISABLED, &plat_priv->driver_state)) {
  2073. cnss_pr_dbg("Calibration deferred as WLAN device disabled\n");
  2074. goto out;
  2075. }
  2076. if (test_bit(CNSS_DRIVER_LOADING, &plat_priv->driver_state) ||
  2077. test_bit(CNSS_DRIVER_PROBED, &plat_priv->driver_state) ||
  2078. test_bit(CNSS_FW_READY, &plat_priv->driver_state)) {
  2079. cnss_pr_err("WLAN in mission mode before cold boot calibration\n");
  2080. CNSS_ASSERT(0);
  2081. return -EINVAL;
  2082. }
  2083. while (retry++ < CNSS_CAL_START_PROBE_WAIT_RETRY_MAX) {
  2084. if (test_bit(CNSS_PCI_PROBE_DONE, &plat_priv->driver_state))
  2085. break;
  2086. msleep(CNSS_CAL_START_PROBE_WAIT_MS);
  2087. if (retry == CNSS_CAL_START_PROBE_WAIT_RETRY_MAX) {
  2088. cnss_pr_err("Calibration start failed as PCI probe not complete\n");
  2089. CNSS_ASSERT(0);
  2090. ret = -EINVAL;
  2091. goto mark_cal_fail;
  2092. }
  2093. }
  2094. switch (plat_priv->device_id) {
  2095. case QCA6290_DEVICE_ID:
  2096. case QCA6390_DEVICE_ID:
  2097. case QCA6490_DEVICE_ID:
  2098. case KIWI_DEVICE_ID:
  2099. case MANGO_DEVICE_ID:
  2100. case PEACH_DEVICE_ID:
  2101. break;
  2102. default:
  2103. cnss_pr_err("Not supported for device ID 0x%lx\n",
  2104. plat_priv->device_id);
  2105. ret = -EINVAL;
  2106. goto mark_cal_fail;
  2107. }
  2108. set_bit(CNSS_IN_COLD_BOOT_CAL, &plat_priv->driver_state);
  2109. if (test_bit(CNSS_DRIVER_REGISTER, &plat_priv->driver_state)) {
  2110. timeout = cnss_get_timeout(plat_priv,
  2111. CNSS_TIMEOUT_CALIBRATION);
  2112. cnss_pr_dbg("Restarting calibration %ds timeout\n",
  2113. timeout / 1000);
  2114. if (cancel_delayed_work_sync(&plat_priv->wlan_reg_driver_work))
  2115. schedule_delayed_work(&plat_priv->wlan_reg_driver_work,
  2116. msecs_to_jiffies(timeout));
  2117. }
  2118. reinit_completion(&plat_priv->cal_complete);
  2119. ret = cnss_bus_dev_powerup(plat_priv);
  2120. mark_cal_fail:
  2121. if (ret) {
  2122. complete(&plat_priv->cal_complete);
  2123. clear_bit(CNSS_IN_COLD_BOOT_CAL, &plat_priv->driver_state);
  2124. /* Set CBC done in driver state to mark attempt and note error
  2125. * since calibration cannot be retried at boot.
  2126. */
  2127. plat_priv->cal_done = CNSS_CAL_FAILURE;
  2128. set_bit(CNSS_COLD_BOOT_CAL_DONE, &plat_priv->driver_state);
  2129. if (plat_priv->device_id == QCA6174_DEVICE_ID ||
  2130. plat_priv->device_id == QCN7605_DEVICE_ID) {
  2131. if (!test_bit(CNSS_DRIVER_REGISTER, &plat_priv->driver_state))
  2132. goto out;
  2133. cnss_pr_info("Schedule WLAN driver load\n");
  2134. if (cancel_delayed_work_sync(&plat_priv->wlan_reg_driver_work))
  2135. schedule_delayed_work(&plat_priv->wlan_reg_driver_work,
  2136. 0);
  2137. }
  2138. }
  2139. out:
  2140. return ret;
  2141. }
  2142. static int cnss_cold_boot_cal_done_hdlr(struct cnss_plat_data *plat_priv,
  2143. void *data)
  2144. {
  2145. struct cnss_cal_info *cal_info = data;
  2146. if (!test_bit(CNSS_IN_COLD_BOOT_CAL, &plat_priv->driver_state) ||
  2147. test_bit(CNSS_COLD_BOOT_CAL_DONE, &plat_priv->driver_state))
  2148. goto out;
  2149. switch (cal_info->cal_status) {
  2150. case CNSS_CAL_DONE:
  2151. cnss_pr_dbg("Calibration completed successfully\n");
  2152. plat_priv->cal_done = true;
  2153. break;
  2154. case CNSS_CAL_TIMEOUT:
  2155. case CNSS_CAL_FAILURE:
  2156. cnss_pr_dbg("Calibration failed. Status: %d, force shutdown\n",
  2157. cal_info->cal_status);
  2158. break;
  2159. default:
  2160. cnss_pr_err("Unknown calibration status: %u\n",
  2161. cal_info->cal_status);
  2162. break;
  2163. }
  2164. cnss_wlfw_wlan_mode_send_sync(plat_priv, CNSS_OFF);
  2165. cnss_bus_free_qdss_mem(plat_priv);
  2166. cnss_release_antenna_sharing(plat_priv);
  2167. if (plat_priv->device_id == QCN7605_DEVICE_ID)
  2168. goto skip_shutdown;
  2169. cnss_bus_dev_shutdown(plat_priv);
  2170. msleep(POWER_RESET_MIN_DELAY_MS);
  2171. skip_shutdown:
  2172. complete(&plat_priv->cal_complete);
  2173. clear_bit(CNSS_IN_COLD_BOOT_CAL, &plat_priv->driver_state);
  2174. set_bit(CNSS_COLD_BOOT_CAL_DONE, &plat_priv->driver_state);
  2175. if (cal_info->cal_status == CNSS_CAL_DONE) {
  2176. cnss_cal_mem_upload_to_file(plat_priv);
  2177. if (!test_bit(CNSS_DRIVER_REGISTER, &plat_priv->driver_state))
  2178. goto out;
  2179. cnss_pr_dbg("Schedule WLAN driver load\n");
  2180. if (cancel_delayed_work_sync(&plat_priv->wlan_reg_driver_work))
  2181. schedule_delayed_work(&plat_priv->wlan_reg_driver_work,
  2182. 0);
  2183. }
  2184. out:
  2185. kfree(data);
  2186. return 0;
  2187. }
  2188. static int cnss_power_up_hdlr(struct cnss_plat_data *plat_priv)
  2189. {
  2190. int ret;
  2191. ret = cnss_bus_dev_powerup(plat_priv);
  2192. if (ret)
  2193. clear_bit(CNSS_DRIVER_IDLE_RESTART, &plat_priv->driver_state);
  2194. return ret;
  2195. }
  2196. static int cnss_power_down_hdlr(struct cnss_plat_data *plat_priv)
  2197. {
  2198. cnss_bus_dev_shutdown(plat_priv);
  2199. return 0;
  2200. }
  2201. static int cnss_qdss_trace_req_mem_hdlr(struct cnss_plat_data *plat_priv)
  2202. {
  2203. int ret = 0;
  2204. ret = cnss_bus_alloc_qdss_mem(plat_priv);
  2205. if (ret < 0)
  2206. return ret;
  2207. return cnss_wlfw_qdss_trace_mem_info_send_sync(plat_priv);
  2208. }
  2209. static void *cnss_get_fw_mem_pa_to_va(struct cnss_fw_mem *fw_mem,
  2210. u32 mem_seg_len, u64 pa, u32 size)
  2211. {
  2212. int i = 0;
  2213. u64 offset = 0;
  2214. void *va = NULL;
  2215. u64 local_pa;
  2216. u32 local_size;
  2217. for (i = 0; i < mem_seg_len; i++) {
  2218. if (i == QMI_WLFW_MEM_LPASS_SHARED_V01)
  2219. continue;
  2220. local_pa = (u64)fw_mem[i].pa;
  2221. local_size = (u32)fw_mem[i].size;
  2222. if (pa == local_pa && size <= local_size) {
  2223. va = fw_mem[i].va;
  2224. break;
  2225. }
  2226. if (pa > local_pa &&
  2227. pa < local_pa + local_size &&
  2228. pa + size <= local_pa + local_size) {
  2229. offset = pa - local_pa;
  2230. va = fw_mem[i].va + offset;
  2231. break;
  2232. }
  2233. }
  2234. return va;
  2235. }
  2236. static int cnss_fw_mem_file_save_hdlr(struct cnss_plat_data *plat_priv,
  2237. void *data)
  2238. {
  2239. struct cnss_qmi_event_fw_mem_file_save_data *event_data = data;
  2240. struct cnss_fw_mem *fw_mem_seg;
  2241. int ret = 0L;
  2242. void *va = NULL;
  2243. u32 i, fw_mem_seg_len;
  2244. switch (event_data->mem_type) {
  2245. case QMI_WLFW_MEM_TYPE_DDR_V01:
  2246. if (!plat_priv->fw_mem_seg_len)
  2247. goto invalid_mem_save;
  2248. fw_mem_seg = plat_priv->fw_mem;
  2249. fw_mem_seg_len = plat_priv->fw_mem_seg_len;
  2250. break;
  2251. case QMI_WLFW_MEM_QDSS_V01:
  2252. if (!plat_priv->qdss_mem_seg_len)
  2253. goto invalid_mem_save;
  2254. fw_mem_seg = plat_priv->qdss_mem;
  2255. fw_mem_seg_len = plat_priv->qdss_mem_seg_len;
  2256. break;
  2257. default:
  2258. goto invalid_mem_save;
  2259. }
  2260. for (i = 0; i < event_data->mem_seg_len; i++) {
  2261. va = cnss_get_fw_mem_pa_to_va(fw_mem_seg, fw_mem_seg_len,
  2262. event_data->mem_seg[i].addr,
  2263. event_data->mem_seg[i].size);
  2264. if (!va) {
  2265. cnss_pr_err("Fail to find matching va of pa %pa for mem type: %d\n",
  2266. &event_data->mem_seg[i].addr,
  2267. event_data->mem_type);
  2268. ret = -EINVAL;
  2269. break;
  2270. }
  2271. ret = cnss_genl_send_msg(va, CNSS_GENL_MSG_TYPE_QDSS,
  2272. event_data->file_name,
  2273. event_data->mem_seg[i].size);
  2274. if (ret < 0) {
  2275. cnss_pr_err("Fail to save fw mem data: %d\n",
  2276. ret);
  2277. break;
  2278. }
  2279. }
  2280. kfree(data);
  2281. return ret;
  2282. invalid_mem_save:
  2283. cnss_pr_err("FW Mem type %d not allocated. Invalid save request\n",
  2284. event_data->mem_type);
  2285. kfree(data);
  2286. return -EINVAL;
  2287. }
  2288. static int cnss_qdss_trace_free_hdlr(struct cnss_plat_data *plat_priv)
  2289. {
  2290. cnss_bus_free_qdss_mem(plat_priv);
  2291. return 0;
  2292. }
  2293. static int cnss_qdss_trace_req_data_hdlr(struct cnss_plat_data *plat_priv,
  2294. void *data)
  2295. {
  2296. int ret = 0;
  2297. struct cnss_qmi_event_fw_mem_file_save_data *event_data = data;
  2298. if (!plat_priv)
  2299. return -ENODEV;
  2300. ret = cnss_wlfw_qdss_data_send_sync(plat_priv, event_data->file_name,
  2301. event_data->total_size);
  2302. kfree(data);
  2303. return ret;
  2304. }
  2305. static void cnss_driver_event_work(struct work_struct *work)
  2306. {
  2307. struct cnss_plat_data *plat_priv =
  2308. container_of(work, struct cnss_plat_data, event_work);
  2309. struct cnss_driver_event *event;
  2310. unsigned long flags;
  2311. int ret = 0;
  2312. if (!plat_priv) {
  2313. cnss_pr_err("plat_priv is NULL!\n");
  2314. return;
  2315. }
  2316. cnss_pm_stay_awake(plat_priv);
  2317. spin_lock_irqsave(&plat_priv->event_lock, flags);
  2318. while (!list_empty(&plat_priv->event_list)) {
  2319. event = list_first_entry(&plat_priv->event_list,
  2320. struct cnss_driver_event, list);
  2321. list_del(&event->list);
  2322. spin_unlock_irqrestore(&plat_priv->event_lock, flags);
  2323. cnss_pr_dbg("Processing driver event: %s%s(%d), state: 0x%lx\n",
  2324. cnss_driver_event_to_str(event->type),
  2325. event->sync ? "-sync" : "", event->type,
  2326. plat_priv->driver_state);
  2327. switch (event->type) {
  2328. case CNSS_DRIVER_EVENT_SERVER_ARRIVE:
  2329. ret = cnss_wlfw_server_arrive(plat_priv, event->data);
  2330. break;
  2331. case CNSS_DRIVER_EVENT_SERVER_EXIT:
  2332. ret = cnss_wlfw_server_exit(plat_priv);
  2333. break;
  2334. case CNSS_DRIVER_EVENT_REQUEST_MEM:
  2335. ret = cnss_bus_alloc_fw_mem(plat_priv);
  2336. if (ret)
  2337. break;
  2338. ret = cnss_wlfw_respond_mem_send_sync(plat_priv);
  2339. break;
  2340. case CNSS_DRIVER_EVENT_FW_MEM_READY:
  2341. ret = cnss_fw_mem_ready_hdlr(plat_priv);
  2342. break;
  2343. case CNSS_DRIVER_EVENT_FW_READY:
  2344. ret = cnss_fw_ready_hdlr(plat_priv);
  2345. break;
  2346. case CNSS_DRIVER_EVENT_COLD_BOOT_CAL_START:
  2347. ret = cnss_cold_boot_cal_start_hdlr(plat_priv);
  2348. break;
  2349. case CNSS_DRIVER_EVENT_COLD_BOOT_CAL_DONE:
  2350. ret = cnss_cold_boot_cal_done_hdlr(plat_priv,
  2351. event->data);
  2352. break;
  2353. case CNSS_DRIVER_EVENT_REGISTER_DRIVER:
  2354. ret = cnss_bus_register_driver_hdlr(plat_priv,
  2355. event->data);
  2356. break;
  2357. case CNSS_DRIVER_EVENT_UNREGISTER_DRIVER:
  2358. ret = cnss_bus_unregister_driver_hdlr(plat_priv);
  2359. break;
  2360. case CNSS_DRIVER_EVENT_RECOVERY:
  2361. ret = cnss_driver_recovery_hdlr(plat_priv,
  2362. event->data);
  2363. break;
  2364. case CNSS_DRIVER_EVENT_FORCE_FW_ASSERT:
  2365. ret = cnss_bus_force_fw_assert_hdlr(plat_priv);
  2366. break;
  2367. case CNSS_DRIVER_EVENT_IDLE_RESTART:
  2368. set_bit(CNSS_DRIVER_IDLE_RESTART,
  2369. &plat_priv->driver_state);
  2370. fallthrough;
  2371. case CNSS_DRIVER_EVENT_POWER_UP:
  2372. ret = cnss_power_up_hdlr(plat_priv);
  2373. break;
  2374. case CNSS_DRIVER_EVENT_IDLE_SHUTDOWN:
  2375. set_bit(CNSS_DRIVER_IDLE_SHUTDOWN,
  2376. &plat_priv->driver_state);
  2377. fallthrough;
  2378. case CNSS_DRIVER_EVENT_POWER_DOWN:
  2379. ret = cnss_power_down_hdlr(plat_priv);
  2380. break;
  2381. case CNSS_DRIVER_EVENT_IMS_WFC_CALL_IND:
  2382. ret = cnss_process_wfc_call_ind_event(plat_priv,
  2383. event->data);
  2384. break;
  2385. case CNSS_DRIVER_EVENT_WLFW_TWT_CFG_IND:
  2386. ret = cnss_process_twt_cfg_ind_event(plat_priv,
  2387. event->data);
  2388. break;
  2389. case CNSS_DRIVER_EVENT_QDSS_TRACE_REQ_MEM:
  2390. ret = cnss_qdss_trace_req_mem_hdlr(plat_priv);
  2391. break;
  2392. case CNSS_DRIVER_EVENT_FW_MEM_FILE_SAVE:
  2393. ret = cnss_fw_mem_file_save_hdlr(plat_priv,
  2394. event->data);
  2395. break;
  2396. case CNSS_DRIVER_EVENT_QDSS_TRACE_FREE:
  2397. ret = cnss_qdss_trace_free_hdlr(plat_priv);
  2398. break;
  2399. case CNSS_DRIVER_EVENT_QDSS_TRACE_REQ_DATA:
  2400. ret = cnss_qdss_trace_req_data_hdlr(plat_priv,
  2401. event->data);
  2402. break;
  2403. default:
  2404. cnss_pr_err("Invalid driver event type: %d",
  2405. event->type);
  2406. kfree(event);
  2407. spin_lock_irqsave(&plat_priv->event_lock, flags);
  2408. continue;
  2409. }
  2410. spin_lock_irqsave(&plat_priv->event_lock, flags);
  2411. if (event->sync) {
  2412. event->ret = ret;
  2413. complete(&event->complete);
  2414. continue;
  2415. }
  2416. spin_unlock_irqrestore(&plat_priv->event_lock, flags);
  2417. kfree(event);
  2418. spin_lock_irqsave(&plat_priv->event_lock, flags);
  2419. }
  2420. spin_unlock_irqrestore(&plat_priv->event_lock, flags);
  2421. cnss_pm_relax(plat_priv);
  2422. }
  2423. #if IS_ENABLED(CONFIG_MSM_SUBSYSTEM_RESTART)
  2424. int cnss_register_subsys(struct cnss_plat_data *plat_priv)
  2425. {
  2426. int ret = 0;
  2427. struct cnss_subsys_info *subsys_info;
  2428. subsys_info = &plat_priv->subsys_info;
  2429. subsys_info->subsys_desc.name = plat_priv->device_name;
  2430. subsys_info->subsys_desc.owner = THIS_MODULE;
  2431. subsys_info->subsys_desc.powerup = cnss_subsys_powerup;
  2432. subsys_info->subsys_desc.shutdown = cnss_subsys_shutdown;
  2433. subsys_info->subsys_desc.ramdump = cnss_subsys_ramdump;
  2434. subsys_info->subsys_desc.crash_shutdown = cnss_subsys_crash_shutdown;
  2435. subsys_info->subsys_desc.dev = &plat_priv->plat_dev->dev;
  2436. subsys_info->subsys_device = subsys_register(&subsys_info->subsys_desc);
  2437. if (IS_ERR(subsys_info->subsys_device)) {
  2438. ret = PTR_ERR(subsys_info->subsys_device);
  2439. cnss_pr_err("Failed to register subsys, err = %d\n", ret);
  2440. goto out;
  2441. }
  2442. subsys_info->subsys_handle =
  2443. subsystem_get(subsys_info->subsys_desc.name);
  2444. if (!subsys_info->subsys_handle) {
  2445. cnss_pr_err("Failed to get subsys_handle!\n");
  2446. ret = -EINVAL;
  2447. goto unregister_subsys;
  2448. } else if (IS_ERR(subsys_info->subsys_handle)) {
  2449. ret = PTR_ERR(subsys_info->subsys_handle);
  2450. cnss_pr_err("Failed to do subsystem_get, err = %d\n", ret);
  2451. goto unregister_subsys;
  2452. }
  2453. return 0;
  2454. unregister_subsys:
  2455. subsys_unregister(subsys_info->subsys_device);
  2456. out:
  2457. return ret;
  2458. }
  2459. void cnss_unregister_subsys(struct cnss_plat_data *plat_priv)
  2460. {
  2461. struct cnss_subsys_info *subsys_info;
  2462. subsys_info = &plat_priv->subsys_info;
  2463. subsystem_put(subsys_info->subsys_handle);
  2464. subsys_unregister(subsys_info->subsys_device);
  2465. }
  2466. static void *cnss_create_ramdump_device(struct cnss_plat_data *plat_priv)
  2467. {
  2468. struct cnss_subsys_info *subsys_info = &plat_priv->subsys_info;
  2469. return create_ramdump_device(subsys_info->subsys_desc.name,
  2470. subsys_info->subsys_desc.dev);
  2471. }
  2472. static void cnss_destroy_ramdump_device(struct cnss_plat_data *plat_priv,
  2473. void *ramdump_dev)
  2474. {
  2475. destroy_ramdump_device(ramdump_dev);
  2476. }
  2477. int cnss_do_ramdump(struct cnss_plat_data *plat_priv)
  2478. {
  2479. struct cnss_ramdump_info *ramdump_info = &plat_priv->ramdump_info;
  2480. struct ramdump_segment segment;
  2481. memset(&segment, 0, sizeof(segment));
  2482. segment.v_address = (void __iomem *)ramdump_info->ramdump_va;
  2483. segment.size = ramdump_info->ramdump_size;
  2484. return qcom_ramdump(ramdump_info->ramdump_dev, &segment, 1);
  2485. }
  2486. int cnss_do_elf_ramdump(struct cnss_plat_data *plat_priv)
  2487. {
  2488. struct cnss_ramdump_info_v2 *info_v2 = &plat_priv->ramdump_info_v2;
  2489. struct cnss_dump_data *dump_data = &info_v2->dump_data;
  2490. struct cnss_dump_seg *dump_seg = info_v2->dump_data_vaddr;
  2491. struct ramdump_segment *ramdump_segs, *s;
  2492. struct cnss_dump_meta_info meta_info = {0};
  2493. int i, ret = 0;
  2494. ramdump_segs = kcalloc(dump_data->nentries + 1,
  2495. sizeof(*ramdump_segs),
  2496. GFP_KERNEL);
  2497. if (!ramdump_segs)
  2498. return -ENOMEM;
  2499. s = ramdump_segs + 1;
  2500. for (i = 0; i < dump_data->nentries; i++) {
  2501. if (dump_seg->type >= CNSS_FW_DUMP_TYPE_MAX) {
  2502. cnss_pr_err("Unsupported dump type: %d",
  2503. dump_seg->type);
  2504. continue;
  2505. }
  2506. if (meta_info.entry[dump_seg->type].entry_start == 0) {
  2507. meta_info.entry[dump_seg->type].type = dump_seg->type;
  2508. meta_info.entry[dump_seg->type].entry_start = i + 1;
  2509. }
  2510. meta_info.entry[dump_seg->type].entry_num++;
  2511. s->address = dump_seg->address;
  2512. s->v_address = (void __iomem *)dump_seg->v_address;
  2513. s->size = dump_seg->size;
  2514. s++;
  2515. dump_seg++;
  2516. }
  2517. meta_info.magic = CNSS_RAMDUMP_MAGIC;
  2518. meta_info.version = CNSS_RAMDUMP_VERSION;
  2519. meta_info.chipset = plat_priv->device_id;
  2520. meta_info.total_entries = CNSS_FW_DUMP_TYPE_MAX;
  2521. ramdump_segs->v_address = (void __iomem *)(&meta_info);
  2522. ramdump_segs->size = sizeof(meta_info);
  2523. ret = qcom_elf_ramdump(info_v2->ramdump_dev, ramdump_segs,
  2524. dump_data->nentries + 1);
  2525. kfree(ramdump_segs);
  2526. return ret;
  2527. }
  2528. #else
  2529. static int cnss_panic_handler(struct notifier_block *nb, unsigned long action,
  2530. void *data)
  2531. {
  2532. struct cnss_plat_data *plat_priv =
  2533. container_of(nb, struct cnss_plat_data, panic_nb);
  2534. cnss_bus_dev_crash_shutdown(plat_priv);
  2535. return NOTIFY_DONE;
  2536. }
  2537. int cnss_register_subsys(struct cnss_plat_data *plat_priv)
  2538. {
  2539. int ret;
  2540. if (!plat_priv)
  2541. return -ENODEV;
  2542. plat_priv->panic_nb.notifier_call = cnss_panic_handler;
  2543. ret = atomic_notifier_chain_register(&panic_notifier_list,
  2544. &plat_priv->panic_nb);
  2545. if (ret) {
  2546. cnss_pr_err("Failed to register panic handler\n");
  2547. return -EINVAL;
  2548. }
  2549. return 0;
  2550. }
  2551. void cnss_unregister_subsys(struct cnss_plat_data *plat_priv)
  2552. {
  2553. int ret;
  2554. ret = atomic_notifier_chain_unregister(&panic_notifier_list,
  2555. &plat_priv->panic_nb);
  2556. if (ret)
  2557. cnss_pr_err("Failed to unregister panic handler\n");
  2558. }
  2559. #if IS_ENABLED(CONFIG_QCOM_MEMORY_DUMP_V2)
  2560. static void *cnss_create_ramdump_device(struct cnss_plat_data *plat_priv)
  2561. {
  2562. return &plat_priv->plat_dev->dev;
  2563. }
  2564. static void cnss_destroy_ramdump_device(struct cnss_plat_data *plat_priv,
  2565. void *ramdump_dev)
  2566. {
  2567. }
  2568. #endif
  2569. #if IS_ENABLED(CONFIG_QCOM_RAMDUMP)
  2570. int cnss_do_ramdump(struct cnss_plat_data *plat_priv)
  2571. {
  2572. struct cnss_ramdump_info *ramdump_info = &plat_priv->ramdump_info;
  2573. struct qcom_dump_segment segment;
  2574. struct list_head head;
  2575. if (!dump_enabled()) {
  2576. cnss_pr_info("Dump collection is not enabled\n");
  2577. return 0;
  2578. }
  2579. INIT_LIST_HEAD(&head);
  2580. memset(&segment, 0, sizeof(segment));
  2581. segment.va = ramdump_info->ramdump_va;
  2582. segment.size = ramdump_info->ramdump_size;
  2583. list_add(&segment.node, &head);
  2584. return qcom_dump(&head, ramdump_info->ramdump_dev);
  2585. }
  2586. #else
  2587. int cnss_do_ramdump(struct cnss_plat_data *plat_priv)
  2588. {
  2589. return 0;
  2590. }
  2591. /* Using completion event inside dynamically allocated ramdump_desc
  2592. * may result a race between freeing the event after setting it to
  2593. * complete inside dev coredump free callback and the thread that is
  2594. * waiting for completion.
  2595. */
  2596. DECLARE_COMPLETION(dump_done);
  2597. #define TIMEOUT_SAVE_DUMP_MS 30000
  2598. #define SIZEOF_ELF_STRUCT(__xhdr) \
  2599. static inline size_t sizeof_elf_##__xhdr(unsigned char class) \
  2600. { \
  2601. if (class == ELFCLASS32) \
  2602. return sizeof(struct elf32_##__xhdr); \
  2603. else \
  2604. return sizeof(struct elf64_##__xhdr); \
  2605. }
  2606. SIZEOF_ELF_STRUCT(phdr)
  2607. SIZEOF_ELF_STRUCT(hdr)
  2608. #define set_xhdr_property(__xhdr, arg, class, member, value) \
  2609. do { \
  2610. if (class == ELFCLASS32) \
  2611. ((struct elf32_##__xhdr *)arg)->member = value; \
  2612. else \
  2613. ((struct elf64_##__xhdr *)arg)->member = value; \
  2614. } while (0)
  2615. #define set_ehdr_property(arg, class, member, value) \
  2616. set_xhdr_property(hdr, arg, class, member, value)
  2617. #define set_phdr_property(arg, class, member, value) \
  2618. set_xhdr_property(phdr, arg, class, member, value)
  2619. /* These replace qcom_ramdump driver APIs called from common API
  2620. * cnss_do_elf_dump() by the ones defined here.
  2621. */
  2622. #define qcom_dump_segment cnss_qcom_dump_segment
  2623. #define qcom_elf_dump cnss_qcom_elf_dump
  2624. #define dump_enabled cnss_dump_enabled
  2625. struct cnss_qcom_dump_segment {
  2626. struct list_head node;
  2627. dma_addr_t da;
  2628. void *va;
  2629. size_t size;
  2630. };
  2631. struct cnss_qcom_ramdump_desc {
  2632. void *data;
  2633. struct completion dump_done;
  2634. };
  2635. static ssize_t cnss_qcom_devcd_readv(char *buffer, loff_t offset, size_t count,
  2636. void *data, size_t datalen)
  2637. {
  2638. struct cnss_qcom_ramdump_desc *desc = data;
  2639. return memory_read_from_buffer(buffer, count, &offset, desc->data,
  2640. datalen);
  2641. }
  2642. static void cnss_qcom_devcd_freev(void *data)
  2643. {
  2644. struct cnss_qcom_ramdump_desc *desc = data;
  2645. cnss_pr_dbg("Free dump data for dev coredump\n");
  2646. complete(&dump_done);
  2647. vfree(desc->data);
  2648. kfree(desc);
  2649. }
  2650. static int cnss_qcom_devcd_dump(struct device *dev, void *data, size_t datalen,
  2651. gfp_t gfp)
  2652. {
  2653. struct cnss_qcom_ramdump_desc *desc;
  2654. unsigned int timeout = TIMEOUT_SAVE_DUMP_MS;
  2655. int ret;
  2656. desc = kmalloc(sizeof(*desc), GFP_KERNEL);
  2657. if (!desc)
  2658. return -ENOMEM;
  2659. desc->data = data;
  2660. reinit_completion(&dump_done);
  2661. dev_coredumpm(dev, NULL, desc, datalen, gfp,
  2662. cnss_qcom_devcd_readv, cnss_qcom_devcd_freev);
  2663. ret = wait_for_completion_timeout(&dump_done,
  2664. msecs_to_jiffies(timeout));
  2665. if (!ret)
  2666. cnss_pr_err("Timeout waiting (%dms) for saving dump to file system\n",
  2667. timeout);
  2668. return ret ? 0 : -ETIMEDOUT;
  2669. }
  2670. /* Since the elf32 and elf64 identification is identical apart from
  2671. * the class, use elf32 by default.
  2672. */
  2673. static void init_elf_identification(struct elf32_hdr *ehdr, unsigned char class)
  2674. {
  2675. memcpy(ehdr->e_ident, ELFMAG, SELFMAG);
  2676. ehdr->e_ident[EI_CLASS] = class;
  2677. ehdr->e_ident[EI_DATA] = ELFDATA2LSB;
  2678. ehdr->e_ident[EI_VERSION] = EV_CURRENT;
  2679. ehdr->e_ident[EI_OSABI] = ELFOSABI_NONE;
  2680. }
  2681. int cnss_qcom_elf_dump(struct list_head *segs, struct device *dev,
  2682. unsigned char class)
  2683. {
  2684. struct cnss_qcom_dump_segment *segment;
  2685. void *phdr, *ehdr;
  2686. size_t data_size, offset;
  2687. int phnum = 0;
  2688. void *data;
  2689. void __iomem *ptr;
  2690. if (!segs || list_empty(segs))
  2691. return -EINVAL;
  2692. data_size = sizeof_elf_hdr(class);
  2693. list_for_each_entry(segment, segs, node) {
  2694. data_size += sizeof_elf_phdr(class) + segment->size;
  2695. phnum++;
  2696. }
  2697. data = vmalloc(data_size);
  2698. if (!data)
  2699. return -ENOMEM;
  2700. cnss_pr_dbg("Creating ELF file with size %d\n", data_size);
  2701. ehdr = data;
  2702. memset(ehdr, 0, sizeof_elf_hdr(class));
  2703. init_elf_identification(ehdr, class);
  2704. set_ehdr_property(ehdr, class, e_type, ET_CORE);
  2705. set_ehdr_property(ehdr, class, e_machine, EM_NONE);
  2706. set_ehdr_property(ehdr, class, e_version, EV_CURRENT);
  2707. set_ehdr_property(ehdr, class, e_phoff, sizeof_elf_hdr(class));
  2708. set_ehdr_property(ehdr, class, e_ehsize, sizeof_elf_hdr(class));
  2709. set_ehdr_property(ehdr, class, e_phentsize, sizeof_elf_phdr(class));
  2710. set_ehdr_property(ehdr, class, e_phnum, phnum);
  2711. phdr = data + sizeof_elf_hdr(class);
  2712. offset = sizeof_elf_hdr(class) + sizeof_elf_phdr(class) * phnum;
  2713. list_for_each_entry(segment, segs, node) {
  2714. memset(phdr, 0, sizeof_elf_phdr(class));
  2715. set_phdr_property(phdr, class, p_type, PT_LOAD);
  2716. set_phdr_property(phdr, class, p_offset, offset);
  2717. set_phdr_property(phdr, class, p_vaddr, segment->da);
  2718. set_phdr_property(phdr, class, p_paddr, segment->da);
  2719. set_phdr_property(phdr, class, p_filesz, segment->size);
  2720. set_phdr_property(phdr, class, p_memsz, segment->size);
  2721. set_phdr_property(phdr, class, p_flags, PF_R | PF_W | PF_X);
  2722. set_phdr_property(phdr, class, p_align, 0);
  2723. if (segment->va) {
  2724. memcpy(data + offset, segment->va, segment->size);
  2725. } else {
  2726. ptr = devm_ioremap(dev, segment->da, segment->size);
  2727. if (!ptr) {
  2728. cnss_pr_err("Invalid coredump segment (%pad, %zu)\n",
  2729. &segment->da, segment->size);
  2730. memset(data + offset, 0xff, segment->size);
  2731. } else {
  2732. memcpy_fromio(data + offset, ptr,
  2733. segment->size);
  2734. }
  2735. }
  2736. offset += segment->size;
  2737. phdr += sizeof_elf_phdr(class);
  2738. }
  2739. return cnss_qcom_devcd_dump(dev, data, data_size, GFP_KERNEL);
  2740. }
  2741. /* Saving dump to file system is always needed in this case. */
  2742. static bool cnss_dump_enabled(void)
  2743. {
  2744. return true;
  2745. }
  2746. #endif /* CONFIG_QCOM_RAMDUMP */
  2747. int cnss_do_elf_ramdump(struct cnss_plat_data *plat_priv)
  2748. {
  2749. struct cnss_ramdump_info_v2 *info_v2 = &plat_priv->ramdump_info_v2;
  2750. struct cnss_dump_data *dump_data = &info_v2->dump_data;
  2751. struct cnss_dump_seg *dump_seg = info_v2->dump_data_vaddr;
  2752. struct qcom_dump_segment *seg;
  2753. struct cnss_dump_meta_info meta_info = {0};
  2754. struct list_head head;
  2755. int i, ret = 0;
  2756. if (!dump_enabled()) {
  2757. cnss_pr_info("Dump collection is not enabled\n");
  2758. return ret;
  2759. }
  2760. INIT_LIST_HEAD(&head);
  2761. for (i = 0; i < dump_data->nentries; i++) {
  2762. if (dump_seg->type >= CNSS_FW_DUMP_TYPE_MAX) {
  2763. cnss_pr_err("Unsupported dump type: %d",
  2764. dump_seg->type);
  2765. continue;
  2766. }
  2767. seg = kcalloc(1, sizeof(*seg), GFP_KERNEL);
  2768. if (!seg) {
  2769. cnss_pr_err("%s: Failed to allocate mem for seg %d\n",
  2770. __func__, i);
  2771. continue;
  2772. }
  2773. if (meta_info.entry[dump_seg->type].entry_start == 0) {
  2774. meta_info.entry[dump_seg->type].type = dump_seg->type;
  2775. meta_info.entry[dump_seg->type].entry_start = i + 1;
  2776. }
  2777. meta_info.entry[dump_seg->type].entry_num++;
  2778. seg->da = dump_seg->address;
  2779. seg->va = dump_seg->v_address;
  2780. seg->size = dump_seg->size;
  2781. list_add_tail(&seg->node, &head);
  2782. dump_seg++;
  2783. }
  2784. seg = kcalloc(1, sizeof(*seg), GFP_KERNEL);
  2785. if (!seg) {
  2786. cnss_pr_err("%s: Failed to allocate mem for elf ramdump seg\n",
  2787. __func__);
  2788. goto skip_elf_dump;
  2789. }
  2790. meta_info.magic = CNSS_RAMDUMP_MAGIC;
  2791. meta_info.version = CNSS_RAMDUMP_VERSION;
  2792. meta_info.chipset = plat_priv->device_id;
  2793. meta_info.total_entries = CNSS_FW_DUMP_TYPE_MAX;
  2794. seg->va = &meta_info;
  2795. seg->size = sizeof(meta_info);
  2796. list_add(&seg->node, &head);
  2797. ret = qcom_elf_dump(&head, info_v2->ramdump_dev, ELF_CLASS);
  2798. skip_elf_dump:
  2799. while (!list_empty(&head)) {
  2800. seg = list_first_entry(&head, struct qcom_dump_segment, node);
  2801. list_del(&seg->node);
  2802. kfree(seg);
  2803. }
  2804. return ret;
  2805. }
  2806. #ifdef CONFIG_CNSS2_SSR_DRIVER_DUMP
  2807. /**
  2808. * cnss_host_ramdump_dev_release() - callback function for device release
  2809. * @dev: device to be released
  2810. *
  2811. * Return: None
  2812. */
  2813. static void cnss_host_ramdump_dev_release(struct device *dev)
  2814. {
  2815. cnss_pr_dbg("free host ramdump device\n");
  2816. kfree(dev);
  2817. }
  2818. int cnss_do_host_ramdump(struct cnss_plat_data *plat_priv,
  2819. struct cnss_ssr_driver_dump_entry *ssr_entry,
  2820. size_t num_entries_loaded)
  2821. {
  2822. struct qcom_dump_segment *seg;
  2823. struct cnss_host_dump_meta_info meta_info = {0};
  2824. struct list_head head;
  2825. int dev_ret = 0;
  2826. struct device *new_device;
  2827. static const char * const wlan_str[] = {
  2828. [CNSS_HOST_WLAN_LOGS] = "wlan_logs",
  2829. [CNSS_HOST_HTC_CREDIT] = "htc_credit",
  2830. [CNSS_HOST_WMI_TX_CMP] = "wmi_tx_cmp",
  2831. [CNSS_HOST_WMI_COMMAND_LOG] = "wmi_command_log",
  2832. [CNSS_HOST_WMI_EVENT_LOG] = "wmi_event_log",
  2833. [CNSS_HOST_WMI_RX_EVENT] = "wmi_rx_event",
  2834. [CNSS_HOST_HAL_SOC] = "hal_soc",
  2835. [CNSS_HOST_GWLAN_LOGGING] = "gwlan_logging",
  2836. [CNSS_HOST_WMI_DEBUG_LOG_INFO] = "wmi_debug_log_info",
  2837. [CNSS_HOST_HTC_CREDIT_IDX] = "htc_credit_history_idx",
  2838. [CNSS_HOST_HTC_CREDIT_LEN] = "htc_credit_history_length",
  2839. [CNSS_HOST_WMI_TX_CMP_IDX] = "wmi_tx_cmp_idx",
  2840. [CNSS_HOST_WMI_COMMAND_LOG_IDX] = "wmi_command_log_idx",
  2841. [CNSS_HOST_WMI_EVENT_LOG_IDX] = "wmi_event_log_idx",
  2842. [CNSS_HOST_WMI_RX_EVENT_IDX] = "wmi_rx_event_idx",
  2843. [CNSS_HOST_HIF_CE_DESC_HISTORY_BUFF] = "hif_ce_desc_history_buff",
  2844. [CNSS_HOST_HANG_EVENT_DATA] = "hang_event_data",
  2845. [CNSS_HOST_CE_DESC_HIST] = "hif_ce_desc_hist",
  2846. [CNSS_HOST_CE_COUNT_MAX] = "hif_ce_count_max",
  2847. [CNSS_HOST_CE_HISTORY_MAX] = "hif_ce_history_max",
  2848. [CNSS_HOST_ONLY_FOR_CRIT_CE] = "hif_ce_only_for_crit",
  2849. [CNSS_HOST_HIF_EVENT_HISTORY] = "hif_event_history",
  2850. [CNSS_HOST_HIF_EVENT_HIST_MAX] = "hif_event_hist_max",
  2851. [CNSS_HOST_DP_WBM_DESC_REL] = "wbm_desc_rel_ring",
  2852. [CNSS_HOST_DP_WBM_DESC_REL_HANDLE] = "wbm_desc_rel_ring_handle",
  2853. [CNSS_HOST_DP_TCL_CMD] = "tcl_cmd_ring",
  2854. [CNSS_HOST_DP_TCL_CMD_HANDLE] = "tcl_cmd_ring_handle",
  2855. [CNSS_HOST_DP_TCL_STATUS] = "tcl_status_ring",
  2856. [CNSS_HOST_DP_TCL_STATUS_HANDLE] = "tcl_status_ring_handle",
  2857. [CNSS_HOST_DP_REO_REINJ] = "reo_reinject_ring",
  2858. [CNSS_HOST_DP_REO_REINJ_HANDLE] = "reo_reinject_ring_handle",
  2859. [CNSS_HOST_DP_RX_REL] = "rx_rel_ring",
  2860. [CNSS_HOST_DP_RX_REL_HANDLE] = "rx_rel_ring_handle",
  2861. [CNSS_HOST_DP_REO_EXP] = "reo_exception_ring",
  2862. [CNSS_HOST_DP_REO_EXP_HANDLE] = "reo_exception_ring_handle",
  2863. [CNSS_HOST_DP_REO_CMD] = "reo_cmd_ring",
  2864. [CNSS_HOST_DP_REO_CMD_HANDLE] = "reo_cmd_ring_handle",
  2865. [CNSS_HOST_DP_REO_STATUS] = "reo_status_ring",
  2866. [CNSS_HOST_DP_REO_STATUS_HANDLE] = "reo_status_ring_handle",
  2867. [CNSS_HOST_DP_TCL_DATA_0] = "tcl_data_ring_0",
  2868. [CNSS_HOST_DP_TCL_DATA_0_HANDLE] = "tcl_data_ring_0_handle",
  2869. [CNSS_HOST_DP_TX_COMP_0] = "tx_comp_ring_0",
  2870. [CNSS_HOST_DP_TX_COMP_0_HANDLE] = "tx_comp_ring_0_handle",
  2871. [CNSS_HOST_DP_TCL_DATA_1] = "tcl_data_ring_1",
  2872. [CNSS_HOST_DP_TCL_DATA_1_HANDLE] = "tcl_data_ring_1_handle",
  2873. [CNSS_HOST_DP_TX_COMP_1] = "tx_comp_ring_1",
  2874. [CNSS_HOST_DP_TX_COMP_1_HANDLE] = "tx_comp_ring_1_handle",
  2875. [CNSS_HOST_DP_TCL_DATA_2] = "tcl_data_ring_2",
  2876. [CNSS_HOST_DP_TCL_DATA_2_HANDLE] = "tcl_data_ring_2_handle",
  2877. [CNSS_HOST_DP_TX_COMP_2] = "tx_comp_ring_2",
  2878. [CNSS_HOST_DP_TX_COMP_2_HANDLE] = "tx_comp_ring_2_handle",
  2879. [CNSS_HOST_DP_REO_DST_0] = "reo_dest_ring_0",
  2880. [CNSS_HOST_DP_REO_DST_0_HANDLE] = "reo_dest_ring_0_handle",
  2881. [CNSS_HOST_DP_REO_DST_1] = "reo_dest_ring_1",
  2882. [CNSS_HOST_DP_REO_DST_1_HANDLE] = "reo_dest_ring_1_handle",
  2883. [CNSS_HOST_DP_REO_DST_2] = "reo_dest_ring_2",
  2884. [CNSS_HOST_DP_REO_DST_2_HANDLE] = "reo_dest_ring_2_handle",
  2885. [CNSS_HOST_DP_REO_DST_3] = "reo_dest_ring_3",
  2886. [CNSS_HOST_DP_REO_DST_3_HANDLE] = "reo_dest_ring_3_handle",
  2887. [CNSS_HOST_DP_REO_DST_4] = "reo_dest_ring_4",
  2888. [CNSS_HOST_DP_REO_DST_4_HANDLE] = "reo_dest_ring_4_handle",
  2889. [CNSS_HOST_DP_REO_DST_5] = "reo_dest_ring_5",
  2890. [CNSS_HOST_DP_REO_DST_5_HANDLE] = "reo_dest_ring_5_handle",
  2891. [CNSS_HOST_DP_REO_DST_6] = "reo_dest_ring_6",
  2892. [CNSS_HOST_DP_REO_DST_6_HANDLE] = "reo_dest_ring_6_handle",
  2893. [CNSS_HOST_DP_REO_DST_7] = "reo_dest_ring_7",
  2894. [CNSS_HOST_DP_REO_DST_7_HANDLE] = "reo_dest_ring_7_handle",
  2895. [CNSS_HOST_DP_PDEV_0] = "dp_pdev_0",
  2896. [CNSS_HOST_DP_WLAN_CFG_CTX] = "wlan_cfg_ctx",
  2897. [CNSS_HOST_DP_SOC] = "dp_soc",
  2898. [CNSS_HOST_HAL_RX_FST] = "hal_rx_fst",
  2899. [CNSS_HOST_DP_FISA] = "dp_fisa",
  2900. [CNSS_HOST_DP_FISA_HW_FSE_TABLE] = "dp_fisa_hw_fse_table",
  2901. [CNSS_HOST_DP_FISA_SW_FSE_TABLE] = "dp_fisa_sw_fse_table",
  2902. [CNSS_HOST_HIF] = "hif",
  2903. [CNSS_HOST_QDF_NBUF_HIST] = "qdf_nbuf_history",
  2904. [CNSS_HOST_TCL_WBM_MAP] = "tcl_wbm_map_array",
  2905. [CNSS_HOST_RX_MAC_BUF_RING_0] = "rx_mac_buf_ring_0",
  2906. [CNSS_HOST_RX_MAC_BUF_RING_0_HANDLE] = "rx_mac_buf_ring_0_handle",
  2907. [CNSS_HOST_RX_MAC_BUF_RING_1] = "rx_mac_buf_ring_1",
  2908. [CNSS_HOST_RX_MAC_BUF_RING_1_HANDLE] = "rx_mac_buf_ring_1_handle",
  2909. [CNSS_HOST_RX_REFILL_0] = "rx_refill_buf_ring_0",
  2910. [CNSS_HOST_RX_REFILL_0_HANDLE] = "rx_refill_buf_ring_0_handle",
  2911. [CNSS_HOST_CE_0] = "ce_0",
  2912. [CNSS_HOST_CE_0_SRC_RING] = "ce_0_src_ring",
  2913. [CNSS_HOST_CE_0_SRC_RING_CTX] = "ce_0_src_ring_ctx",
  2914. [CNSS_HOST_CE_1] = "ce_1",
  2915. [CNSS_HOST_CE_1_STATUS_RING] = "ce_1_status_ring",
  2916. [CNSS_HOST_CE_1_STATUS_RING_CTX] = "ce_1_status_ring_ctx",
  2917. [CNSS_HOST_CE_1_DEST_RING] = "ce_1_dest_ring",
  2918. [CNSS_HOST_CE_1_DEST_RING_CTX] = "ce_1_dest_ring_ctx",
  2919. [CNSS_HOST_CE_2] = "ce_2",
  2920. [CNSS_HOST_CE_2_STATUS_RING] = "ce_2_status_ring",
  2921. [CNSS_HOST_CE_2_STATUS_RING_CTX] = "ce_2_status_ring_ctx",
  2922. [CNSS_HOST_CE_2_DEST_RING] = "ce_2_dest_ring",
  2923. [CNSS_HOST_CE_2_DEST_RING_CTX] = "ce_2_dest_ring_ctx",
  2924. [CNSS_HOST_CE_3] = "ce_3",
  2925. [CNSS_HOST_CE_3_SRC_RING] = "ce_3_src_ring",
  2926. [CNSS_HOST_CE_3_SRC_RING_CTX] = "ce_3_src_ring_ctx",
  2927. [CNSS_HOST_CE_4] = "ce_4",
  2928. [CNSS_HOST_CE_4_SRC_RING] = "ce_4_src_ring",
  2929. [CNSS_HOST_CE_4_SRC_RING_CTX] = "ce_4_src_ring_ctx",
  2930. [CNSS_HOST_CE_5] = "ce_5",
  2931. [CNSS_HOST_CE_6] = "ce_6",
  2932. [CNSS_HOST_CE_7] = "ce_7",
  2933. [CNSS_HOST_CE_7_STATUS_RING] = "ce_7_status_ring",
  2934. [CNSS_HOST_CE_7_STATUS_RING_CTX] = "ce_7_status_ring_ctx",
  2935. [CNSS_HOST_CE_7_DEST_RING] = "ce_7_dest_ring",
  2936. [CNSS_HOST_CE_7_DEST_RING_CTX] = "ce_7_dest_ring_ctx",
  2937. [CNSS_HOST_CE_8] = "ce_8",
  2938. [CNSS_HOST_DP_TCL_DATA_3] = "tcl_data_ring_3",
  2939. [CNSS_HOST_DP_TCL_DATA_3_HANDLE] = "tcl_data_ring_3_handle",
  2940. [CNSS_HOST_DP_TX_COMP_3] = "tx_comp_ring_3",
  2941. [CNSS_HOST_DP_TX_COMP_3_HANDLE] = "tx_comp_ring_3_handle"
  2942. };
  2943. int i;
  2944. int ret = 0;
  2945. enum cnss_host_dump_type j;
  2946. if (!dump_enabled()) {
  2947. cnss_pr_info("Dump collection is not enabled\n");
  2948. return ret;
  2949. }
  2950. new_device = kcalloc(1, sizeof(*new_device), GFP_KERNEL);
  2951. if (!new_device) {
  2952. cnss_pr_err("Failed to alloc device mem\n");
  2953. return -ENOMEM;
  2954. }
  2955. new_device->release = cnss_host_ramdump_dev_release;
  2956. device_initialize(new_device);
  2957. dev_set_name(new_device, "wlan_driver");
  2958. dev_ret = device_add(new_device);
  2959. if (dev_ret) {
  2960. cnss_pr_err("Failed to add new device\n");
  2961. goto put_device;
  2962. }
  2963. INIT_LIST_HEAD(&head);
  2964. for (i = 0; i < num_entries_loaded; i++) {
  2965. /* If region name registered by driver is not present in
  2966. * wlan_str. type for that entry will not be set, but entry will
  2967. * be added. Which will result in entry type being 0. Currently
  2968. * entry type 0 is for wlan_logs, which will result in parsing
  2969. * issue for wlan_logs as parsing is done based upon type field.
  2970. * So initialize type with -1(Invalid) to avoid such issues.
  2971. */
  2972. meta_info.entry[i].type = -1;
  2973. seg = kcalloc(1, sizeof(*seg), GFP_KERNEL);
  2974. if (!seg) {
  2975. cnss_pr_err("Failed to alloc seg entry %d\n", i);
  2976. continue;
  2977. }
  2978. seg->va = ssr_entry[i].buffer_pointer;
  2979. seg->da = (dma_addr_t)ssr_entry[i].buffer_pointer;
  2980. seg->size = ssr_entry[i].buffer_size;
  2981. for (j = 0; j < CNSS_HOST_DUMP_TYPE_MAX; j++) {
  2982. if (strcmp(ssr_entry[i].region_name, wlan_str[j]) == 0) {
  2983. meta_info.entry[i].type = j;
  2984. }
  2985. }
  2986. meta_info.entry[i].entry_start = i + 1;
  2987. meta_info.entry[i].entry_num++;
  2988. list_add_tail(&seg->node, &head);
  2989. }
  2990. seg = kcalloc(1, sizeof(*seg), GFP_KERNEL);
  2991. if (!seg) {
  2992. cnss_pr_err("%s: Failed to allocate mem for host dump seg\n",
  2993. __func__);
  2994. goto skip_host_dump;
  2995. }
  2996. meta_info.magic = CNSS_RAMDUMP_MAGIC;
  2997. meta_info.version = CNSS_RAMDUMP_VERSION;
  2998. meta_info.chipset = plat_priv->device_id;
  2999. meta_info.total_entries = num_entries_loaded;
  3000. seg->va = &meta_info;
  3001. seg->da = (dma_addr_t)&meta_info;
  3002. seg->size = sizeof(meta_info);
  3003. list_add(&seg->node, &head);
  3004. ret = qcom_elf_dump(&head, new_device, ELF_CLASS);
  3005. skip_host_dump:
  3006. while (!list_empty(&head)) {
  3007. seg = list_first_entry(&head, struct qcom_dump_segment, node);
  3008. list_del(&seg->node);
  3009. kfree(seg);
  3010. }
  3011. device_del(new_device);
  3012. put_device:
  3013. put_device(new_device);
  3014. cnss_pr_dbg("host ramdump result %d\n", ret);
  3015. return ret;
  3016. }
  3017. #endif
  3018. #endif /* CONFIG_MSM_SUBSYSTEM_RESTART */
  3019. #if IS_ENABLED(CONFIG_QCOM_MEMORY_DUMP_V2)
  3020. static int cnss_init_dump_entry(struct cnss_plat_data *plat_priv)
  3021. {
  3022. struct cnss_ramdump_info *ramdump_info;
  3023. struct msm_dump_entry dump_entry;
  3024. ramdump_info = &plat_priv->ramdump_info;
  3025. ramdump_info->dump_data.addr = ramdump_info->ramdump_pa;
  3026. ramdump_info->dump_data.len = ramdump_info->ramdump_size;
  3027. ramdump_info->dump_data.version = CNSS_DUMP_FORMAT_VER;
  3028. ramdump_info->dump_data.magic = CNSS_DUMP_MAGIC_VER_V2;
  3029. strlcpy(ramdump_info->dump_data.name, CNSS_DUMP_NAME,
  3030. sizeof(ramdump_info->dump_data.name));
  3031. dump_entry.id = MSM_DUMP_DATA_CNSS_WLAN;
  3032. dump_entry.addr = virt_to_phys(&ramdump_info->dump_data);
  3033. return msm_dump_data_register_nominidump(MSM_DUMP_TABLE_APPS,
  3034. &dump_entry);
  3035. }
  3036. static int cnss_register_ramdump_v1(struct cnss_plat_data *plat_priv)
  3037. {
  3038. int ret = 0;
  3039. struct device *dev;
  3040. struct cnss_ramdump_info *ramdump_info;
  3041. u32 ramdump_size = 0;
  3042. dev = &plat_priv->plat_dev->dev;
  3043. ramdump_info = &plat_priv->ramdump_info;
  3044. if (plat_priv->dt_type != CNSS_DTT_MULTIEXCHG) {
  3045. /* dt type: legacy or converged */
  3046. ret = of_property_read_u32(dev->of_node,
  3047. "qcom,wlan-ramdump-dynamic",
  3048. &ramdump_size);
  3049. } else {
  3050. ret = of_property_read_u32(plat_priv->dev_node,
  3051. "qcom,wlan-ramdump-dynamic",
  3052. &ramdump_size);
  3053. }
  3054. if (ret == 0) {
  3055. ramdump_info->ramdump_va =
  3056. dma_alloc_coherent(dev, ramdump_size,
  3057. &ramdump_info->ramdump_pa,
  3058. GFP_KERNEL);
  3059. if (ramdump_info->ramdump_va)
  3060. ramdump_info->ramdump_size = ramdump_size;
  3061. }
  3062. cnss_pr_dbg("ramdump va: %pK, pa: %pa\n",
  3063. ramdump_info->ramdump_va, &ramdump_info->ramdump_pa);
  3064. if (ramdump_info->ramdump_size == 0) {
  3065. cnss_pr_info("Ramdump will not be collected");
  3066. goto out;
  3067. }
  3068. ret = cnss_init_dump_entry(plat_priv);
  3069. if (ret) {
  3070. cnss_pr_err("Failed to setup dump table, err = %d\n", ret);
  3071. goto free_ramdump;
  3072. }
  3073. ramdump_info->ramdump_dev = cnss_create_ramdump_device(plat_priv);
  3074. if (!ramdump_info->ramdump_dev) {
  3075. cnss_pr_err("Failed to create ramdump device!");
  3076. ret = -ENOMEM;
  3077. goto free_ramdump;
  3078. }
  3079. return 0;
  3080. free_ramdump:
  3081. dma_free_coherent(dev, ramdump_info->ramdump_size,
  3082. ramdump_info->ramdump_va, ramdump_info->ramdump_pa);
  3083. out:
  3084. return ret;
  3085. }
  3086. static void cnss_unregister_ramdump_v1(struct cnss_plat_data *plat_priv)
  3087. {
  3088. struct device *dev;
  3089. struct cnss_ramdump_info *ramdump_info;
  3090. dev = &plat_priv->plat_dev->dev;
  3091. ramdump_info = &plat_priv->ramdump_info;
  3092. if (ramdump_info->ramdump_dev)
  3093. cnss_destroy_ramdump_device(plat_priv,
  3094. ramdump_info->ramdump_dev);
  3095. if (ramdump_info->ramdump_va)
  3096. dma_free_coherent(dev, ramdump_info->ramdump_size,
  3097. ramdump_info->ramdump_va,
  3098. ramdump_info->ramdump_pa);
  3099. }
  3100. /**
  3101. * cnss_ignore_dump_data_reg_fail - Ignore Ramdump table register failure
  3102. * @ret: Error returned by msm_dump_data_register_nominidump
  3103. *
  3104. * For Lahaina GKI boot, we dont have support for mem dump feature. So
  3105. * ignore failure.
  3106. *
  3107. * Return: Same given error code if mem dump feature enabled, 0 otherwise
  3108. */
  3109. static int cnss_ignore_dump_data_reg_fail(int ret)
  3110. {
  3111. return ret;
  3112. }
  3113. static int cnss_register_ramdump_v2(struct cnss_plat_data *plat_priv)
  3114. {
  3115. int ret = 0;
  3116. struct cnss_ramdump_info_v2 *info_v2;
  3117. struct cnss_dump_data *dump_data;
  3118. struct msm_dump_entry dump_entry;
  3119. struct device *dev = &plat_priv->plat_dev->dev;
  3120. u32 ramdump_size = 0;
  3121. info_v2 = &plat_priv->ramdump_info_v2;
  3122. dump_data = &info_v2->dump_data;
  3123. if (plat_priv->dt_type != CNSS_DTT_MULTIEXCHG) {
  3124. /* dt type: legacy or converged */
  3125. ret = of_property_read_u32(dev->of_node,
  3126. "qcom,wlan-ramdump-dynamic",
  3127. &ramdump_size);
  3128. } else {
  3129. ret = of_property_read_u32(plat_priv->dev_node,
  3130. "qcom,wlan-ramdump-dynamic",
  3131. &ramdump_size);
  3132. }
  3133. if (ret == 0)
  3134. info_v2->ramdump_size = ramdump_size;
  3135. cnss_pr_dbg("Ramdump size 0x%lx\n", info_v2->ramdump_size);
  3136. info_v2->dump_data_vaddr = kzalloc(CNSS_DUMP_DESC_SIZE, GFP_KERNEL);
  3137. if (!info_v2->dump_data_vaddr)
  3138. return -ENOMEM;
  3139. dump_data->paddr = virt_to_phys(info_v2->dump_data_vaddr);
  3140. dump_data->version = CNSS_DUMP_FORMAT_VER_V2;
  3141. dump_data->magic = CNSS_DUMP_MAGIC_VER_V2;
  3142. dump_data->seg_version = CNSS_DUMP_SEG_VER;
  3143. strlcpy(dump_data->name, CNSS_DUMP_NAME,
  3144. sizeof(dump_data->name));
  3145. dump_entry.id = MSM_DUMP_DATA_CNSS_WLAN;
  3146. dump_entry.addr = virt_to_phys(dump_data);
  3147. ret = msm_dump_data_register_nominidump(MSM_DUMP_TABLE_APPS,
  3148. &dump_entry);
  3149. if (ret) {
  3150. ret = cnss_ignore_dump_data_reg_fail(ret);
  3151. cnss_pr_err("Failed to setup dump table, %s (%d)\n",
  3152. ret ? "Error" : "Ignoring", ret);
  3153. goto free_ramdump;
  3154. }
  3155. info_v2->ramdump_dev = cnss_create_ramdump_device(plat_priv);
  3156. if (!info_v2->ramdump_dev) {
  3157. cnss_pr_err("Failed to create ramdump device!\n");
  3158. ret = -ENOMEM;
  3159. goto free_ramdump;
  3160. }
  3161. return 0;
  3162. free_ramdump:
  3163. kfree(info_v2->dump_data_vaddr);
  3164. info_v2->dump_data_vaddr = NULL;
  3165. return ret;
  3166. }
  3167. static void cnss_unregister_ramdump_v2(struct cnss_plat_data *plat_priv)
  3168. {
  3169. struct cnss_ramdump_info_v2 *info_v2;
  3170. info_v2 = &plat_priv->ramdump_info_v2;
  3171. if (info_v2->ramdump_dev)
  3172. cnss_destroy_ramdump_device(plat_priv, info_v2->ramdump_dev);
  3173. kfree(info_v2->dump_data_vaddr);
  3174. info_v2->dump_data_vaddr = NULL;
  3175. info_v2->dump_data_valid = false;
  3176. }
  3177. int cnss_register_ramdump(struct cnss_plat_data *plat_priv)
  3178. {
  3179. int ret = 0;
  3180. switch (plat_priv->device_id) {
  3181. case QCA6174_DEVICE_ID:
  3182. ret = cnss_register_ramdump_v1(plat_priv);
  3183. break;
  3184. case QCA6290_DEVICE_ID:
  3185. case QCA6390_DEVICE_ID:
  3186. case QCN7605_DEVICE_ID:
  3187. case QCA6490_DEVICE_ID:
  3188. case KIWI_DEVICE_ID:
  3189. case MANGO_DEVICE_ID:
  3190. case PEACH_DEVICE_ID:
  3191. ret = cnss_register_ramdump_v2(plat_priv);
  3192. break;
  3193. default:
  3194. cnss_pr_err("Unknown device ID: 0x%lx\n", plat_priv->device_id);
  3195. ret = -ENODEV;
  3196. break;
  3197. }
  3198. return ret;
  3199. }
  3200. void cnss_unregister_ramdump(struct cnss_plat_data *plat_priv)
  3201. {
  3202. switch (plat_priv->device_id) {
  3203. case QCA6174_DEVICE_ID:
  3204. cnss_unregister_ramdump_v1(plat_priv);
  3205. break;
  3206. case QCA6290_DEVICE_ID:
  3207. case QCA6390_DEVICE_ID:
  3208. case QCN7605_DEVICE_ID:
  3209. case QCA6490_DEVICE_ID:
  3210. case KIWI_DEVICE_ID:
  3211. case MANGO_DEVICE_ID:
  3212. case PEACH_DEVICE_ID:
  3213. cnss_unregister_ramdump_v2(plat_priv);
  3214. break;
  3215. default:
  3216. cnss_pr_err("Unknown device ID: 0x%lx\n", plat_priv->device_id);
  3217. break;
  3218. }
  3219. }
  3220. #else
  3221. int cnss_register_ramdump(struct cnss_plat_data *plat_priv)
  3222. {
  3223. struct cnss_ramdump_info_v2 *info_v2 = &plat_priv->ramdump_info_v2;
  3224. struct cnss_dump_data *dump_data = dump_data = &info_v2->dump_data;
  3225. struct device *dev = &plat_priv->plat_dev->dev;
  3226. u32 ramdump_size = 0;
  3227. if (of_property_read_u32(dev->of_node, "qcom,wlan-ramdump-dynamic",
  3228. &ramdump_size) == 0)
  3229. info_v2->ramdump_size = ramdump_size;
  3230. cnss_pr_dbg("Ramdump size 0x%lx\n", info_v2->ramdump_size);
  3231. info_v2->dump_data_vaddr = kzalloc(CNSS_DUMP_DESC_SIZE, GFP_KERNEL);
  3232. if (!info_v2->dump_data_vaddr)
  3233. return -ENOMEM;
  3234. dump_data->paddr = virt_to_phys(info_v2->dump_data_vaddr);
  3235. dump_data->version = CNSS_DUMP_FORMAT_VER_V2;
  3236. dump_data->magic = CNSS_DUMP_MAGIC_VER_V2;
  3237. dump_data->seg_version = CNSS_DUMP_SEG_VER;
  3238. strlcpy(dump_data->name, CNSS_DUMP_NAME,
  3239. sizeof(dump_data->name));
  3240. info_v2->ramdump_dev = dev;
  3241. return 0;
  3242. }
  3243. void cnss_unregister_ramdump(struct cnss_plat_data *plat_priv)
  3244. {
  3245. struct cnss_ramdump_info_v2 *info_v2 = &plat_priv->ramdump_info_v2;
  3246. info_v2->ramdump_dev = NULL;
  3247. kfree(info_v2->dump_data_vaddr);
  3248. info_v2->dump_data_vaddr = NULL;
  3249. info_v2->dump_data_valid = false;
  3250. }
  3251. #endif /* CONFIG_QCOM_MEMORY_DUMP_V2 */
  3252. int cnss_va_to_pa(struct device *dev, size_t size, void *va, dma_addr_t dma,
  3253. phys_addr_t *pa, unsigned long attrs)
  3254. {
  3255. struct sg_table sgt;
  3256. int ret;
  3257. ret = dma_get_sgtable_attrs(dev, &sgt, va, dma, size, attrs);
  3258. if (ret) {
  3259. cnss_pr_err("Failed to get sgtable for va: 0x%pK, dma: %pa, size: 0x%zx, attrs: 0x%x\n",
  3260. va, &dma, size, attrs);
  3261. return -EINVAL;
  3262. }
  3263. *pa = page_to_phys(sg_page(sgt.sgl));
  3264. sg_free_table(&sgt);
  3265. return 0;
  3266. }
  3267. #if IS_ENABLED(CONFIG_QCOM_MINIDUMP)
  3268. int cnss_minidump_add_region(struct cnss_plat_data *plat_priv,
  3269. enum cnss_fw_dump_type type, int seg_no,
  3270. void *va, phys_addr_t pa, size_t size)
  3271. {
  3272. struct md_region md_entry;
  3273. int ret;
  3274. switch (type) {
  3275. case CNSS_FW_IMAGE:
  3276. snprintf(md_entry.name, sizeof(md_entry.name), "FBC_%X",
  3277. seg_no);
  3278. break;
  3279. case CNSS_FW_RDDM:
  3280. snprintf(md_entry.name, sizeof(md_entry.name), "RDDM_%X",
  3281. seg_no);
  3282. break;
  3283. case CNSS_FW_REMOTE_HEAP:
  3284. snprintf(md_entry.name, sizeof(md_entry.name), "RHEAP_%X",
  3285. seg_no);
  3286. break;
  3287. default:
  3288. cnss_pr_err("Unknown dump type ID: %d\n", type);
  3289. return -EINVAL;
  3290. }
  3291. md_entry.phys_addr = pa;
  3292. md_entry.virt_addr = (uintptr_t)va;
  3293. md_entry.size = size;
  3294. md_entry.id = MSM_DUMP_DATA_CNSS_WLAN;
  3295. cnss_pr_dbg("Mini dump region: %s, va: %pK, pa: %pa, size: 0x%zx\n",
  3296. md_entry.name, va, &pa, size);
  3297. ret = msm_minidump_add_region(&md_entry);
  3298. if (ret < 0)
  3299. cnss_pr_err("Failed to add mini dump region, err = %d\n", ret);
  3300. return ret;
  3301. }
  3302. int cnss_minidump_remove_region(struct cnss_plat_data *plat_priv,
  3303. enum cnss_fw_dump_type type, int seg_no,
  3304. void *va, phys_addr_t pa, size_t size)
  3305. {
  3306. struct md_region md_entry;
  3307. int ret;
  3308. switch (type) {
  3309. case CNSS_FW_IMAGE:
  3310. snprintf(md_entry.name, sizeof(md_entry.name), "FBC_%X",
  3311. seg_no);
  3312. break;
  3313. case CNSS_FW_RDDM:
  3314. snprintf(md_entry.name, sizeof(md_entry.name), "RDDM_%X",
  3315. seg_no);
  3316. break;
  3317. case CNSS_FW_REMOTE_HEAP:
  3318. snprintf(md_entry.name, sizeof(md_entry.name), "RHEAP_%X",
  3319. seg_no);
  3320. break;
  3321. default:
  3322. cnss_pr_err("Unknown dump type ID: %d\n", type);
  3323. return -EINVAL;
  3324. }
  3325. md_entry.phys_addr = pa;
  3326. md_entry.virt_addr = (uintptr_t)va;
  3327. md_entry.size = size;
  3328. md_entry.id = MSM_DUMP_DATA_CNSS_WLAN;
  3329. cnss_pr_vdbg("Remove mini dump region: %s, va: %pK, pa: %pa, size: 0x%zx\n",
  3330. md_entry.name, va, &pa, size);
  3331. ret = msm_minidump_remove_region(&md_entry);
  3332. if (ret)
  3333. cnss_pr_err("Failed to remove mini dump region, err = %d\n",
  3334. ret);
  3335. return ret;
  3336. }
  3337. #else
  3338. int cnss_minidump_add_region(struct cnss_plat_data *plat_priv,
  3339. enum cnss_fw_dump_type type, int seg_no,
  3340. void *va, phys_addr_t pa, size_t size)
  3341. {
  3342. char name[MAX_NAME_LEN];
  3343. switch (type) {
  3344. case CNSS_FW_IMAGE:
  3345. snprintf(name, MAX_NAME_LEN, "FBC_%X", seg_no);
  3346. break;
  3347. case CNSS_FW_RDDM:
  3348. snprintf(name, MAX_NAME_LEN, "RDDM_%X", seg_no);
  3349. break;
  3350. case CNSS_FW_REMOTE_HEAP:
  3351. snprintf(name, MAX_NAME_LEN, "RHEAP_%X", seg_no);
  3352. break;
  3353. default:
  3354. cnss_pr_err("Unknown dump type ID: %d\n", type);
  3355. return -EINVAL;
  3356. }
  3357. cnss_pr_dbg("Dump region: %s, va: %pK, pa: %pa, size: 0x%zx\n",
  3358. name, va, &pa, size);
  3359. return 0;
  3360. }
  3361. int cnss_minidump_remove_region(struct cnss_plat_data *plat_priv,
  3362. enum cnss_fw_dump_type type, int seg_no,
  3363. void *va, phys_addr_t pa, size_t size)
  3364. {
  3365. return 0;
  3366. }
  3367. #endif /* CONFIG_QCOM_MINIDUMP */
  3368. int cnss_request_firmware_direct(struct cnss_plat_data *plat_priv,
  3369. const struct firmware **fw_entry,
  3370. const char *filename)
  3371. {
  3372. if (IS_ENABLED(CONFIG_CNSS_REQ_FW_DIRECT))
  3373. return request_firmware_direct(fw_entry, filename,
  3374. &plat_priv->plat_dev->dev);
  3375. else
  3376. return firmware_request_nowarn(fw_entry, filename,
  3377. &plat_priv->plat_dev->dev);
  3378. }
  3379. #if IS_ENABLED(CONFIG_INTERCONNECT)
  3380. /**
  3381. * cnss_register_bus_scale() - Setup interconnect voting data
  3382. * @plat_priv: Platform data structure
  3383. *
  3384. * For different interconnect path configured in device tree setup voting data
  3385. * for list of bandwidth requirements.
  3386. *
  3387. * Result: 0 for success. -EINVAL if not configured
  3388. */
  3389. static int cnss_register_bus_scale(struct cnss_plat_data *plat_priv)
  3390. {
  3391. int ret = -EINVAL;
  3392. u32 idx, i, j, cfg_arr_size, *cfg_arr = NULL;
  3393. struct cnss_bus_bw_info *bus_bw_info, *tmp;
  3394. struct device *dev = &plat_priv->plat_dev->dev;
  3395. INIT_LIST_HEAD(&plat_priv->icc.list_head);
  3396. ret = of_property_read_u32(dev->of_node,
  3397. "qcom,icc-path-count",
  3398. &plat_priv->icc.path_count);
  3399. if (ret) {
  3400. cnss_pr_dbg("Platform Bus Interconnect path not configured\n");
  3401. return 0;
  3402. }
  3403. ret = of_property_read_u32(plat_priv->plat_dev->dev.of_node,
  3404. "qcom,bus-bw-cfg-count",
  3405. &plat_priv->icc.bus_bw_cfg_count);
  3406. if (ret) {
  3407. cnss_pr_err("Failed to get Bus BW Config table size\n");
  3408. goto cleanup;
  3409. }
  3410. cfg_arr_size = plat_priv->icc.path_count *
  3411. plat_priv->icc.bus_bw_cfg_count * CNSS_ICC_VOTE_MAX;
  3412. cfg_arr = kcalloc(cfg_arr_size, sizeof(*cfg_arr), GFP_KERNEL);
  3413. if (!cfg_arr) {
  3414. cnss_pr_err("Failed to alloc cfg table mem\n");
  3415. ret = -ENOMEM;
  3416. goto cleanup;
  3417. }
  3418. ret = of_property_read_u32_array(plat_priv->plat_dev->dev.of_node,
  3419. "qcom,bus-bw-cfg", cfg_arr,
  3420. cfg_arr_size);
  3421. if (ret) {
  3422. cnss_pr_err("Invalid Bus BW Config Table\n");
  3423. goto cleanup;
  3424. }
  3425. cnss_pr_dbg("ICC Path_Count: %d BW_CFG_Count: %d\n",
  3426. plat_priv->icc.path_count, plat_priv->icc.bus_bw_cfg_count);
  3427. for (idx = 0; idx < plat_priv->icc.path_count; idx++) {
  3428. bus_bw_info = devm_kzalloc(dev, sizeof(*bus_bw_info),
  3429. GFP_KERNEL);
  3430. if (!bus_bw_info) {
  3431. ret = -ENOMEM;
  3432. goto out;
  3433. }
  3434. ret = of_property_read_string_index(dev->of_node,
  3435. "interconnect-names", idx,
  3436. &bus_bw_info->icc_name);
  3437. if (ret)
  3438. goto out;
  3439. bus_bw_info->icc_path =
  3440. of_icc_get(&plat_priv->plat_dev->dev,
  3441. bus_bw_info->icc_name);
  3442. if (IS_ERR(bus_bw_info->icc_path)) {
  3443. ret = PTR_ERR(bus_bw_info->icc_path);
  3444. if (ret != -EPROBE_DEFER) {
  3445. cnss_pr_err("Failed to get Interconnect path for %s. Err: %d\n",
  3446. bus_bw_info->icc_name, ret);
  3447. goto out;
  3448. }
  3449. }
  3450. bus_bw_info->cfg_table =
  3451. devm_kcalloc(dev, plat_priv->icc.bus_bw_cfg_count,
  3452. sizeof(*bus_bw_info->cfg_table),
  3453. GFP_KERNEL);
  3454. if (!bus_bw_info->cfg_table) {
  3455. ret = -ENOMEM;
  3456. goto out;
  3457. }
  3458. cnss_pr_dbg("ICC Vote CFG for path: %s\n",
  3459. bus_bw_info->icc_name);
  3460. for (i = 0, j = (idx * plat_priv->icc.bus_bw_cfg_count *
  3461. CNSS_ICC_VOTE_MAX);
  3462. i < plat_priv->icc.bus_bw_cfg_count;
  3463. i++, j += 2) {
  3464. bus_bw_info->cfg_table[i].avg_bw = cfg_arr[j];
  3465. bus_bw_info->cfg_table[i].peak_bw = cfg_arr[j + 1];
  3466. cnss_pr_dbg("ICC Vote BW: %d avg: %d peak: %d\n",
  3467. i, bus_bw_info->cfg_table[i].avg_bw,
  3468. bus_bw_info->cfg_table[i].peak_bw);
  3469. }
  3470. list_add_tail(&bus_bw_info->list,
  3471. &plat_priv->icc.list_head);
  3472. }
  3473. kfree(cfg_arr);
  3474. return 0;
  3475. out:
  3476. list_for_each_entry_safe(bus_bw_info, tmp,
  3477. &plat_priv->icc.list_head, list) {
  3478. list_del(&bus_bw_info->list);
  3479. }
  3480. cleanup:
  3481. kfree(cfg_arr);
  3482. memset(&plat_priv->icc, 0, sizeof(plat_priv->icc));
  3483. return ret;
  3484. }
  3485. static void cnss_unregister_bus_scale(struct cnss_plat_data *plat_priv)
  3486. {
  3487. struct cnss_bus_bw_info *bus_bw_info, *tmp;
  3488. list_for_each_entry_safe(bus_bw_info, tmp,
  3489. &plat_priv->icc.list_head, list) {
  3490. list_del(&bus_bw_info->list);
  3491. if (bus_bw_info->icc_path)
  3492. icc_put(bus_bw_info->icc_path);
  3493. }
  3494. memset(&plat_priv->icc, 0, sizeof(plat_priv->icc));
  3495. }
  3496. #else
  3497. static int cnss_register_bus_scale(struct cnss_plat_data *plat_priv)
  3498. {
  3499. return 0;
  3500. }
  3501. static void cnss_unregister_bus_scale(struct cnss_plat_data *plat_priv) {}
  3502. #endif /* CONFIG_INTERCONNECT */
  3503. void cnss_daemon_connection_update_cb(void *cb_ctx, bool status)
  3504. {
  3505. struct cnss_plat_data *plat_priv = cb_ctx;
  3506. if (!plat_priv) {
  3507. cnss_pr_err("%s: Invalid context\n", __func__);
  3508. return;
  3509. }
  3510. if (status) {
  3511. cnss_pr_info("CNSS Daemon connected\n");
  3512. set_bit(CNSS_DAEMON_CONNECTED, &plat_priv->driver_state);
  3513. complete(&plat_priv->daemon_connected);
  3514. } else {
  3515. cnss_pr_info("CNSS Daemon disconnected\n");
  3516. reinit_completion(&plat_priv->daemon_connected);
  3517. clear_bit(CNSS_DAEMON_CONNECTED, &plat_priv->driver_state);
  3518. }
  3519. }
  3520. static ssize_t enable_hds_store(struct device *dev,
  3521. struct device_attribute *attr,
  3522. const char *buf, size_t count)
  3523. {
  3524. struct cnss_plat_data *plat_priv = dev_get_drvdata(dev);
  3525. unsigned int enable_hds = 0;
  3526. if (!plat_priv)
  3527. return -ENODEV;
  3528. if (sscanf(buf, "%du", &enable_hds) != 1) {
  3529. cnss_pr_err("Invalid enable_hds sysfs command\n");
  3530. return -EINVAL;
  3531. }
  3532. if (enable_hds)
  3533. plat_priv->hds_enabled = true;
  3534. else
  3535. plat_priv->hds_enabled = false;
  3536. cnss_pr_dbg("%s HDS file download, count is %zu\n",
  3537. plat_priv->hds_enabled ? "Enable" : "Disable", count);
  3538. return count;
  3539. }
  3540. static ssize_t recovery_show(struct device *dev,
  3541. struct device_attribute *attr,
  3542. char *buf)
  3543. {
  3544. struct cnss_plat_data *plat_priv = dev_get_drvdata(dev);
  3545. u32 buf_size = PAGE_SIZE;
  3546. u32 curr_len = 0;
  3547. u32 buf_written = 0;
  3548. if (!plat_priv)
  3549. return -ENODEV;
  3550. buf_written = scnprintf(buf, buf_size,
  3551. "Usage: echo [recovery_bitmap] > /sys/kernel/cnss/recovery\n"
  3552. "BIT0 -- wlan fw recovery\n"
  3553. "BIT1 -- wlan pcss recovery\n"
  3554. "---------------------------------\n");
  3555. curr_len += buf_written;
  3556. buf_written = scnprintf(buf + curr_len, buf_size - curr_len,
  3557. "WLAN recovery %s[%d]\n",
  3558. plat_priv->recovery_enabled ? "Enabled" : "Disabled",
  3559. plat_priv->recovery_enabled);
  3560. curr_len += buf_written;
  3561. buf_written = scnprintf(buf + curr_len, buf_size - curr_len,
  3562. "WLAN PCSS recovery %s[%d]\n",
  3563. plat_priv->recovery_pcss_enabled ? "Enabled" : "Disabled",
  3564. plat_priv->recovery_pcss_enabled);
  3565. curr_len += buf_written;
  3566. /*
  3567. * Now size of curr_len is not over page size for sure,
  3568. * later if new item or none-fixed size item added, need
  3569. * add check to make sure curr_len is not over page size.
  3570. */
  3571. return curr_len;
  3572. }
  3573. static ssize_t tme_opt_file_download_show(struct device *dev,
  3574. struct device_attribute *attr, char *buf)
  3575. {
  3576. u32 buf_size = PAGE_SIZE;
  3577. u32 curr_len = 0;
  3578. u32 buf_written = 0;
  3579. buf_written = scnprintf(buf, buf_size,
  3580. "Usage: echo [file_type] > /sys/kernel/cnss/tme_opt_file_download\n"
  3581. "file_type = sec -- For OEM_FUSE file\n"
  3582. "file_type = rpr -- For RPR file\n"
  3583. "file_type = dpr -- For DPR file\n");
  3584. curr_len += buf_written;
  3585. return curr_len;
  3586. }
  3587. static ssize_t time_sync_period_show(struct device *dev,
  3588. struct device_attribute *attr,
  3589. char *buf)
  3590. {
  3591. struct cnss_plat_data *plat_priv = dev_get_drvdata(dev);
  3592. return scnprintf(buf, PAGE_SIZE, "%u ms\n",
  3593. plat_priv->ctrl_params.time_sync_period);
  3594. }
  3595. /**
  3596. * cnss_get_min_time_sync_period_by_vote() - Get minimum time sync period
  3597. * @plat_priv: Platform data structure
  3598. *
  3599. * Result: return minimum time sync period present in vote from wlan and sys
  3600. */
  3601. uint32_t cnss_get_min_time_sync_period_by_vote(struct cnss_plat_data *plat_priv)
  3602. {
  3603. unsigned int i, min_time_sync_period = CNSS_TIME_SYNC_PERIOD_INVALID;
  3604. unsigned int time_sync_period;
  3605. for (i = 0; i < TIME_SYNC_VOTE_MAX; i++) {
  3606. time_sync_period = plat_priv->ctrl_params.time_sync_period_vote[i];
  3607. if (min_time_sync_period > time_sync_period)
  3608. min_time_sync_period = time_sync_period;
  3609. }
  3610. return min_time_sync_period;
  3611. }
  3612. static ssize_t time_sync_period_store(struct device *dev,
  3613. struct device_attribute *attr,
  3614. const char *buf, size_t count)
  3615. {
  3616. struct cnss_plat_data *plat_priv = dev_get_drvdata(dev);
  3617. unsigned int time_sync_period = 0;
  3618. if (!plat_priv)
  3619. return -ENODEV;
  3620. if (sscanf(buf, "%du", &time_sync_period) != 1) {
  3621. cnss_pr_err("Invalid time sync sysfs command\n");
  3622. return -EINVAL;
  3623. }
  3624. if (time_sync_period < CNSS_MIN_TIME_SYNC_PERIOD) {
  3625. cnss_pr_err("Invalid time sync value\n");
  3626. return -EINVAL;
  3627. }
  3628. plat_priv->ctrl_params.time_sync_period_vote[TIME_SYNC_VOTE_CNSS] =
  3629. time_sync_period;
  3630. time_sync_period = cnss_get_min_time_sync_period_by_vote(plat_priv);
  3631. if (time_sync_period == CNSS_TIME_SYNC_PERIOD_INVALID) {
  3632. cnss_pr_err("Invalid min time sync value\n");
  3633. return -EINVAL;
  3634. }
  3635. cnss_bus_update_time_sync_period(plat_priv, time_sync_period);
  3636. return count;
  3637. }
  3638. /**
  3639. * cnss_update_time_sync_period() - Set time sync period given by driver
  3640. * @dev: device structure
  3641. * @time_sync_period: time sync period value
  3642. *
  3643. * Update time sync period vote of driver and set minimum of time sync period
  3644. * from stored vote through wlan and sys config
  3645. * Result: return 0 for success, error in case of invalid value and no dev
  3646. */
  3647. int cnss_update_time_sync_period(struct device *dev, uint32_t time_sync_period)
  3648. {
  3649. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  3650. if (!plat_priv)
  3651. return -ENODEV;
  3652. if (time_sync_period < CNSS_MIN_TIME_SYNC_PERIOD) {
  3653. cnss_pr_err("Invalid time sync value\n");
  3654. return -EINVAL;
  3655. }
  3656. plat_priv->ctrl_params.time_sync_period_vote[TIME_SYNC_VOTE_WLAN] =
  3657. time_sync_period;
  3658. time_sync_period = cnss_get_min_time_sync_period_by_vote(plat_priv);
  3659. if (time_sync_period == CNSS_TIME_SYNC_PERIOD_INVALID) {
  3660. cnss_pr_err("Invalid min time sync value\n");
  3661. return -EINVAL;
  3662. }
  3663. cnss_bus_update_time_sync_period(plat_priv, time_sync_period);
  3664. return 0;
  3665. }
  3666. EXPORT_SYMBOL(cnss_update_time_sync_period);
  3667. /**
  3668. * cnss_reset_time_sync_period() - Reset time sync period
  3669. * @dev: device structure
  3670. *
  3671. * Update time sync period vote of driver as invalid
  3672. * and reset minimum of time sync period from
  3673. * stored vote through wlan and sys config
  3674. * Result: return 0 for success, error in case of no dev
  3675. */
  3676. int cnss_reset_time_sync_period(struct device *dev)
  3677. {
  3678. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  3679. unsigned int time_sync_period = 0;
  3680. if (!plat_priv)
  3681. return -ENODEV;
  3682. /* Driver vote is set to invalid in case of reset
  3683. * In this case, only vote valid to check is sys config
  3684. */
  3685. plat_priv->ctrl_params.time_sync_period_vote[TIME_SYNC_VOTE_WLAN] =
  3686. CNSS_TIME_SYNC_PERIOD_INVALID;
  3687. time_sync_period = cnss_get_min_time_sync_period_by_vote(plat_priv);
  3688. if (time_sync_period == CNSS_TIME_SYNC_PERIOD_INVALID) {
  3689. cnss_pr_err("Invalid min time sync value\n");
  3690. return -EINVAL;
  3691. }
  3692. cnss_bus_update_time_sync_period(plat_priv, time_sync_period);
  3693. return 0;
  3694. }
  3695. EXPORT_SYMBOL(cnss_reset_time_sync_period);
  3696. static ssize_t recovery_store(struct device *dev,
  3697. struct device_attribute *attr,
  3698. const char *buf, size_t count)
  3699. {
  3700. struct cnss_plat_data *plat_priv = dev_get_drvdata(dev);
  3701. unsigned int recovery = 0;
  3702. if (!plat_priv)
  3703. return -ENODEV;
  3704. if (sscanf(buf, "%du", &recovery) != 1) {
  3705. cnss_pr_err("Invalid recovery sysfs command\n");
  3706. return -EINVAL;
  3707. }
  3708. plat_priv->recovery_enabled = !!(recovery & CNSS_WLAN_RECOVERY);
  3709. plat_priv->recovery_pcss_enabled = !!(recovery & CNSS_PCSS_RECOVERY);
  3710. cnss_pr_dbg("%s WLAN recovery, count is %zu\n",
  3711. plat_priv->recovery_enabled ? "Enable" : "Disable", count);
  3712. cnss_pr_dbg("%s PCSS recovery, count is %zu\n",
  3713. plat_priv->recovery_pcss_enabled ? "Enable" : "Disable", count);
  3714. cnss_send_subsys_restart_level_msg(plat_priv);
  3715. return count;
  3716. }
  3717. static ssize_t shutdown_store(struct device *dev,
  3718. struct device_attribute *attr,
  3719. const char *buf, size_t count)
  3720. {
  3721. struct cnss_plat_data *plat_priv = dev_get_drvdata(dev);
  3722. cnss_pr_dbg("Received shutdown notification\n");
  3723. if (plat_priv) {
  3724. set_bit(CNSS_IN_REBOOT, &plat_priv->driver_state);
  3725. cnss_bus_update_status(plat_priv, CNSS_SYS_REBOOT);
  3726. del_timer(&plat_priv->fw_boot_timer);
  3727. complete_all(&plat_priv->power_up_complete);
  3728. complete_all(&plat_priv->cal_complete);
  3729. cnss_pr_dbg("Shutdown notification handled\n");
  3730. }
  3731. return count;
  3732. }
  3733. static ssize_t fs_ready_store(struct device *dev,
  3734. struct device_attribute *attr,
  3735. const char *buf, size_t count)
  3736. {
  3737. int fs_ready = 0;
  3738. struct cnss_plat_data *plat_priv = dev_get_drvdata(dev);
  3739. if (sscanf(buf, "%du", &fs_ready) != 1)
  3740. return -EINVAL;
  3741. cnss_pr_dbg("File system is ready, fs_ready is %d, count is %zu\n",
  3742. fs_ready, count);
  3743. if (!plat_priv) {
  3744. cnss_pr_err("plat_priv is NULL\n");
  3745. return count;
  3746. }
  3747. if (test_bit(QMI_BYPASS, &plat_priv->ctrl_params.quirks)) {
  3748. cnss_pr_dbg("QMI is bypassed\n");
  3749. return count;
  3750. }
  3751. set_bit(CNSS_FS_READY, &plat_priv->driver_state);
  3752. if (fs_ready == FILE_SYSTEM_READY && plat_priv->cbc_enabled) {
  3753. cnss_driver_event_post(plat_priv,
  3754. CNSS_DRIVER_EVENT_COLD_BOOT_CAL_START,
  3755. 0, NULL);
  3756. }
  3757. return count;
  3758. }
  3759. static ssize_t qdss_trace_start_store(struct device *dev,
  3760. struct device_attribute *attr,
  3761. const char *buf, size_t count)
  3762. {
  3763. struct cnss_plat_data *plat_priv = dev_get_drvdata(dev);
  3764. wlfw_qdss_trace_start(plat_priv);
  3765. cnss_pr_dbg("Received QDSS start command\n");
  3766. return count;
  3767. }
  3768. static ssize_t qdss_trace_stop_store(struct device *dev,
  3769. struct device_attribute *attr,
  3770. const char *buf, size_t count)
  3771. {
  3772. struct cnss_plat_data *plat_priv = dev_get_drvdata(dev);
  3773. u32 option = 0;
  3774. if (sscanf(buf, "%du", &option) != 1)
  3775. return -EINVAL;
  3776. wlfw_qdss_trace_stop(plat_priv, option);
  3777. cnss_pr_dbg("Received QDSS stop command\n");
  3778. return count;
  3779. }
  3780. static ssize_t qdss_conf_download_store(struct device *dev,
  3781. struct device_attribute *attr,
  3782. const char *buf, size_t count)
  3783. {
  3784. struct cnss_plat_data *plat_priv = dev_get_drvdata(dev);
  3785. cnss_wlfw_qdss_dnld_send_sync(plat_priv);
  3786. cnss_pr_dbg("Received QDSS download config command\n");
  3787. return count;
  3788. }
  3789. static ssize_t tme_opt_file_download_store(struct device *dev,
  3790. struct device_attribute *attr,
  3791. const char *buf, size_t count)
  3792. {
  3793. struct cnss_plat_data *plat_priv = dev_get_drvdata(dev);
  3794. char cmd[5];
  3795. if (sscanf(buf, "%s", cmd) != 1)
  3796. return -EINVAL;
  3797. if (!test_bit(CNSS_FW_READY, &plat_priv->driver_state)) {
  3798. cnss_pr_err("Firmware is not ready yet\n");
  3799. return 0;
  3800. }
  3801. if (plat_priv->device_id == PEACH_DEVICE_ID &&
  3802. cnss_bus_runtime_pm_get_sync(plat_priv) < 0)
  3803. goto runtime_pm_put;
  3804. if (strcmp(cmd, "sec") == 0) {
  3805. cnss_bus_load_tme_opt_file(plat_priv, WLFW_TME_LITE_OEM_FUSE_FILE_V01);
  3806. cnss_wlfw_tme_opt_file_dnld_send_sync(plat_priv, WLFW_TME_LITE_OEM_FUSE_FILE_V01);
  3807. } else if (strcmp(cmd, "rpr") == 0) {
  3808. cnss_bus_load_tme_opt_file(plat_priv, WLFW_TME_LITE_RPR_FILE_V01);
  3809. cnss_wlfw_tme_opt_file_dnld_send_sync(plat_priv, WLFW_TME_LITE_RPR_FILE_V01);
  3810. } else if (strcmp(cmd, "dpr") == 0) {
  3811. cnss_bus_load_tme_opt_file(plat_priv, WLFW_TME_LITE_DPR_FILE_V01);
  3812. cnss_wlfw_tme_opt_file_dnld_send_sync(plat_priv, WLFW_TME_LITE_DPR_FILE_V01);
  3813. }
  3814. cnss_pr_dbg("Received tme_opt_file_download indication cmd: %s\n", cmd);
  3815. runtime_pm_put:
  3816. if (plat_priv->device_id == PEACH_DEVICE_ID)
  3817. cnss_bus_runtime_pm_put(plat_priv);
  3818. return count;
  3819. }
  3820. static ssize_t hw_trace_override_store(struct device *dev,
  3821. struct device_attribute *attr,
  3822. const char *buf, size_t count)
  3823. {
  3824. struct cnss_plat_data *plat_priv = dev_get_drvdata(dev);
  3825. int tmp = 0;
  3826. if (sscanf(buf, "%du", &tmp) != 1)
  3827. return -EINVAL;
  3828. plat_priv->hw_trc_override = tmp;
  3829. cnss_pr_dbg("Received QDSS hw_trc_override indication\n");
  3830. return count;
  3831. }
  3832. static ssize_t charger_mode_store(struct device *dev,
  3833. struct device_attribute *attr,
  3834. const char *buf, size_t count)
  3835. {
  3836. struct cnss_plat_data *plat_priv = dev_get_drvdata(dev);
  3837. int tmp = 0;
  3838. if (sscanf(buf, "%du", &tmp) != 1)
  3839. return -EINVAL;
  3840. plat_priv->charger_mode = tmp;
  3841. cnss_pr_dbg("Received Charger Mode: %d\n", tmp);
  3842. return count;
  3843. }
  3844. static DEVICE_ATTR_WO(fs_ready);
  3845. static DEVICE_ATTR_WO(shutdown);
  3846. static DEVICE_ATTR_RW(recovery);
  3847. static DEVICE_ATTR_WO(enable_hds);
  3848. static DEVICE_ATTR_WO(qdss_trace_start);
  3849. static DEVICE_ATTR_WO(qdss_trace_stop);
  3850. static DEVICE_ATTR_WO(qdss_conf_download);
  3851. static DEVICE_ATTR_RW(tme_opt_file_download);
  3852. static DEVICE_ATTR_WO(hw_trace_override);
  3853. static DEVICE_ATTR_WO(charger_mode);
  3854. static DEVICE_ATTR_RW(time_sync_period);
  3855. static struct attribute *cnss_attrs[] = {
  3856. &dev_attr_fs_ready.attr,
  3857. &dev_attr_shutdown.attr,
  3858. &dev_attr_recovery.attr,
  3859. &dev_attr_enable_hds.attr,
  3860. &dev_attr_qdss_trace_start.attr,
  3861. &dev_attr_qdss_trace_stop.attr,
  3862. &dev_attr_qdss_conf_download.attr,
  3863. &dev_attr_tme_opt_file_download.attr,
  3864. &dev_attr_hw_trace_override.attr,
  3865. &dev_attr_charger_mode.attr,
  3866. &dev_attr_time_sync_period.attr,
  3867. NULL,
  3868. };
  3869. static struct attribute_group cnss_attr_group = {
  3870. .attrs = cnss_attrs,
  3871. };
  3872. static int cnss_create_sysfs_link(struct cnss_plat_data *plat_priv)
  3873. {
  3874. struct device *dev = &plat_priv->plat_dev->dev;
  3875. int ret;
  3876. char cnss_name[CNSS_FS_NAME_SIZE];
  3877. char shutdown_name[32];
  3878. if (cnss_is_dual_wlan_enabled()) {
  3879. snprintf(cnss_name, CNSS_FS_NAME_SIZE,
  3880. CNSS_FS_NAME "_%d", plat_priv->plat_idx);
  3881. snprintf(shutdown_name, sizeof(shutdown_name),
  3882. "shutdown_wlan_%d", plat_priv->plat_idx);
  3883. } else {
  3884. snprintf(cnss_name, CNSS_FS_NAME_SIZE, CNSS_FS_NAME);
  3885. snprintf(shutdown_name, sizeof(shutdown_name),
  3886. "shutdown_wlan");
  3887. }
  3888. ret = sysfs_create_link(kernel_kobj, &dev->kobj, cnss_name);
  3889. if (ret) {
  3890. cnss_pr_err("Failed to create cnss link, err = %d\n",
  3891. ret);
  3892. goto out;
  3893. }
  3894. /* This is only for backward compatibility. */
  3895. ret = sysfs_create_link(kernel_kobj, &dev->kobj, shutdown_name);
  3896. if (ret) {
  3897. cnss_pr_err("Failed to create shutdown_wlan link, err = %d\n",
  3898. ret);
  3899. goto rm_cnss_link;
  3900. }
  3901. return 0;
  3902. rm_cnss_link:
  3903. sysfs_remove_link(kernel_kobj, cnss_name);
  3904. out:
  3905. return ret;
  3906. }
  3907. static void cnss_remove_sysfs_link(struct cnss_plat_data *plat_priv)
  3908. {
  3909. char cnss_name[CNSS_FS_NAME_SIZE];
  3910. char shutdown_name[32];
  3911. if (cnss_is_dual_wlan_enabled()) {
  3912. snprintf(cnss_name, CNSS_FS_NAME_SIZE,
  3913. CNSS_FS_NAME "_%d", plat_priv->plat_idx);
  3914. snprintf(shutdown_name, sizeof(shutdown_name),
  3915. "shutdown_wlan_%d", plat_priv->plat_idx);
  3916. } else {
  3917. snprintf(cnss_name, CNSS_FS_NAME_SIZE, CNSS_FS_NAME);
  3918. snprintf(shutdown_name, sizeof(shutdown_name),
  3919. "shutdown_wlan");
  3920. }
  3921. sysfs_remove_link(kernel_kobj, shutdown_name);
  3922. sysfs_remove_link(kernel_kobj, cnss_name);
  3923. }
  3924. static int cnss_create_sysfs(struct cnss_plat_data *plat_priv)
  3925. {
  3926. int ret = 0;
  3927. ret = devm_device_add_group(&plat_priv->plat_dev->dev,
  3928. &cnss_attr_group);
  3929. if (ret) {
  3930. cnss_pr_err("Failed to create cnss device group, err = %d\n",
  3931. ret);
  3932. goto out;
  3933. }
  3934. cnss_create_sysfs_link(plat_priv);
  3935. return 0;
  3936. out:
  3937. return ret;
  3938. }
  3939. #if (LINUX_VERSION_CODE >= KERNEL_VERSION(6, 2, 0))
  3940. union cnss_device_group_devres {
  3941. const struct attribute_group *group;
  3942. };
  3943. static void devm_cnss_group_remove(struct device *dev, void *res)
  3944. {
  3945. union cnss_device_group_devres *devres = res;
  3946. const struct attribute_group *group = devres->group;
  3947. cnss_pr_dbg("%s: removing group %p\n", __func__, group);
  3948. sysfs_remove_group(&dev->kobj, group);
  3949. }
  3950. static int devm_cnss_group_match(struct device *dev, void *res, void *data)
  3951. {
  3952. return ((union cnss_device_group_devres *)res) == data;
  3953. }
  3954. static void cnss_remove_sysfs(struct cnss_plat_data *plat_priv)
  3955. {
  3956. cnss_remove_sysfs_link(plat_priv);
  3957. WARN_ON(devres_release(&plat_priv->plat_dev->dev,
  3958. devm_cnss_group_remove, devm_cnss_group_match,
  3959. (void *)&cnss_attr_group));
  3960. }
  3961. #else
  3962. static void cnss_remove_sysfs(struct cnss_plat_data *plat_priv)
  3963. {
  3964. cnss_remove_sysfs_link(plat_priv);
  3965. devm_device_remove_group(&plat_priv->plat_dev->dev, &cnss_attr_group);
  3966. }
  3967. #endif
  3968. static int cnss_event_work_init(struct cnss_plat_data *plat_priv)
  3969. {
  3970. spin_lock_init(&plat_priv->event_lock);
  3971. plat_priv->event_wq = alloc_workqueue("cnss_driver_event",
  3972. WQ_UNBOUND, 1);
  3973. if (!plat_priv->event_wq) {
  3974. cnss_pr_err("Failed to create event workqueue!\n");
  3975. return -EFAULT;
  3976. }
  3977. INIT_WORK(&plat_priv->event_work, cnss_driver_event_work);
  3978. INIT_LIST_HEAD(&plat_priv->event_list);
  3979. return 0;
  3980. }
  3981. static void cnss_event_work_deinit(struct cnss_plat_data *plat_priv)
  3982. {
  3983. destroy_workqueue(plat_priv->event_wq);
  3984. }
  3985. static int cnss_reboot_notifier(struct notifier_block *nb,
  3986. unsigned long action,
  3987. void *data)
  3988. {
  3989. struct cnss_plat_data *plat_priv =
  3990. container_of(nb, struct cnss_plat_data, reboot_nb);
  3991. set_bit(CNSS_IN_REBOOT, &plat_priv->driver_state);
  3992. cnss_bus_update_status(plat_priv, CNSS_SYS_REBOOT);
  3993. del_timer(&plat_priv->fw_boot_timer);
  3994. complete_all(&plat_priv->power_up_complete);
  3995. complete_all(&plat_priv->cal_complete);
  3996. cnss_pr_dbg("Reboot is in progress with action %d\n", action);
  3997. return NOTIFY_DONE;
  3998. }
  3999. #ifdef CONFIG_CNSS_HW_SECURE_DISABLE
  4000. #ifdef CONFIG_CNSS_HW_SECURE_SMEM
  4001. int cnss_wlan_hw_disable_check(struct cnss_plat_data *plat_priv)
  4002. {
  4003. uint32_t *peripheralStateInfo = NULL;
  4004. size_t size = 0;
  4005. /* Once this flag is set, secure peripheral feature
  4006. * will not be supported till next reboot
  4007. */
  4008. if (plat_priv->sec_peri_feature_disable)
  4009. return 0;
  4010. peripheralStateInfo = qcom_smem_get(QCOM_SMEM_HOST_ANY, PERISEC_SMEM_ID, &size);
  4011. if (IS_ERR_OR_NULL(peripheralStateInfo)) {
  4012. if (PTR_ERR(peripheralStateInfo) != -ENOENT &&
  4013. PTR_ERR(peripheralStateInfo) != -ENODEV)
  4014. CNSS_ASSERT(0);
  4015. cnss_pr_dbg("Secure HW feature not enabled. ret = %d\n",
  4016. PTR_ERR(peripheralStateInfo));
  4017. plat_priv->sec_peri_feature_disable = true;
  4018. return 0;
  4019. }
  4020. cnss_pr_dbg("Secure HW state: %d\n", *peripheralStateInfo);
  4021. if ((*peripheralStateInfo >> (HW_WIFI_UID - 0x500)) & 0x1)
  4022. set_bit(CNSS_WLAN_HW_DISABLED,
  4023. &plat_priv->driver_state);
  4024. else
  4025. clear_bit(CNSS_WLAN_HW_DISABLED,
  4026. &plat_priv->driver_state);
  4027. return 0;
  4028. }
  4029. #else
  4030. int cnss_wlan_hw_disable_check(struct cnss_plat_data *plat_priv)
  4031. {
  4032. struct Object client_env;
  4033. struct Object app_object;
  4034. u32 wifi_uid = HW_WIFI_UID;
  4035. union ObjectArg obj_arg[2] = {{{0, 0}}};
  4036. int ret;
  4037. u8 state = 0;
  4038. /* Once this flag is set, secure peripheral feature
  4039. * will not be supported till next reboot
  4040. */
  4041. if (plat_priv->sec_peri_feature_disable)
  4042. return 0;
  4043. /* get rootObj */
  4044. ret = get_client_env_object(&client_env);
  4045. if (ret) {
  4046. cnss_pr_dbg("Failed to get client_env_object, ret: %d\n", ret);
  4047. goto end;
  4048. }
  4049. ret = IClientEnv_open(client_env, HW_STATE_UID, &app_object);
  4050. if (ret) {
  4051. cnss_pr_dbg("Failed to get app_object, ret: %d\n", ret);
  4052. if (ret == FEATURE_NOT_SUPPORTED) {
  4053. ret = 0; /* Do not Assert */
  4054. plat_priv->sec_peri_feature_disable = true;
  4055. cnss_pr_dbg("Secure HW feature not supported\n");
  4056. }
  4057. goto exit_release_clientenv;
  4058. }
  4059. obj_arg[0].b = (struct ObjectBuf) {&wifi_uid, sizeof(u32)};
  4060. obj_arg[1].b = (struct ObjectBuf) {&state, sizeof(u8)};
  4061. ret = Object_invoke(app_object, HW_OP_GET_STATE, obj_arg,
  4062. ObjectCounts_pack(1, 1, 0, 0));
  4063. cnss_pr_dbg("SMC invoke ret: %d state: %d\n", ret, state);
  4064. if (ret) {
  4065. if (ret == PERIPHERAL_NOT_FOUND) {
  4066. ret = 0; /* Do not Assert */
  4067. plat_priv->sec_peri_feature_disable = true;
  4068. cnss_pr_dbg("Secure HW mode is not updated. Peripheral not found\n");
  4069. }
  4070. goto exit_release_app_obj;
  4071. }
  4072. if (state == 1)
  4073. set_bit(CNSS_WLAN_HW_DISABLED,
  4074. &plat_priv->driver_state);
  4075. else
  4076. clear_bit(CNSS_WLAN_HW_DISABLED,
  4077. &plat_priv->driver_state);
  4078. exit_release_app_obj:
  4079. Object_release(app_object);
  4080. exit_release_clientenv:
  4081. Object_release(client_env);
  4082. end:
  4083. if (ret) {
  4084. cnss_pr_err("Unable to get HW disable status\n");
  4085. CNSS_ASSERT(0);
  4086. }
  4087. return ret;
  4088. }
  4089. #endif
  4090. #else
  4091. int cnss_wlan_hw_disable_check(struct cnss_plat_data *plat_priv)
  4092. {
  4093. return 0;
  4094. }
  4095. #endif
  4096. #ifdef CONFIG_DISABLE_CNSS_SRAM_DUMP
  4097. static void cnss_sram_dump_init(struct cnss_plat_data *plat_priv)
  4098. {
  4099. }
  4100. #else
  4101. static void cnss_sram_dump_init(struct cnss_plat_data *plat_priv)
  4102. {
  4103. if (plat_priv->device_id == QCA6490_DEVICE_ID &&
  4104. cnss_get_host_build_type() == QMI_HOST_BUILD_TYPE_PRIMARY_V01)
  4105. plat_priv->sram_dump = kcalloc(SRAM_DUMP_SIZE, 1, GFP_KERNEL);
  4106. }
  4107. #endif
  4108. #if IS_ENABLED(CONFIG_WCNSS_MEM_PRE_ALLOC)
  4109. static void cnss_initialize_mem_pool(unsigned long device_id)
  4110. {
  4111. cnss_initialize_prealloc_pool(device_id);
  4112. }
  4113. static void cnss_deinitialize_mem_pool(void)
  4114. {
  4115. cnss_deinitialize_prealloc_pool();
  4116. }
  4117. #else
  4118. static void cnss_initialize_mem_pool(unsigned long device_id)
  4119. {
  4120. }
  4121. static void cnss_deinitialize_mem_pool(void)
  4122. {
  4123. }
  4124. #endif
  4125. static int cnss_misc_init(struct cnss_plat_data *plat_priv)
  4126. {
  4127. int ret;
  4128. ret = cnss_init_sol_gpio(plat_priv);
  4129. if (ret)
  4130. return ret;
  4131. timer_setup(&plat_priv->fw_boot_timer,
  4132. cnss_bus_fw_boot_timeout_hdlr, 0);
  4133. ret = device_init_wakeup(&plat_priv->plat_dev->dev, true);
  4134. if (ret)
  4135. cnss_pr_err("Failed to init platform device wakeup source, err = %d\n",
  4136. ret);
  4137. INIT_WORK(&plat_priv->recovery_work, cnss_recovery_work_handler);
  4138. init_completion(&plat_priv->power_up_complete);
  4139. init_completion(&plat_priv->cal_complete);
  4140. init_completion(&plat_priv->rddm_complete);
  4141. init_completion(&plat_priv->recovery_complete);
  4142. init_completion(&plat_priv->daemon_connected);
  4143. mutex_init(&plat_priv->dev_lock);
  4144. mutex_init(&plat_priv->driver_ops_lock);
  4145. plat_priv->reboot_nb.notifier_call = cnss_reboot_notifier;
  4146. ret = register_reboot_notifier(&plat_priv->reboot_nb);
  4147. if (ret)
  4148. cnss_pr_err("Failed to register reboot notifier, err = %d\n",
  4149. ret);
  4150. plat_priv->recovery_ws =
  4151. wakeup_source_register(&plat_priv->plat_dev->dev,
  4152. "CNSS_FW_RECOVERY");
  4153. if (!plat_priv->recovery_ws)
  4154. cnss_pr_err("Failed to setup FW recovery wake source\n");
  4155. ret = cnss_plat_ipc_register(CNSS_PLAT_IPC_DAEMON_QMI_CLIENT_V01,
  4156. cnss_daemon_connection_update_cb,
  4157. plat_priv);
  4158. if (ret)
  4159. cnss_pr_err("QMI IPC connection call back register failed, err = %d\n",
  4160. ret);
  4161. cnss_sram_dump_init(plat_priv);
  4162. if (of_property_read_bool(plat_priv->plat_dev->dev.of_node,
  4163. "qcom,rc-ep-short-channel"))
  4164. cnss_set_feature_list(plat_priv, CNSS_RC_EP_ULTRASHORT_CHANNEL_V01);
  4165. if (plat_priv->device_id == PEACH_DEVICE_ID)
  4166. cnss_set_feature_list(plat_priv, CNSS_AUX_UC_SUPPORT_V01);
  4167. return 0;
  4168. }
  4169. #ifdef CONFIG_DISABLE_CNSS_SRAM_DUMP
  4170. static void cnss_sram_dump_deinit(struct cnss_plat_data *plat_priv)
  4171. {
  4172. }
  4173. #else
  4174. static void cnss_sram_dump_deinit(struct cnss_plat_data *plat_priv)
  4175. {
  4176. if (plat_priv->device_id == QCA6490_DEVICE_ID &&
  4177. cnss_get_host_build_type() == QMI_HOST_BUILD_TYPE_PRIMARY_V01)
  4178. kfree(plat_priv->sram_dump);
  4179. }
  4180. #endif
  4181. static void cnss_misc_deinit(struct cnss_plat_data *plat_priv)
  4182. {
  4183. cnss_plat_ipc_unregister(CNSS_PLAT_IPC_DAEMON_QMI_CLIENT_V01,
  4184. plat_priv);
  4185. complete_all(&plat_priv->recovery_complete);
  4186. complete_all(&plat_priv->rddm_complete);
  4187. complete_all(&plat_priv->cal_complete);
  4188. complete_all(&plat_priv->power_up_complete);
  4189. complete_all(&plat_priv->daemon_connected);
  4190. device_init_wakeup(&plat_priv->plat_dev->dev, false);
  4191. unregister_reboot_notifier(&plat_priv->reboot_nb);
  4192. del_timer(&plat_priv->fw_boot_timer);
  4193. wakeup_source_unregister(plat_priv->recovery_ws);
  4194. cnss_deinit_sol_gpio(plat_priv);
  4195. cnss_sram_dump_deinit(plat_priv);
  4196. kfree(plat_priv->on_chip_pmic_board_ids);
  4197. }
  4198. static void cnss_init_time_sync_period_default(struct cnss_plat_data *plat_priv)
  4199. {
  4200. plat_priv->ctrl_params.time_sync_period_vote[TIME_SYNC_VOTE_WLAN] =
  4201. CNSS_TIME_SYNC_PERIOD_INVALID;
  4202. plat_priv->ctrl_params.time_sync_period_vote[TIME_SYNC_VOTE_CNSS] =
  4203. CNSS_TIME_SYNC_PERIOD_DEFAULT;
  4204. }
  4205. static void cnss_init_control_params(struct cnss_plat_data *plat_priv)
  4206. {
  4207. plat_priv->ctrl_params.quirks = CNSS_QUIRKS_DEFAULT;
  4208. plat_priv->cbc_enabled = !IS_ENABLED(CONFIG_CNSS_EMULATION) &&
  4209. of_property_read_bool(plat_priv->plat_dev->dev.of_node,
  4210. "qcom,wlan-cbc-enabled");
  4211. plat_priv->ctrl_params.mhi_timeout = CNSS_MHI_TIMEOUT_DEFAULT;
  4212. plat_priv->ctrl_params.mhi_m2_timeout = CNSS_MHI_M2_TIMEOUT_DEFAULT;
  4213. plat_priv->ctrl_params.qmi_timeout = CNSS_QMI_TIMEOUT_DEFAULT;
  4214. plat_priv->ctrl_params.bdf_type = CNSS_BDF_TYPE_DEFAULT;
  4215. plat_priv->ctrl_params.time_sync_period = CNSS_TIME_SYNC_PERIOD_DEFAULT;
  4216. cnss_init_time_sync_period_default(plat_priv);
  4217. /* Set adsp_pc_enabled default value to true as ADSP pc is always
  4218. * enabled by default
  4219. */
  4220. plat_priv->adsp_pc_enabled = true;
  4221. }
  4222. static void cnss_get_pm_domain_info(struct cnss_plat_data *plat_priv)
  4223. {
  4224. struct device *dev = &plat_priv->plat_dev->dev;
  4225. plat_priv->use_pm_domain =
  4226. of_property_read_bool(dev->of_node, "use-pm-domain");
  4227. cnss_pr_dbg("use-pm-domain is %d\n", plat_priv->use_pm_domain);
  4228. }
  4229. static void cnss_get_wlaon_pwr_ctrl_info(struct cnss_plat_data *plat_priv)
  4230. {
  4231. struct device *dev = &plat_priv->plat_dev->dev;
  4232. plat_priv->set_wlaon_pwr_ctrl =
  4233. of_property_read_bool(dev->of_node, "qcom,set-wlaon-pwr-ctrl");
  4234. cnss_pr_dbg("set_wlaon_pwr_ctrl is %d\n",
  4235. plat_priv->set_wlaon_pwr_ctrl);
  4236. }
  4237. static bool cnss_use_fw_path_with_prefix(struct cnss_plat_data *plat_priv)
  4238. {
  4239. return (of_property_read_bool(plat_priv->plat_dev->dev.of_node,
  4240. "qcom,converged-dt") ||
  4241. of_property_read_bool(plat_priv->plat_dev->dev.of_node,
  4242. "qcom,same-dt-multi-dev") ||
  4243. of_property_read_bool(plat_priv->plat_dev->dev.of_node,
  4244. "qcom,multi-wlan-exchg"));
  4245. }
  4246. static const struct platform_device_id cnss_platform_id_table[] = {
  4247. { .name = "qca6174", .driver_data = QCA6174_DEVICE_ID, },
  4248. { .name = "qca6290", .driver_data = QCA6290_DEVICE_ID, },
  4249. { .name = "qca6390", .driver_data = QCA6390_DEVICE_ID, },
  4250. { .name = "qca6490", .driver_data = QCA6490_DEVICE_ID, },
  4251. { .name = "kiwi", .driver_data = KIWI_DEVICE_ID, },
  4252. { .name = "mango", .driver_data = MANGO_DEVICE_ID, },
  4253. { .name = "peach", .driver_data = PEACH_DEVICE_ID, },
  4254. { .name = "qcaconv", .driver_data = 0, },
  4255. { },
  4256. };
  4257. static const struct of_device_id cnss_of_match_table[] = {
  4258. {
  4259. .compatible = "qcom,cnss",
  4260. .data = (void *)&cnss_platform_id_table[0]},
  4261. {
  4262. .compatible = "qcom,cnss-qca6290",
  4263. .data = (void *)&cnss_platform_id_table[1]},
  4264. {
  4265. .compatible = "qcom,cnss-qca6390",
  4266. .data = (void *)&cnss_platform_id_table[2]},
  4267. {
  4268. .compatible = "qcom,cnss-qca6490",
  4269. .data = (void *)&cnss_platform_id_table[3]},
  4270. {
  4271. .compatible = "qcom,cnss-kiwi",
  4272. .data = (void *)&cnss_platform_id_table[4]},
  4273. {
  4274. .compatible = "qcom,cnss-mango",
  4275. .data = (void *)&cnss_platform_id_table[5]},
  4276. {
  4277. .compatible = "qcom,cnss-peach",
  4278. .data = (void *)&cnss_platform_id_table[6]},
  4279. {
  4280. .compatible = "qcom,cnss-qca-converged",
  4281. .data = (void *)&cnss_platform_id_table[7]},
  4282. { },
  4283. };
  4284. MODULE_DEVICE_TABLE(of, cnss_of_match_table);
  4285. static inline bool
  4286. cnss_use_nv_mac(struct cnss_plat_data *plat_priv)
  4287. {
  4288. return of_property_read_bool(plat_priv->plat_dev->dev.of_node,
  4289. "use-nv-mac");
  4290. }
  4291. static int cnss_get_dev_cfg_node(struct cnss_plat_data *plat_priv)
  4292. {
  4293. struct device_node *child;
  4294. u32 id, i;
  4295. int id_n, device_identifier_gpio, ret;
  4296. u8 gpio_value;
  4297. if (plat_priv->dt_type != CNSS_DTT_CONVERGED)
  4298. return 0;
  4299. /* Parses the wlan_sw_ctrl gpio which is used to identify device */
  4300. ret = cnss_get_wlan_sw_ctrl(plat_priv);
  4301. if (ret) {
  4302. cnss_pr_dbg("Failed to parse wlan_sw_ctrl gpio, error:%d", ret);
  4303. return ret;
  4304. }
  4305. device_identifier_gpio = plat_priv->pinctrl_info.wlan_sw_ctrl_gpio;
  4306. gpio_value = gpio_get_value(device_identifier_gpio);
  4307. cnss_pr_dbg("Value of Device Identifier GPIO: %d\n", gpio_value);
  4308. for_each_available_child_of_node(plat_priv->plat_dev->dev.of_node,
  4309. child) {
  4310. if (strcmp(child->name, "chip_cfg"))
  4311. continue;
  4312. id_n = of_property_count_u32_elems(child, "supported-ids");
  4313. if (id_n <= 0) {
  4314. cnss_pr_err("Device id is NOT set\n");
  4315. return -EINVAL;
  4316. }
  4317. for (i = 0; i < id_n; i++) {
  4318. ret = of_property_read_u32_index(child,
  4319. "supported-ids",
  4320. i, &id);
  4321. if (ret) {
  4322. cnss_pr_err("Failed to read supported ids\n");
  4323. return -EINVAL;
  4324. }
  4325. if (gpio_value && id == QCA6490_DEVICE_ID) {
  4326. plat_priv->plat_dev->dev.of_node = child;
  4327. plat_priv->device_id = QCA6490_DEVICE_ID;
  4328. cnss_utils_update_device_type(CNSS_HSP_DEVICE_TYPE);
  4329. cnss_pr_dbg("got node[%s@%d] for device[0x%x]\n",
  4330. child->name, i, id);
  4331. return 0;
  4332. } else if (!gpio_value && id == KIWI_DEVICE_ID) {
  4333. plat_priv->plat_dev->dev.of_node = child;
  4334. plat_priv->device_id = KIWI_DEVICE_ID;
  4335. cnss_utils_update_device_type(CNSS_HMT_DEVICE_TYPE);
  4336. cnss_pr_dbg("got node[%s@%d] for device[0x%x]\n",
  4337. child->name, i, id);
  4338. return 0;
  4339. }
  4340. }
  4341. }
  4342. return -EINVAL;
  4343. }
  4344. static inline u32
  4345. cnss_dt_type(struct cnss_plat_data *plat_priv)
  4346. {
  4347. bool is_converged_dt = of_property_read_bool(
  4348. plat_priv->plat_dev->dev.of_node, "qcom,converged-dt");
  4349. bool is_multi_wlan_xchg;
  4350. if (is_converged_dt)
  4351. return CNSS_DTT_CONVERGED;
  4352. is_multi_wlan_xchg = of_property_read_bool(
  4353. plat_priv->plat_dev->dev.of_node, "qcom,multi-wlan-exchg");
  4354. if (is_multi_wlan_xchg)
  4355. return CNSS_DTT_MULTIEXCHG;
  4356. return CNSS_DTT_LEGACY;
  4357. }
  4358. static int cnss_wlan_device_init(struct cnss_plat_data *plat_priv)
  4359. {
  4360. int ret = 0;
  4361. int retry = 0;
  4362. if (test_bit(SKIP_DEVICE_BOOT, &plat_priv->ctrl_params.quirks))
  4363. return 0;
  4364. retry:
  4365. ret = cnss_power_on_device(plat_priv, true);
  4366. if (ret)
  4367. goto end;
  4368. ret = cnss_bus_init(plat_priv);
  4369. if (ret) {
  4370. if ((ret != -EPROBE_DEFER) &&
  4371. retry++ < POWER_ON_RETRY_MAX_TIMES) {
  4372. cnss_power_off_device(plat_priv);
  4373. cnss_pr_dbg("Retry cnss_bus_init #%d\n", retry);
  4374. msleep(POWER_ON_RETRY_DELAY_MS * retry);
  4375. goto retry;
  4376. }
  4377. goto power_off;
  4378. }
  4379. return 0;
  4380. power_off:
  4381. cnss_power_off_device(plat_priv);
  4382. end:
  4383. return ret;
  4384. }
  4385. int cnss_wlan_hw_enable(void)
  4386. {
  4387. struct cnss_plat_data *plat_priv;
  4388. int ret = 0;
  4389. if (cnss_is_dual_wlan_enabled())
  4390. plat_priv = cnss_get_first_plat_priv(NULL);
  4391. else
  4392. plat_priv = cnss_get_plat_priv(NULL);
  4393. if (!plat_priv)
  4394. return -ENODEV;
  4395. clear_bit(CNSS_WLAN_HW_DISABLED, &plat_priv->driver_state);
  4396. if (test_bit(CNSS_PCI_PROBE_DONE, &plat_priv->driver_state))
  4397. goto register_driver;
  4398. ret = cnss_wlan_device_init(plat_priv);
  4399. if (ret) {
  4400. if (!test_bit(CNSS_WLAN_HW_DISABLED, &plat_priv->driver_state))
  4401. CNSS_ASSERT(0);
  4402. return ret;
  4403. }
  4404. if (test_bit(CNSS_FS_READY, &plat_priv->driver_state))
  4405. cnss_driver_event_post(plat_priv,
  4406. CNSS_DRIVER_EVENT_COLD_BOOT_CAL_START,
  4407. 0, NULL);
  4408. register_driver:
  4409. if (plat_priv->driver_ops)
  4410. ret = cnss_wlan_register_driver(plat_priv->driver_ops);
  4411. return ret;
  4412. }
  4413. EXPORT_SYMBOL(cnss_wlan_hw_enable);
  4414. int cnss_set_wfc_mode(struct device *dev, struct cnss_wfc_cfg cfg)
  4415. {
  4416. struct cnss_plat_data *plat_priv = cnss_bus_dev_to_plat_priv(dev);
  4417. int ret = 0;
  4418. if (!plat_priv)
  4419. return -ENODEV;
  4420. /* If IMS server is connected, return success without QMI send */
  4421. if (test_bit(CNSS_IMS_CONNECTED, &plat_priv->driver_state)) {
  4422. cnss_pr_dbg("Ignore host request as IMS server is connected");
  4423. return ret;
  4424. }
  4425. ret = cnss_wlfw_send_host_wfc_call_status(plat_priv, cfg);
  4426. return ret;
  4427. }
  4428. EXPORT_SYMBOL(cnss_set_wfc_mode);
  4429. static int cnss_tcdev_get_max_state(struct thermal_cooling_device *tcdev,
  4430. unsigned long *thermal_state)
  4431. {
  4432. struct cnss_thermal_cdev *cnss_tcdev = NULL;
  4433. if (!tcdev || !tcdev->devdata) {
  4434. cnss_pr_err("tcdev or tcdev->devdata is null!\n");
  4435. return -EINVAL;
  4436. }
  4437. cnss_tcdev = tcdev->devdata;
  4438. *thermal_state = cnss_tcdev->max_thermal_state;
  4439. return 0;
  4440. }
  4441. static int cnss_tcdev_get_cur_state(struct thermal_cooling_device *tcdev,
  4442. unsigned long *thermal_state)
  4443. {
  4444. struct cnss_thermal_cdev *cnss_tcdev = NULL;
  4445. if (!tcdev || !tcdev->devdata) {
  4446. cnss_pr_err("tcdev or tcdev->devdata is null!\n");
  4447. return -EINVAL;
  4448. }
  4449. cnss_tcdev = tcdev->devdata;
  4450. *thermal_state = cnss_tcdev->curr_thermal_state;
  4451. return 0;
  4452. }
  4453. static int cnss_tcdev_set_cur_state(struct thermal_cooling_device *tcdev,
  4454. unsigned long thermal_state)
  4455. {
  4456. struct cnss_thermal_cdev *cnss_tcdev = NULL;
  4457. struct cnss_plat_data *plat_priv = cnss_get_plat_priv(NULL);
  4458. int ret = 0;
  4459. if (!tcdev || !tcdev->devdata) {
  4460. cnss_pr_err("tcdev or tcdev->devdata is null!\n");
  4461. return -EINVAL;
  4462. }
  4463. cnss_tcdev = tcdev->devdata;
  4464. if (thermal_state > cnss_tcdev->max_thermal_state)
  4465. return -EINVAL;
  4466. cnss_pr_vdbg("Cooling device set current state: %ld,for cdev id %d",
  4467. thermal_state, cnss_tcdev->tcdev_id);
  4468. mutex_lock(&plat_priv->tcdev_lock);
  4469. ret = cnss_bus_set_therm_cdev_state(plat_priv,
  4470. thermal_state,
  4471. cnss_tcdev->tcdev_id);
  4472. if (!ret)
  4473. cnss_tcdev->curr_thermal_state = thermal_state;
  4474. mutex_unlock(&plat_priv->tcdev_lock);
  4475. if (ret) {
  4476. cnss_pr_err("Setting Current Thermal State Failed: %d,for cdev id %d",
  4477. ret, cnss_tcdev->tcdev_id);
  4478. return ret;
  4479. }
  4480. return 0;
  4481. }
  4482. static struct thermal_cooling_device_ops cnss_cooling_ops = {
  4483. .get_max_state = cnss_tcdev_get_max_state,
  4484. .get_cur_state = cnss_tcdev_get_cur_state,
  4485. .set_cur_state = cnss_tcdev_set_cur_state,
  4486. };
  4487. int cnss_thermal_cdev_register(struct device *dev, unsigned long max_state,
  4488. int tcdev_id)
  4489. {
  4490. struct cnss_plat_data *priv = cnss_get_plat_priv(NULL);
  4491. struct cnss_thermal_cdev *cnss_tcdev = NULL;
  4492. char cdev_node_name[THERMAL_NAME_LENGTH] = "";
  4493. struct device_node *dev_node;
  4494. int ret = 0;
  4495. if (!priv) {
  4496. cnss_pr_err("Platform driver is not initialized!\n");
  4497. return -ENODEV;
  4498. }
  4499. cnss_tcdev = kzalloc(sizeof(*cnss_tcdev), GFP_KERNEL);
  4500. if (!cnss_tcdev) {
  4501. cnss_pr_err("Failed to allocate cnss_tcdev object!\n");
  4502. return -ENOMEM;
  4503. }
  4504. cnss_tcdev->tcdev_id = tcdev_id;
  4505. cnss_tcdev->max_thermal_state = max_state;
  4506. snprintf(cdev_node_name, THERMAL_NAME_LENGTH,
  4507. "qcom,cnss_cdev%d", tcdev_id);
  4508. dev_node = of_find_node_by_name(NULL, cdev_node_name);
  4509. if (!dev_node) {
  4510. cnss_pr_err("Failed to get cooling device node\n");
  4511. kfree(cnss_tcdev);
  4512. return -EINVAL;
  4513. }
  4514. cnss_pr_dbg("tcdev node->name=%s\n", dev_node->name);
  4515. if (of_find_property(dev_node, "#cooling-cells", NULL)) {
  4516. cnss_tcdev->tcdev = thermal_of_cooling_device_register(dev_node,
  4517. cdev_node_name,
  4518. cnss_tcdev,
  4519. &cnss_cooling_ops);
  4520. if (IS_ERR_OR_NULL(cnss_tcdev->tcdev)) {
  4521. ret = PTR_ERR(cnss_tcdev->tcdev);
  4522. cnss_pr_err("Cooling device register failed: %d, for cdev id %d\n",
  4523. ret, cnss_tcdev->tcdev_id);
  4524. kfree(cnss_tcdev);
  4525. } else {
  4526. cnss_pr_dbg("Cooling device registered for cdev id %d",
  4527. cnss_tcdev->tcdev_id);
  4528. mutex_lock(&priv->tcdev_lock);
  4529. list_add(&cnss_tcdev->tcdev_list,
  4530. &priv->cnss_tcdev_list);
  4531. mutex_unlock(&priv->tcdev_lock);
  4532. }
  4533. } else {
  4534. cnss_pr_dbg("Cooling device registration not supported");
  4535. kfree(cnss_tcdev);
  4536. ret = -EOPNOTSUPP;
  4537. }
  4538. return ret;
  4539. }
  4540. EXPORT_SYMBOL(cnss_thermal_cdev_register);
  4541. void cnss_thermal_cdev_unregister(struct device *dev, int tcdev_id)
  4542. {
  4543. struct cnss_plat_data *priv = cnss_get_plat_priv(NULL);
  4544. struct cnss_thermal_cdev *cnss_tcdev = NULL;
  4545. if (!priv) {
  4546. cnss_pr_err("Platform driver is not initialized!\n");
  4547. return;
  4548. }
  4549. mutex_lock(&priv->tcdev_lock);
  4550. while (!list_empty(&priv->cnss_tcdev_list)) {
  4551. cnss_tcdev = list_first_entry(&priv->cnss_tcdev_list,
  4552. struct cnss_thermal_cdev,
  4553. tcdev_list);
  4554. thermal_cooling_device_unregister(cnss_tcdev->tcdev);
  4555. list_del(&cnss_tcdev->tcdev_list);
  4556. kfree(cnss_tcdev);
  4557. }
  4558. mutex_unlock(&priv->tcdev_lock);
  4559. }
  4560. EXPORT_SYMBOL(cnss_thermal_cdev_unregister);
  4561. int cnss_get_curr_therm_cdev_state(struct device *dev,
  4562. unsigned long *thermal_state,
  4563. int tcdev_id)
  4564. {
  4565. struct cnss_plat_data *priv = cnss_get_plat_priv(NULL);
  4566. struct cnss_thermal_cdev *cnss_tcdev = NULL;
  4567. if (!priv) {
  4568. cnss_pr_err("Platform driver is not initialized!\n");
  4569. return -ENODEV;
  4570. }
  4571. mutex_lock(&priv->tcdev_lock);
  4572. list_for_each_entry(cnss_tcdev, &priv->cnss_tcdev_list, tcdev_list) {
  4573. if (cnss_tcdev->tcdev_id != tcdev_id)
  4574. continue;
  4575. *thermal_state = cnss_tcdev->curr_thermal_state;
  4576. mutex_unlock(&priv->tcdev_lock);
  4577. cnss_pr_dbg("Cooling device current state: %ld, for cdev id %d",
  4578. cnss_tcdev->curr_thermal_state, tcdev_id);
  4579. return 0;
  4580. }
  4581. mutex_unlock(&priv->tcdev_lock);
  4582. cnss_pr_dbg("Cooling device ID not found: %d", tcdev_id);
  4583. return -EINVAL;
  4584. }
  4585. EXPORT_SYMBOL(cnss_get_curr_therm_cdev_state);
  4586. static int cnss_probe(struct platform_device *plat_dev)
  4587. {
  4588. int ret = 0;
  4589. struct cnss_plat_data *plat_priv;
  4590. const struct of_device_id *of_id;
  4591. const struct platform_device_id *device_id;
  4592. if (cnss_get_plat_priv(plat_dev)) {
  4593. cnss_pr_err("Driver is already initialized!\n");
  4594. ret = -EEXIST;
  4595. goto out;
  4596. }
  4597. ret = cnss_plat_env_available();
  4598. if (ret)
  4599. goto out;
  4600. of_id = of_match_device(cnss_of_match_table, &plat_dev->dev);
  4601. if (!of_id || !of_id->data) {
  4602. cnss_pr_err("Failed to find of match device!\n");
  4603. ret = -ENODEV;
  4604. goto out;
  4605. }
  4606. device_id = of_id->data;
  4607. plat_priv = devm_kzalloc(&plat_dev->dev, sizeof(*plat_priv),
  4608. GFP_KERNEL);
  4609. if (!plat_priv) {
  4610. ret = -ENOMEM;
  4611. goto out;
  4612. }
  4613. plat_priv->plat_dev = plat_dev;
  4614. plat_priv->dev_node = NULL;
  4615. plat_priv->device_id = device_id->driver_data;
  4616. plat_priv->dt_type = cnss_dt_type(plat_priv);
  4617. cnss_pr_dbg("Probing platform driver from dt type: %d\n",
  4618. plat_priv->dt_type);
  4619. plat_priv->use_fw_path_with_prefix =
  4620. cnss_use_fw_path_with_prefix(plat_priv);
  4621. ret = cnss_get_dev_cfg_node(plat_priv);
  4622. if (ret) {
  4623. cnss_pr_err("Failed to get device cfg node, err = %d\n", ret);
  4624. goto reset_plat_dev;
  4625. }
  4626. cnss_initialize_mem_pool(plat_priv->device_id);
  4627. ret = cnss_get_pld_bus_ops_name(plat_priv);
  4628. if (ret)
  4629. cnss_pr_vdbg("Failed to find bus ops name, err = %d\n",
  4630. ret);
  4631. ret = cnss_get_rc_num(plat_priv);
  4632. if (ret)
  4633. cnss_pr_err("Failed to find PCIe RC number, err = %d\n", ret);
  4634. cnss_pr_dbg("rc_num=%d\n", plat_priv->rc_num);
  4635. plat_priv->bus_type = cnss_get_bus_type(plat_priv);
  4636. plat_priv->use_nv_mac = cnss_use_nv_mac(plat_priv);
  4637. cnss_set_plat_priv(plat_dev, plat_priv);
  4638. cnss_set_device_name(plat_priv);
  4639. platform_set_drvdata(plat_dev, plat_priv);
  4640. INIT_LIST_HEAD(&plat_priv->vreg_list);
  4641. INIT_LIST_HEAD(&plat_priv->clk_list);
  4642. cnss_get_pm_domain_info(plat_priv);
  4643. cnss_get_wlaon_pwr_ctrl_info(plat_priv);
  4644. cnss_power_misc_params_init(plat_priv);
  4645. cnss_get_tcs_info(plat_priv);
  4646. cnss_get_cpr_info(plat_priv);
  4647. cnss_aop_interface_init(plat_priv);
  4648. cnss_init_control_params(plat_priv);
  4649. ret = cnss_get_resources(plat_priv);
  4650. if (ret)
  4651. goto reset_ctx;
  4652. ret = cnss_register_esoc(plat_priv);
  4653. if (ret)
  4654. goto free_res;
  4655. ret = cnss_register_bus_scale(plat_priv);
  4656. if (ret)
  4657. goto unreg_esoc;
  4658. ret = cnss_create_sysfs(plat_priv);
  4659. if (ret)
  4660. goto unreg_bus_scale;
  4661. ret = cnss_event_work_init(plat_priv);
  4662. if (ret)
  4663. goto remove_sysfs;
  4664. ret = cnss_dms_init(plat_priv);
  4665. if (ret)
  4666. goto deinit_event_work;
  4667. ret = cnss_debugfs_create(plat_priv);
  4668. if (ret)
  4669. goto deinit_dms;
  4670. ret = cnss_misc_init(plat_priv);
  4671. if (ret)
  4672. goto destroy_debugfs;
  4673. ret = cnss_wlan_hw_disable_check(plat_priv);
  4674. if (ret)
  4675. goto deinit_misc;
  4676. /* Make sure all platform related init are done before
  4677. * device power on and bus init.
  4678. */
  4679. if (!test_bit(CNSS_WLAN_HW_DISABLED, &plat_priv->driver_state)) {
  4680. ret = cnss_wlan_device_init(plat_priv);
  4681. if (ret)
  4682. goto deinit_misc;
  4683. } else {
  4684. cnss_pr_info("WLAN HW Disabled. Defer PCI enumeration\n");
  4685. }
  4686. cnss_register_coex_service(plat_priv);
  4687. cnss_register_ims_service(plat_priv);
  4688. mutex_init(&plat_priv->tcdev_lock);
  4689. INIT_LIST_HEAD(&plat_priv->cnss_tcdev_list);
  4690. cnss_pr_info("Platform driver probed successfully.\n");
  4691. return 0;
  4692. deinit_misc:
  4693. cnss_misc_deinit(plat_priv);
  4694. destroy_debugfs:
  4695. cnss_debugfs_destroy(plat_priv);
  4696. deinit_dms:
  4697. cnss_dms_deinit(plat_priv);
  4698. deinit_event_work:
  4699. cnss_event_work_deinit(plat_priv);
  4700. remove_sysfs:
  4701. cnss_remove_sysfs(plat_priv);
  4702. unreg_bus_scale:
  4703. cnss_unregister_bus_scale(plat_priv);
  4704. unreg_esoc:
  4705. cnss_unregister_esoc(plat_priv);
  4706. free_res:
  4707. cnss_put_resources(plat_priv);
  4708. reset_ctx:
  4709. cnss_aop_interface_deinit(plat_priv);
  4710. platform_set_drvdata(plat_dev, NULL);
  4711. cnss_deinitialize_mem_pool();
  4712. reset_plat_dev:
  4713. cnss_clear_plat_priv(plat_priv);
  4714. out:
  4715. return ret;
  4716. }
  4717. static int cnss_remove(struct platform_device *plat_dev)
  4718. {
  4719. struct cnss_plat_data *plat_priv = platform_get_drvdata(plat_dev);
  4720. plat_priv->audio_iommu_domain = NULL;
  4721. cnss_genl_exit();
  4722. cnss_unregister_ims_service(plat_priv);
  4723. cnss_unregister_coex_service(plat_priv);
  4724. cnss_bus_deinit(plat_priv);
  4725. cnss_misc_deinit(plat_priv);
  4726. cnss_debugfs_destroy(plat_priv);
  4727. cnss_dms_deinit(plat_priv);
  4728. cnss_qmi_deinit(plat_priv);
  4729. cnss_event_work_deinit(plat_priv);
  4730. cnss_cancel_dms_work();
  4731. cnss_remove_sysfs(plat_priv);
  4732. cnss_unregister_bus_scale(plat_priv);
  4733. cnss_unregister_esoc(plat_priv);
  4734. cnss_put_resources(plat_priv);
  4735. cnss_aop_interface_deinit(plat_priv);
  4736. cnss_deinitialize_mem_pool();
  4737. platform_set_drvdata(plat_dev, NULL);
  4738. cnss_clear_plat_priv(plat_priv);
  4739. return 0;
  4740. }
  4741. static struct platform_driver cnss_platform_driver = {
  4742. .probe = cnss_probe,
  4743. .remove = cnss_remove,
  4744. .driver = {
  4745. .name = "cnss2",
  4746. .of_match_table = cnss_of_match_table,
  4747. #ifdef CONFIG_CNSS_ASYNC
  4748. .probe_type = PROBE_PREFER_ASYNCHRONOUS,
  4749. #endif
  4750. },
  4751. };
  4752. static bool cnss_check_compatible_node(void)
  4753. {
  4754. struct device_node *dn = NULL;
  4755. for_each_matching_node(dn, cnss_of_match_table) {
  4756. if (of_device_is_available(dn)) {
  4757. cnss_allow_driver_loading = true;
  4758. return true;
  4759. }
  4760. }
  4761. return false;
  4762. }
  4763. /**
  4764. * cnss_is_valid_dt_node_found - Check if valid device tree node present
  4765. *
  4766. * Valid device tree node means a node with "compatible" property from the
  4767. * device match table and "status" property is not disabled.
  4768. *
  4769. * Return: true if valid device tree node found, false if not found
  4770. */
  4771. static bool cnss_is_valid_dt_node_found(void)
  4772. {
  4773. struct device_node *dn = NULL;
  4774. for_each_matching_node(dn, cnss_of_match_table) {
  4775. if (of_device_is_available(dn))
  4776. break;
  4777. }
  4778. if (dn)
  4779. return true;
  4780. return false;
  4781. }
  4782. static int __init cnss_initialize(void)
  4783. {
  4784. int ret = 0;
  4785. if (!cnss_is_valid_dt_node_found())
  4786. return -ENODEV;
  4787. if (!cnss_check_compatible_node())
  4788. return ret;
  4789. cnss_debug_init();
  4790. ret = platform_driver_register(&cnss_platform_driver);
  4791. if (ret)
  4792. cnss_debug_deinit();
  4793. ret = cnss_genl_init();
  4794. if (ret < 0)
  4795. cnss_pr_err("CNSS genl init failed %d\n", ret);
  4796. cnss_init_plat_env_count();
  4797. return ret;
  4798. }
  4799. static void __exit cnss_exit(void)
  4800. {
  4801. cnss_genl_exit();
  4802. platform_driver_unregister(&cnss_platform_driver);
  4803. cnss_debug_deinit();
  4804. }
  4805. module_init(cnss_initialize);
  4806. module_exit(cnss_exit);
  4807. MODULE_LICENSE("GPL v2");
  4808. MODULE_DESCRIPTION("CNSS2 Platform Driver");