dp_main.c 465 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298829983008301830283038304830583068307830883098310831183128313831483158316831783188319832083218322832383248325832683278328832983308331833283338334833583368337833883398340834183428343834483458346834783488349835083518352835383548355835683578358835983608361836283638364836583668367836883698370837183728373837483758376837783788379838083818382838383848385838683878388838983908391839283938394839583968397839883998400840184028403840484058406840784088409841084118412841384148415841684178418841984208421842284238424842584268427842884298430843184328433843484358436843784388439844084418442844384448445844684478448844984508451845284538454845584568457845884598460846184628463846484658466846784688469847084718472847384748475847684778478847984808481848284838484848584868487848884898490849184928493849484958496849784988499850085018502850385048505850685078508850985108511851285138514851585168517851885198520852185228523852485258526852785288529853085318532853385348535853685378538853985408541854285438544854585468547854885498550855185528553855485558556855785588559856085618562856385648565856685678568856985708571857285738574857585768577857885798580858185828583858485858586858785888589859085918592859385948595859685978598859986008601860286038604860586068607860886098610861186128613861486158616861786188619862086218622862386248625862686278628862986308631863286338634863586368637863886398640864186428643864486458646864786488649865086518652865386548655865686578658865986608661866286638664866586668667866886698670867186728673867486758676867786788679868086818682868386848685868686878688868986908691869286938694869586968697869886998700870187028703870487058706870787088709871087118712871387148715871687178718871987208721872287238724872587268727872887298730873187328733873487358736873787388739874087418742874387448745874687478748874987508751875287538754875587568757875887598760876187628763876487658766876787688769877087718772877387748775877687778778877987808781878287838784878587868787878887898790879187928793879487958796879787988799880088018802880388048805880688078808880988108811881288138814881588168817881888198820882188228823882488258826882788288829883088318832883388348835883688378838883988408841884288438844884588468847884888498850885188528853885488558856885788588859886088618862886388648865886688678868886988708871887288738874887588768877887888798880888188828883888488858886888788888889889088918892889388948895889688978898889989008901890289038904890589068907890889098910891189128913891489158916891789188919892089218922892389248925892689278928892989308931893289338934893589368937893889398940894189428943894489458946894789488949895089518952895389548955895689578958895989608961896289638964896589668967896889698970897189728973897489758976897789788979898089818982898389848985898689878988898989908991899289938994899589968997899889999000900190029003900490059006900790089009901090119012901390149015901690179018901990209021902290239024902590269027902890299030903190329033903490359036903790389039904090419042904390449045904690479048904990509051905290539054905590569057905890599060906190629063906490659066906790689069907090719072907390749075907690779078907990809081908290839084908590869087908890899090909190929093909490959096909790989099910091019102910391049105910691079108910991109111911291139114911591169117911891199120912191229123912491259126912791289129913091319132913391349135913691379138913991409141914291439144914591469147914891499150915191529153915491559156915791589159916091619162916391649165916691679168916991709171917291739174917591769177917891799180918191829183918491859186918791889189919091919192919391949195919691979198919992009201920292039204920592069207920892099210921192129213921492159216921792189219922092219222922392249225922692279228922992309231923292339234923592369237923892399240924192429243924492459246924792489249925092519252925392549255925692579258925992609261926292639264926592669267926892699270927192729273927492759276927792789279928092819282928392849285928692879288928992909291929292939294929592969297929892999300930193029303930493059306930793089309931093119312931393149315931693179318931993209321932293239324932593269327932893299330933193329333933493359336933793389339934093419342934393449345934693479348934993509351935293539354935593569357935893599360936193629363936493659366936793689369937093719372937393749375937693779378937993809381938293839384938593869387938893899390939193929393939493959396939793989399940094019402940394049405940694079408940994109411941294139414941594169417941894199420942194229423942494259426942794289429943094319432943394349435943694379438943994409441944294439444944594469447944894499450945194529453945494559456945794589459946094619462946394649465946694679468946994709471947294739474947594769477947894799480948194829483948494859486948794889489949094919492949394949495949694979498949995009501950295039504950595069507950895099510951195129513951495159516951795189519952095219522952395249525952695279528952995309531953295339534953595369537953895399540954195429543954495459546954795489549955095519552955395549555955695579558955995609561956295639564956595669567956895699570957195729573957495759576957795789579958095819582958395849585958695879588958995909591959295939594959595969597959895999600960196029603960496059606960796089609961096119612961396149615961696179618961996209621962296239624962596269627962896299630963196329633963496359636963796389639964096419642964396449645964696479648964996509651965296539654965596569657965896599660966196629663966496659666966796689669967096719672967396749675967696779678967996809681968296839684968596869687968896899690969196929693969496959696969796989699970097019702970397049705970697079708970997109711971297139714971597169717971897199720972197229723972497259726972797289729973097319732973397349735973697379738973997409741974297439744974597469747974897499750975197529753975497559756975797589759976097619762976397649765976697679768976997709771977297739774977597769777977897799780978197829783978497859786978797889789979097919792979397949795979697979798979998009801980298039804980598069807980898099810981198129813981498159816981798189819982098219822982398249825982698279828982998309831983298339834983598369837983898399840984198429843984498459846984798489849985098519852985398549855985698579858985998609861986298639864986598669867986898699870987198729873987498759876987798789879988098819882988398849885988698879888988998909891989298939894989598969897989898999900990199029903990499059906990799089909991099119912991399149915991699179918991999209921992299239924992599269927992899299930993199329933993499359936993799389939994099419942994399449945994699479948994999509951995299539954995599569957995899599960996199629963996499659966996799689969997099719972997399749975997699779978997999809981998299839984998599869987998899899990999199929993999499959996999799989999100001000110002100031000410005100061000710008100091001010011100121001310014100151001610017100181001910020100211002210023100241002510026100271002810029100301003110032100331003410035100361003710038100391004010041100421004310044100451004610047100481004910050100511005210053100541005510056100571005810059100601006110062100631006410065100661006710068100691007010071100721007310074100751007610077100781007910080100811008210083100841008510086100871008810089100901009110092100931009410095100961009710098100991010010101101021010310104101051010610107101081010910110101111011210113101141011510116101171011810119101201012110122101231012410125101261012710128101291013010131101321013310134101351013610137101381013910140101411014210143101441014510146101471014810149101501015110152101531015410155101561015710158101591016010161101621016310164101651016610167101681016910170101711017210173101741017510176101771017810179101801018110182101831018410185101861018710188101891019010191101921019310194101951019610197101981019910200102011020210203102041020510206102071020810209102101021110212102131021410215102161021710218102191022010221102221022310224102251022610227102281022910230102311023210233102341023510236102371023810239102401024110242102431024410245102461024710248102491025010251102521025310254102551025610257102581025910260102611026210263102641026510266102671026810269102701027110272102731027410275102761027710278102791028010281102821028310284102851028610287102881028910290102911029210293102941029510296102971029810299103001030110302103031030410305103061030710308103091031010311103121031310314103151031610317103181031910320103211032210323103241032510326103271032810329103301033110332103331033410335103361033710338103391034010341103421034310344103451034610347103481034910350103511035210353103541035510356103571035810359103601036110362103631036410365103661036710368103691037010371103721037310374103751037610377103781037910380103811038210383103841038510386103871038810389103901039110392103931039410395103961039710398103991040010401104021040310404104051040610407104081040910410104111041210413104141041510416104171041810419104201042110422104231042410425104261042710428104291043010431104321043310434104351043610437104381043910440104411044210443104441044510446104471044810449104501045110452104531045410455104561045710458104591046010461104621046310464104651046610467104681046910470104711047210473104741047510476104771047810479104801048110482104831048410485104861048710488104891049010491104921049310494104951049610497104981049910500105011050210503105041050510506105071050810509105101051110512105131051410515105161051710518105191052010521105221052310524105251052610527105281052910530105311053210533105341053510536105371053810539105401054110542105431054410545105461054710548105491055010551105521055310554105551055610557105581055910560105611056210563105641056510566105671056810569105701057110572105731057410575105761057710578105791058010581105821058310584105851058610587105881058910590105911059210593105941059510596105971059810599106001060110602106031060410605106061060710608106091061010611106121061310614106151061610617106181061910620106211062210623106241062510626106271062810629106301063110632106331063410635106361063710638106391064010641106421064310644106451064610647106481064910650106511065210653106541065510656106571065810659106601066110662106631066410665106661066710668106691067010671106721067310674106751067610677106781067910680106811068210683106841068510686106871068810689106901069110692106931069410695106961069710698106991070010701107021070310704107051070610707107081070910710107111071210713107141071510716107171071810719107201072110722107231072410725107261072710728107291073010731107321073310734107351073610737107381073910740107411074210743107441074510746107471074810749107501075110752107531075410755107561075710758107591076010761107621076310764107651076610767107681076910770107711077210773107741077510776107771077810779107801078110782107831078410785107861078710788107891079010791107921079310794107951079610797107981079910800108011080210803108041080510806108071080810809108101081110812108131081410815108161081710818108191082010821108221082310824108251082610827108281082910830108311083210833108341083510836108371083810839108401084110842108431084410845108461084710848108491085010851108521085310854108551085610857108581085910860108611086210863108641086510866108671086810869108701087110872108731087410875108761087710878108791088010881108821088310884108851088610887108881088910890108911089210893108941089510896108971089810899109001090110902109031090410905109061090710908109091091010911109121091310914109151091610917109181091910920109211092210923109241092510926109271092810929109301093110932109331093410935109361093710938109391094010941109421094310944109451094610947109481094910950109511095210953109541095510956109571095810959109601096110962109631096410965109661096710968109691097010971109721097310974109751097610977109781097910980109811098210983109841098510986109871098810989109901099110992109931099410995109961099710998109991100011001110021100311004110051100611007110081100911010110111101211013110141101511016110171101811019110201102111022110231102411025110261102711028110291103011031110321103311034110351103611037110381103911040110411104211043110441104511046110471104811049110501105111052110531105411055110561105711058110591106011061110621106311064110651106611067110681106911070110711107211073110741107511076110771107811079110801108111082110831108411085110861108711088110891109011091110921109311094110951109611097110981109911100111011110211103111041110511106111071110811109111101111111112111131111411115111161111711118111191112011121111221112311124111251112611127111281112911130111311113211133111341113511136111371113811139111401114111142111431114411145111461114711148111491115011151111521115311154111551115611157111581115911160111611116211163111641116511166111671116811169111701117111172111731117411175111761117711178111791118011181111821118311184111851118611187111881118911190111911119211193111941119511196111971119811199112001120111202112031120411205112061120711208112091121011211112121121311214112151121611217112181121911220112211122211223112241122511226112271122811229112301123111232112331123411235112361123711238112391124011241112421124311244112451124611247112481124911250112511125211253112541125511256112571125811259112601126111262112631126411265112661126711268112691127011271112721127311274112751127611277112781127911280112811128211283112841128511286112871128811289112901129111292112931129411295112961129711298112991130011301113021130311304113051130611307113081130911310113111131211313113141131511316113171131811319113201132111322113231132411325113261132711328113291133011331113321133311334113351133611337113381133911340113411134211343113441134511346113471134811349113501135111352113531135411355113561135711358113591136011361113621136311364113651136611367113681136911370113711137211373113741137511376113771137811379113801138111382113831138411385113861138711388113891139011391113921139311394113951139611397113981139911400114011140211403114041140511406114071140811409114101141111412114131141411415114161141711418114191142011421114221142311424114251142611427114281142911430114311143211433114341143511436114371143811439114401144111442114431144411445114461144711448114491145011451114521145311454114551145611457114581145911460114611146211463114641146511466114671146811469114701147111472114731147411475114761147711478114791148011481114821148311484114851148611487114881148911490114911149211493114941149511496114971149811499115001150111502115031150411505115061150711508115091151011511115121151311514115151151611517115181151911520115211152211523115241152511526115271152811529115301153111532115331153411535115361153711538115391154011541115421154311544115451154611547115481154911550115511155211553115541155511556115571155811559115601156111562115631156411565115661156711568115691157011571115721157311574115751157611577115781157911580115811158211583115841158511586115871158811589115901159111592115931159411595115961159711598115991160011601116021160311604116051160611607116081160911610116111161211613116141161511616116171161811619116201162111622116231162411625116261162711628116291163011631116321163311634116351163611637116381163911640116411164211643116441164511646116471164811649116501165111652116531165411655116561165711658116591166011661116621166311664116651166611667116681166911670116711167211673116741167511676116771167811679116801168111682116831168411685116861168711688116891169011691116921169311694116951169611697116981169911700117011170211703117041170511706117071170811709117101171111712117131171411715117161171711718117191172011721117221172311724117251172611727117281172911730117311173211733117341173511736117371173811739117401174111742117431174411745117461174711748117491175011751117521175311754117551175611757117581175911760117611176211763117641176511766117671176811769117701177111772117731177411775117761177711778117791178011781117821178311784117851178611787117881178911790117911179211793117941179511796117971179811799118001180111802118031180411805118061180711808118091181011811118121181311814118151181611817118181181911820118211182211823118241182511826118271182811829118301183111832118331183411835118361183711838118391184011841118421184311844118451184611847118481184911850118511185211853118541185511856118571185811859118601186111862118631186411865118661186711868118691187011871118721187311874118751187611877118781187911880118811188211883118841188511886118871188811889118901189111892118931189411895118961189711898118991190011901119021190311904119051190611907119081190911910119111191211913119141191511916119171191811919119201192111922119231192411925119261192711928119291193011931119321193311934119351193611937119381193911940119411194211943119441194511946119471194811949119501195111952119531195411955119561195711958119591196011961119621196311964119651196611967119681196911970119711197211973119741197511976119771197811979119801198111982119831198411985119861198711988119891199011991119921199311994119951199611997119981199912000120011200212003120041200512006120071200812009120101201112012120131201412015120161201712018120191202012021120221202312024120251202612027120281202912030120311203212033120341203512036120371203812039120401204112042120431204412045120461204712048120491205012051120521205312054120551205612057120581205912060120611206212063120641206512066120671206812069120701207112072120731207412075120761207712078120791208012081120821208312084120851208612087120881208912090120911209212093120941209512096120971209812099121001210112102121031210412105121061210712108121091211012111121121211312114121151211612117121181211912120121211212212123121241212512126121271212812129121301213112132121331213412135121361213712138121391214012141121421214312144121451214612147121481214912150121511215212153121541215512156121571215812159121601216112162121631216412165121661216712168121691217012171121721217312174121751217612177121781217912180121811218212183121841218512186121871218812189121901219112192121931219412195121961219712198121991220012201122021220312204122051220612207122081220912210122111221212213122141221512216122171221812219122201222112222122231222412225122261222712228122291223012231122321223312234122351223612237122381223912240122411224212243122441224512246122471224812249122501225112252122531225412255122561225712258122591226012261122621226312264122651226612267122681226912270122711227212273122741227512276122771227812279122801228112282122831228412285122861228712288122891229012291122921229312294122951229612297122981229912300123011230212303123041230512306123071230812309123101231112312123131231412315123161231712318123191232012321123221232312324123251232612327123281232912330123311233212333123341233512336123371233812339123401234112342123431234412345123461234712348123491235012351123521235312354123551235612357123581235912360123611236212363123641236512366123671236812369123701237112372123731237412375123761237712378123791238012381123821238312384123851238612387123881238912390123911239212393123941239512396123971239812399124001240112402124031240412405124061240712408124091241012411124121241312414124151241612417124181241912420124211242212423124241242512426124271242812429124301243112432124331243412435124361243712438124391244012441124421244312444124451244612447124481244912450124511245212453124541245512456124571245812459124601246112462124631246412465124661246712468124691247012471124721247312474124751247612477124781247912480124811248212483124841248512486124871248812489124901249112492124931249412495124961249712498124991250012501125021250312504125051250612507125081250912510125111251212513125141251512516125171251812519125201252112522125231252412525125261252712528125291253012531125321253312534125351253612537125381253912540125411254212543125441254512546125471254812549125501255112552125531255412555125561255712558125591256012561125621256312564125651256612567125681256912570125711257212573125741257512576125771257812579125801258112582125831258412585125861258712588125891259012591125921259312594125951259612597125981259912600126011260212603126041260512606126071260812609126101261112612126131261412615126161261712618126191262012621126221262312624126251262612627126281262912630126311263212633126341263512636126371263812639126401264112642126431264412645126461264712648126491265012651126521265312654126551265612657126581265912660126611266212663126641266512666126671266812669126701267112672126731267412675126761267712678126791268012681126821268312684126851268612687126881268912690126911269212693126941269512696126971269812699127001270112702127031270412705127061270712708127091271012711127121271312714127151271612717127181271912720127211272212723127241272512726127271272812729127301273112732127331273412735127361273712738127391274012741127421274312744127451274612747127481274912750127511275212753127541275512756127571275812759127601276112762127631276412765127661276712768127691277012771127721277312774127751277612777127781277912780127811278212783127841278512786127871278812789127901279112792127931279412795127961279712798127991280012801128021280312804128051280612807128081280912810128111281212813128141281512816128171281812819128201282112822128231282412825128261282712828128291283012831128321283312834128351283612837128381283912840128411284212843128441284512846128471284812849128501285112852128531285412855128561285712858128591286012861128621286312864128651286612867128681286912870128711287212873128741287512876128771287812879128801288112882128831288412885128861288712888128891289012891128921289312894128951289612897128981289912900129011290212903129041290512906129071290812909129101291112912129131291412915129161291712918129191292012921129221292312924129251292612927129281292912930129311293212933129341293512936129371293812939129401294112942129431294412945129461294712948129491295012951129521295312954129551295612957129581295912960129611296212963129641296512966129671296812969129701297112972129731297412975129761297712978129791298012981129821298312984129851298612987129881298912990129911299212993129941299512996129971299812999130001300113002130031300413005130061300713008130091301013011130121301313014130151301613017130181301913020130211302213023130241302513026130271302813029130301303113032130331303413035130361303713038130391304013041130421304313044130451304613047130481304913050130511305213053130541305513056130571305813059130601306113062130631306413065130661306713068130691307013071130721307313074130751307613077130781307913080130811308213083130841308513086130871308813089130901309113092130931309413095130961309713098130991310013101131021310313104131051310613107131081310913110131111311213113131141311513116131171311813119131201312113122131231312413125131261312713128131291313013131131321313313134131351313613137131381313913140131411314213143131441314513146131471314813149131501315113152131531315413155131561315713158131591316013161131621316313164131651316613167131681316913170131711317213173131741317513176131771317813179131801318113182131831318413185131861318713188131891319013191131921319313194131951319613197131981319913200132011320213203132041320513206132071320813209132101321113212132131321413215132161321713218132191322013221132221322313224132251322613227132281322913230132311323213233132341323513236132371323813239132401324113242132431324413245132461324713248132491325013251132521325313254132551325613257132581325913260132611326213263132641326513266132671326813269132701327113272132731327413275132761327713278132791328013281132821328313284132851328613287132881328913290132911329213293132941329513296132971329813299133001330113302133031330413305133061330713308133091331013311133121331313314133151331613317133181331913320133211332213323133241332513326133271332813329133301333113332133331333413335133361333713338133391334013341133421334313344133451334613347133481334913350133511335213353133541335513356133571335813359133601336113362133631336413365133661336713368133691337013371133721337313374133751337613377133781337913380133811338213383133841338513386133871338813389133901339113392133931339413395133961339713398133991340013401134021340313404134051340613407134081340913410134111341213413134141341513416134171341813419134201342113422134231342413425134261342713428134291343013431134321343313434134351343613437134381343913440134411344213443134441344513446134471344813449134501345113452134531345413455134561345713458134591346013461134621346313464134651346613467134681346913470134711347213473134741347513476134771347813479134801348113482134831348413485134861348713488134891349013491134921349313494134951349613497134981349913500135011350213503135041350513506135071350813509135101351113512135131351413515135161351713518135191352013521135221352313524135251352613527135281352913530135311353213533135341353513536135371353813539135401354113542135431354413545135461354713548135491355013551135521355313554135551355613557135581355913560135611356213563135641356513566135671356813569135701357113572135731357413575135761357713578135791358013581135821358313584135851358613587135881358913590135911359213593135941359513596135971359813599136001360113602136031360413605136061360713608136091361013611136121361313614136151361613617136181361913620136211362213623136241362513626136271362813629136301363113632136331363413635136361363713638136391364013641136421364313644136451364613647136481364913650136511365213653136541365513656136571365813659136601366113662136631366413665136661366713668136691367013671136721367313674136751367613677136781367913680136811368213683136841368513686136871368813689136901369113692136931369413695136961369713698136991370013701137021370313704137051370613707137081370913710137111371213713137141371513716137171371813719137201372113722137231372413725137261372713728137291373013731137321373313734137351373613737137381373913740137411374213743137441374513746137471374813749137501375113752137531375413755137561375713758137591376013761137621376313764137651376613767137681376913770137711377213773137741377513776137771377813779137801378113782137831378413785137861378713788137891379013791137921379313794137951379613797137981379913800138011380213803138041380513806138071380813809138101381113812138131381413815138161381713818138191382013821138221382313824138251382613827138281382913830138311383213833138341383513836138371383813839138401384113842138431384413845138461384713848138491385013851138521385313854138551385613857138581385913860138611386213863138641386513866138671386813869138701387113872138731387413875138761387713878138791388013881138821388313884138851388613887138881388913890138911389213893138941389513896138971389813899139001390113902139031390413905139061390713908139091391013911139121391313914139151391613917139181391913920139211392213923139241392513926139271392813929139301393113932139331393413935139361393713938139391394013941139421394313944139451394613947139481394913950139511395213953139541395513956139571395813959139601396113962139631396413965139661396713968139691397013971139721397313974139751397613977139781397913980139811398213983139841398513986139871398813989139901399113992139931399413995139961399713998139991400014001140021400314004140051400614007140081400914010140111401214013140141401514016140171401814019140201402114022140231402414025140261402714028140291403014031140321403314034140351403614037140381403914040140411404214043140441404514046140471404814049140501405114052140531405414055140561405714058140591406014061140621406314064140651406614067140681406914070140711407214073140741407514076140771407814079140801408114082140831408414085140861408714088140891409014091140921409314094140951409614097140981409914100141011410214103141041410514106141071410814109141101411114112141131411414115141161411714118141191412014121141221412314124141251412614127141281412914130141311413214133141341413514136141371413814139141401414114142141431414414145141461414714148141491415014151141521415314154141551415614157141581415914160141611416214163141641416514166141671416814169141701417114172141731417414175141761417714178141791418014181141821418314184141851418614187141881418914190141911419214193141941419514196141971419814199142001420114202142031420414205142061420714208142091421014211142121421314214142151421614217142181421914220142211422214223142241422514226142271422814229142301423114232142331423414235142361423714238142391424014241142421424314244142451424614247142481424914250142511425214253142541425514256142571425814259142601426114262142631426414265142661426714268142691427014271142721427314274142751427614277142781427914280142811428214283142841428514286142871428814289142901429114292142931429414295142961429714298142991430014301143021430314304143051430614307143081430914310143111431214313143141431514316143171431814319143201432114322143231432414325143261432714328143291433014331143321433314334143351433614337143381433914340143411434214343143441434514346143471434814349143501435114352143531435414355143561435714358143591436014361143621436314364143651436614367143681436914370143711437214373143741437514376143771437814379143801438114382143831438414385143861438714388143891439014391143921439314394143951439614397143981439914400144011440214403144041440514406144071440814409144101441114412144131441414415144161441714418144191442014421144221442314424144251442614427144281442914430144311443214433144341443514436144371443814439144401444114442144431444414445144461444714448144491445014451144521445314454144551445614457144581445914460144611446214463144641446514466144671446814469144701447114472144731447414475144761447714478144791448014481144821448314484144851448614487144881448914490144911449214493144941449514496144971449814499145001450114502145031450414505145061450714508145091451014511145121451314514145151451614517145181451914520145211452214523145241452514526145271452814529145301453114532145331453414535145361453714538145391454014541145421454314544145451454614547145481454914550145511455214553145541455514556145571455814559145601456114562145631456414565145661456714568145691457014571145721457314574145751457614577145781457914580145811458214583145841458514586145871458814589145901459114592145931459414595145961459714598145991460014601146021460314604146051460614607146081460914610146111461214613146141461514616146171461814619146201462114622146231462414625146261462714628146291463014631146321463314634146351463614637146381463914640146411464214643146441464514646146471464814649146501465114652146531465414655146561465714658146591466014661146621466314664146651466614667146681466914670146711467214673146741467514676146771467814679146801468114682146831468414685146861468714688146891469014691146921469314694146951469614697146981469914700147011470214703147041470514706147071470814709147101471114712147131471414715147161471714718147191472014721147221472314724147251472614727147281472914730147311473214733147341473514736147371473814739147401474114742147431474414745147461474714748147491475014751147521475314754147551475614757147581475914760147611476214763147641476514766147671476814769147701477114772147731477414775147761477714778147791478014781147821478314784147851478614787147881478914790147911479214793147941479514796147971479814799148001480114802148031480414805148061480714808148091481014811148121481314814148151481614817148181481914820148211482214823148241482514826148271482814829148301483114832148331483414835148361483714838148391484014841148421484314844148451484614847148481484914850148511485214853148541485514856148571485814859148601486114862148631486414865148661486714868148691487014871148721487314874148751487614877148781487914880148811488214883148841488514886148871488814889148901489114892148931489414895148961489714898148991490014901149021490314904149051490614907149081490914910149111491214913149141491514916149171491814919149201492114922149231492414925149261492714928149291493014931149321493314934149351493614937149381493914940149411494214943149441494514946149471494814949149501495114952149531495414955149561495714958149591496014961149621496314964149651496614967149681496914970149711497214973149741497514976149771497814979149801498114982149831498414985149861498714988149891499014991149921499314994149951499614997149981499915000150011500215003150041500515006150071500815009150101501115012150131501415015150161501715018150191502015021150221502315024150251502615027150281502915030150311503215033150341503515036150371503815039150401504115042150431504415045150461504715048150491505015051150521505315054150551505615057150581505915060150611506215063150641506515066150671506815069150701507115072150731507415075150761507715078150791508015081150821508315084150851508615087150881508915090150911509215093150941509515096150971509815099151001510115102151031510415105151061510715108151091511015111151121511315114151151511615117151181511915120151211512215123151241512515126151271512815129151301513115132151331513415135151361513715138151391514015141151421514315144151451514615147151481514915150151511515215153151541515515156151571515815159151601516115162151631516415165151661516715168151691517015171151721517315174151751517615177151781517915180151811518215183151841518515186151871518815189151901519115192151931519415195151961519715198151991520015201152021520315204152051520615207152081520915210152111521215213152141521515216152171521815219152201522115222152231522415225152261522715228152291523015231152321523315234152351523615237152381523915240152411524215243152441524515246152471524815249152501525115252152531525415255152561525715258152591526015261152621526315264152651526615267152681526915270152711527215273152741527515276152771527815279152801528115282152831528415285152861528715288152891529015291152921529315294152951529615297152981529915300153011530215303153041530515306153071530815309153101531115312153131531415315153161531715318153191532015321153221532315324153251532615327153281532915330153311533215333153341533515336153371533815339153401534115342153431534415345153461534715348153491535015351153521535315354153551535615357153581535915360153611536215363153641536515366153671536815369153701537115372153731537415375153761537715378153791538015381153821538315384153851538615387153881538915390153911539215393153941539515396153971539815399154001540115402154031540415405154061540715408154091541015411154121541315414154151541615417154181541915420154211542215423154241542515426154271542815429154301543115432154331543415435154361543715438154391544015441154421544315444154451544615447154481544915450154511545215453154541545515456154571545815459154601546115462154631546415465154661546715468154691547015471154721547315474154751547615477154781547915480154811548215483154841548515486154871548815489154901549115492154931549415495154961549715498154991550015501155021550315504155051550615507155081550915510155111551215513155141551515516155171551815519155201552115522155231552415525155261552715528155291553015531155321553315534155351553615537155381553915540155411554215543155441554515546155471554815549155501555115552155531555415555155561555715558155591556015561155621556315564155651556615567155681556915570155711557215573155741557515576155771557815579155801558115582155831558415585155861558715588155891559015591155921559315594155951559615597155981559915600156011560215603156041560515606156071560815609156101561115612156131561415615156161561715618156191562015621156221562315624156251562615627156281562915630156311563215633156341563515636156371563815639156401564115642156431564415645156461564715648156491565015651156521565315654156551565615657156581565915660156611566215663156641566515666156671566815669156701567115672156731567415675156761567715678156791568015681156821568315684156851568615687156881568915690156911569215693156941569515696156971569815699157001570115702157031570415705157061570715708157091571015711157121571315714157151571615717157181571915720157211572215723157241572515726157271572815729157301573115732157331573415735157361573715738157391574015741157421574315744157451574615747157481574915750157511575215753157541575515756157571575815759157601576115762157631576415765157661576715768157691577015771157721577315774157751577615777157781577915780157811578215783157841578515786157871578815789157901579115792157931579415795157961579715798157991580015801158021580315804158051580615807158081580915810158111581215813158141581515816158171581815819158201582115822158231582415825158261582715828158291583015831158321583315834158351583615837158381583915840158411584215843158441584515846158471584815849158501585115852158531585415855158561585715858158591586015861158621586315864158651586615867158681586915870158711587215873158741587515876158771587815879158801588115882158831588415885158861588715888158891589015891158921589315894158951589615897158981589915900159011590215903159041590515906159071590815909159101591115912159131591415915159161591715918159191592015921159221592315924159251592615927159281592915930159311593215933159341593515936159371593815939159401594115942159431594415945159461594715948159491595015951159521595315954159551595615957159581595915960159611596215963159641596515966159671596815969159701597115972159731597415975159761597715978159791598015981159821598315984159851598615987159881598915990159911599215993159941599515996159971599815999160001600116002160031600416005160061600716008160091601016011160121601316014160151601616017160181601916020160211602216023160241602516026160271602816029160301603116032160331603416035160361603716038160391604016041160421604316044160451604616047160481604916050160511605216053160541605516056160571605816059160601606116062160631606416065160661606716068160691607016071160721607316074160751607616077160781607916080160811608216083160841608516086160871608816089160901609116092160931609416095160961609716098160991610016101161021610316104161051610616107161081610916110161111611216113161141611516116161171611816119161201612116122161231612416125161261612716128161291613016131161321613316134161351613616137161381613916140161411614216143161441614516146161471614816149161501615116152161531615416155161561615716158161591616016161161621616316164161651616616167161681616916170161711617216173161741617516176161771617816179161801618116182161831618416185161861618716188161891619016191161921619316194161951619616197161981619916200162011620216203162041620516206162071620816209162101621116212162131621416215162161621716218162191622016221162221622316224162251622616227162281622916230162311623216233162341623516236162371623816239162401624116242162431624416245162461624716248162491625016251162521625316254162551625616257162581625916260162611626216263162641626516266162671626816269162701627116272162731627416275162761627716278162791628016281162821628316284162851628616287162881628916290162911629216293162941629516296162971629816299163001630116302163031630416305163061630716308163091631016311163121631316314163151631616317163181631916320163211632216323163241632516326163271632816329163301633116332163331633416335163361633716338163391634016341163421634316344163451634616347163481634916350163511635216353163541635516356163571635816359163601636116362163631636416365163661636716368163691637016371163721637316374163751637616377163781637916380163811638216383163841638516386163871638816389163901639116392163931639416395163961639716398163991640016401164021640316404164051640616407164081640916410164111641216413164141641516416164171641816419164201642116422164231642416425164261642716428164291643016431164321643316434164351643616437164381643916440164411644216443164441644516446164471644816449164501645116452164531645416455164561645716458164591646016461164621646316464164651646616467164681646916470164711647216473164741647516476164771647816479164801648116482164831648416485164861648716488164891649016491164921649316494164951649616497164981649916500165011650216503165041650516506165071650816509165101651116512165131651416515165161651716518165191652016521165221652316524165251652616527165281652916530165311653216533165341653516536165371653816539165401654116542165431654416545165461654716548165491655016551165521655316554165551655616557165581655916560165611656216563165641656516566165671656816569165701657116572165731657416575165761657716578165791658016581165821658316584165851658616587165881658916590165911659216593165941659516596165971659816599166001660116602166031660416605166061660716608166091661016611166121661316614166151661616617166181661916620166211662216623166241662516626166271662816629166301663116632166331663416635166361663716638166391664016641166421664316644166451664616647166481664916650166511665216653166541665516656166571665816659166601666116662166631666416665166661666716668166691667016671166721667316674166751667616677166781667916680166811668216683166841668516686166871668816689166901669116692166931669416695166961669716698166991670016701167021670316704167051670616707167081670916710167111671216713167141671516716167171671816719167201672116722167231672416725167261672716728167291673016731167321673316734167351673616737167381673916740167411674216743167441674516746167471674816749167501675116752167531675416755167561675716758167591676016761167621676316764167651676616767167681676916770167711677216773167741677516776167771677816779167801678116782167831678416785167861678716788167891679016791167921679316794167951679616797167981679916800168011680216803168041680516806168071680816809168101681116812168131681416815168161681716818168191682016821168221682316824168251682616827168281682916830168311683216833168341683516836168371683816839168401684116842168431684416845168461684716848168491685016851168521685316854168551685616857168581685916860168611686216863168641686516866168671686816869168701687116872168731687416875168761687716878168791688016881168821688316884168851688616887168881688916890168911689216893168941689516896168971689816899169001690116902169031690416905169061690716908169091691016911169121691316914169151691616917169181691916920169211692216923169241692516926169271692816929169301693116932169331693416935169361693716938169391694016941169421694316944169451694616947169481694916950169511695216953169541695516956169571695816959169601696116962169631696416965169661696716968169691697016971169721697316974169751697616977169781697916980169811698216983169841698516986169871698816989169901699116992169931699416995169961699716998169991700017001170021700317004170051700617007170081700917010170111701217013170141701517016170171701817019170201702117022170231702417025170261702717028170291703017031170321703317034170351703617037170381703917040170411704217043170441704517046170471704817049170501705117052170531705417055170561705717058170591706017061170621706317064170651706617067170681706917070170711707217073170741707517076170771707817079170801708117082170831708417085170861708717088170891709017091170921709317094170951709617097170981709917100171011710217103171041710517106171071710817109171101711117112171131711417115171161711717118171191712017121171221712317124171251712617127171281712917130171311713217133171341713517136171371713817139171401714117142171431714417145171461714717148171491715017151171521715317154171551715617157171581715917160171611716217163171641716517166171671716817169171701717117172171731717417175171761717717178171791718017181171821718317184171851718617187171881718917190171911719217193171941719517196171971719817199172001720117202172031720417205172061720717208172091721017211172121721317214172151721617217172181721917220172211722217223172241722517226172271722817229172301723117232172331723417235172361723717238172391724017241172421724317244172451724617247172481724917250172511725217253172541725517256172571725817259172601726117262172631726417265172661726717268172691727017271172721727317274172751727617277172781727917280172811728217283172841728517286172871728817289172901729117292172931729417295172961729717298172991730017301173021730317304173051730617307173081730917310173111731217313173141731517316173171731817319173201732117322173231732417325173261732717328173291733017331173321733317334173351733617337173381733917340173411734217343173441734517346173471734817349173501735117352173531735417355173561735717358173591736017361173621736317364173651736617367173681736917370173711737217373173741737517376173771737817379173801738117382173831738417385173861738717388173891739017391173921739317394173951739617397173981739917400174011740217403174041740517406174071740817409174101741117412174131741417415174161741717418174191742017421174221742317424174251742617427174281742917430174311743217433174341743517436174371743817439174401744117442174431744417445174461744717448174491745017451174521745317454174551745617457174581745917460174611746217463174641746517466174671746817469174701747117472174731747417475174761747717478174791748017481174821748317484174851748617487174881748917490174911749217493174941749517496174971749817499175001750117502175031750417505175061750717508175091751017511175121751317514175151751617517175181751917520175211752217523175241752517526175271752817529175301753117532175331753417535175361753717538175391754017541175421754317544175451754617547175481754917550
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include <wlan_ipa_obj_mgmt_api.h>
  20. #include <qdf_types.h>
  21. #include <qdf_lock.h>
  22. #include <qdf_net_types.h>
  23. #include <qdf_lro.h>
  24. #include <qdf_module.h>
  25. #include <hal_hw_headers.h>
  26. #include <hal_api.h>
  27. #include <hif.h>
  28. #include <htt.h>
  29. #include <wdi_event.h>
  30. #include <queue.h>
  31. #include "dp_types.h"
  32. #include "dp_internal.h"
  33. #include "dp_tx.h"
  34. #include "dp_tx_desc.h"
  35. #include "dp_rx.h"
  36. #ifdef DP_RATETABLE_SUPPORT
  37. #include "dp_ratetable.h"
  38. #endif
  39. #include <cdp_txrx_handle.h>
  40. #include <wlan_cfg.h>
  41. #include <wlan_utility.h>
  42. #include "cdp_txrx_cmn_struct.h"
  43. #include "cdp_txrx_stats_struct.h"
  44. #include "cdp_txrx_cmn_reg.h"
  45. #include <qdf_util.h>
  46. #include "dp_peer.h"
  47. #include "htt_stats.h"
  48. #include "dp_htt.h"
  49. #ifdef WLAN_SUPPORT_RX_FISA
  50. #include <wlan_dp_fisa_rx.h>
  51. #endif
  52. #include "htt_ppdu_stats.h"
  53. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  54. #include "cfg_ucfg_api.h"
  55. #include <wlan_module_ids.h>
  56. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  57. #include "cdp_txrx_flow_ctrl_v2.h"
  58. #else
  59. static inline void
  60. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  61. {
  62. return;
  63. }
  64. #endif
  65. #ifdef WIFI_MONITOR_SUPPORT
  66. #include <dp_mon.h>
  67. #endif
  68. #include "dp_ipa.h"
  69. #ifdef FEATURE_WDS
  70. #include "dp_txrx_wds.h"
  71. #endif
  72. #ifdef WLAN_SUPPORT_MSCS
  73. #include "dp_mscs.h"
  74. #endif
  75. #ifdef WLAN_SUPPORT_MESH_LATENCY
  76. #include "dp_mesh_latency.h"
  77. #endif
  78. #ifdef WLAN_SUPPORT_SCS
  79. #include "dp_scs.h"
  80. #endif
  81. #ifdef ATH_SUPPORT_IQUE
  82. #include "dp_txrx_me.h"
  83. #endif
  84. #if defined(DP_CON_MON)
  85. #ifndef REMOVE_PKT_LOG
  86. #include <pktlog_ac_api.h>
  87. #include <pktlog_ac.h>
  88. #endif
  89. #endif
  90. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  91. #include <wlan_dp_swlm.h>
  92. #endif
  93. #ifdef CONFIG_SAWF_DEF_QUEUES
  94. #include "dp_sawf.h"
  95. #endif
  96. #ifdef WLAN_FEATURE_PEER_TXQ_FLUSH_CONF
  97. #include <target_if_dp.h>
  98. #endif
  99. #ifdef WLAN_FEATURE_STATS_EXT
  100. #define INIT_RX_HW_STATS_LOCK(_soc) \
  101. qdf_spinlock_create(&(_soc)->rx_hw_stats_lock)
  102. #define DEINIT_RX_HW_STATS_LOCK(_soc) \
  103. qdf_spinlock_destroy(&(_soc)->rx_hw_stats_lock)
  104. #else
  105. #define INIT_RX_HW_STATS_LOCK(_soc) /* no op */
  106. #define DEINIT_RX_HW_STATS_LOCK(_soc) /* no op */
  107. #endif
  108. #if defined(DP_PEER_EXTENDED_API) || defined(WLAN_DP_PENDING_MEM_FLUSH)
  109. #define SET_PEER_REF_CNT_ONE(_peer) \
  110. qdf_atomic_set(&(_peer)->ref_cnt, 1)
  111. #else
  112. #define SET_PEER_REF_CNT_ONE(_peer)
  113. #endif
  114. #ifdef WLAN_SYSFS_DP_STATS
  115. /* sysfs event wait time for firmware stat request unit milliseconds */
  116. #define WLAN_SYSFS_STAT_REQ_WAIT_MS 3000
  117. #endif
  118. #ifdef QCA_DP_ENABLE_TX_COMP_RING4
  119. #define TXCOMP_RING4_NUM 3
  120. #else
  121. #define TXCOMP_RING4_NUM WBM2SW_TXCOMP_RING4_NUM
  122. #endif
  123. #ifdef QCA_DP_TX_FW_METADATA_V2
  124. #define DP_TX_TCL_METADATA_PDEV_ID_SET(_var, _val) \
  125. HTT_TX_TCL_METADATA_V2_PDEV_ID_SET(_var, _val)
  126. #else
  127. #define DP_TX_TCL_METADATA_PDEV_ID_SET(_var, _val) \
  128. HTT_TX_TCL_METADATA_PDEV_ID_SET(_var, _val)
  129. #endif
  130. QDF_COMPILE_TIME_ASSERT(max_rx_rings_check,
  131. MAX_REO_DEST_RINGS == CDP_MAX_RX_RINGS);
  132. QDF_COMPILE_TIME_ASSERT(max_tx_rings_check,
  133. MAX_TCL_DATA_RINGS == CDP_MAX_TX_COMP_RINGS);
  134. #define dp_init_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_INIT, params)
  135. #define dp_init_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_INIT, params)
  136. #define dp_init_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_INIT, params)
  137. #define dp_init_info(params...) \
  138. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_INIT, ## params)
  139. #define dp_init_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_INIT, params)
  140. #define dp_vdev_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_VDEV, params)
  141. #define dp_vdev_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_VDEV, params)
  142. #define dp_vdev_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_VDEV, params)
  143. #define dp_vdev_info(params...) \
  144. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_VDEV, ## params)
  145. #define dp_vdev_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_VDEV, params)
  146. void dp_configure_arch_ops(struct dp_soc *soc);
  147. qdf_size_t dp_get_soc_context_size(uint16_t device_id);
  148. /*
  149. * The max size of cdp_peer_stats_param_t is limited to 16 bytes.
  150. * If the buffer size is exceeding this size limit,
  151. * dp_txrx_get_peer_stats is to be used instead.
  152. */
  153. QDF_COMPILE_TIME_ASSERT(cdp_peer_stats_param_t_max_size,
  154. (sizeof(cdp_peer_stats_param_t) <= 16));
  155. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  156. /*
  157. * If WLAN_CFG_INT_NUM_CONTEXTS is changed, HIF_NUM_INT_CONTEXTS
  158. * also should be updated accordingly
  159. */
  160. QDF_COMPILE_TIME_ASSERT(num_intr_grps,
  161. HIF_NUM_INT_CONTEXTS == WLAN_CFG_INT_NUM_CONTEXTS);
  162. /*
  163. * HIF_EVENT_HIST_MAX should always be power of 2
  164. */
  165. QDF_COMPILE_TIME_ASSERT(hif_event_history_size,
  166. (HIF_EVENT_HIST_MAX & (HIF_EVENT_HIST_MAX - 1)) == 0);
  167. #endif /* WLAN_FEATURE_DP_EVENT_HISTORY */
  168. /*
  169. * If WLAN_CFG_INT_NUM_CONTEXTS is changed,
  170. * WLAN_CFG_INT_NUM_CONTEXTS_MAX should also be updated
  171. */
  172. QDF_COMPILE_TIME_ASSERT(wlan_cfg_num_int_ctxs,
  173. WLAN_CFG_INT_NUM_CONTEXTS_MAX >=
  174. WLAN_CFG_INT_NUM_CONTEXTS);
  175. static QDF_STATUS dp_sysfs_deinitialize_stats(struct dp_soc *soc_hdl);
  176. static QDF_STATUS dp_sysfs_initialize_stats(struct dp_soc *soc_hdl);
  177. static void dp_pdev_srng_deinit(struct dp_pdev *pdev);
  178. static QDF_STATUS dp_pdev_srng_init(struct dp_pdev *pdev);
  179. static void dp_pdev_srng_free(struct dp_pdev *pdev);
  180. static QDF_STATUS dp_pdev_srng_alloc(struct dp_pdev *pdev);
  181. static void dp_soc_srng_deinit(struct dp_soc *soc);
  182. static QDF_STATUS dp_soc_srng_init(struct dp_soc *soc);
  183. static void dp_soc_srng_free(struct dp_soc *soc);
  184. static QDF_STATUS dp_soc_srng_alloc(struct dp_soc *soc);
  185. static void dp_soc_cfg_init(struct dp_soc *soc);
  186. static void dp_soc_cfg_attach(struct dp_soc *soc);
  187. static inline
  188. QDF_STATUS dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  189. struct cdp_pdev_attach_params *params);
  190. static int dp_pdev_post_attach_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id);
  191. static QDF_STATUS
  192. dp_pdev_init_wifi3(struct cdp_soc_t *txrx_soc,
  193. HTC_HANDLE htc_handle,
  194. qdf_device_t qdf_osdev,
  195. uint8_t pdev_id);
  196. static QDF_STATUS
  197. dp_pdev_deinit_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id, int force);
  198. static void dp_soc_detach_wifi3(struct cdp_soc_t *txrx_soc);
  199. static void dp_soc_deinit_wifi3(struct cdp_soc_t *txrx_soc);
  200. void *dp_soc_init(struct dp_soc *soc, HTC_HANDLE htc_handle,
  201. struct hif_opaque_softc *hif_handle);
  202. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  203. static QDF_STATUS dp_pdev_detach_wifi3(struct cdp_soc_t *psoc,
  204. uint8_t pdev_id,
  205. int force);
  206. static struct dp_soc *
  207. dp_soc_attach(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  208. struct cdp_soc_attach_params *params);
  209. static inline QDF_STATUS dp_peer_create_wifi3(struct cdp_soc_t *soc_hdl,
  210. uint8_t vdev_id,
  211. uint8_t *peer_mac_addr,
  212. enum cdp_peer_type peer_type);
  213. static QDF_STATUS dp_peer_delete_wifi3(struct cdp_soc_t *soc_hdl,
  214. uint8_t vdev_id,
  215. uint8_t *peer_mac, uint32_t bitmap,
  216. enum cdp_peer_type peer_type);
  217. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle,
  218. bool unmap_only,
  219. bool mlo_peers_only);
  220. #ifdef ENABLE_VERBOSE_DEBUG
  221. bool is_dp_verbose_debug_enabled;
  222. #endif
  223. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  224. static bool dp_get_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id);
  225. static void dp_set_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  226. bool enable);
  227. static inline void
  228. dp_get_cfr_dbg_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  229. struct cdp_cfr_rcc_stats *cfr_rcc_stats);
  230. static inline void
  231. dp_clear_cfr_dbg_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id);
  232. #endif
  233. static QDF_STATUS dp_init_tx_ring_pair_by_index(struct dp_soc *soc,
  234. uint8_t index);
  235. static void dp_deinit_tx_pair_by_index(struct dp_soc *soc, int index);
  236. static void dp_free_tx_ring_pair_by_index(struct dp_soc *soc, uint8_t index);
  237. static QDF_STATUS dp_alloc_tx_ring_pair_by_index(struct dp_soc *soc,
  238. uint8_t index);
  239. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc,
  240. enum hal_ring_type ring_type,
  241. int ring_num);
  242. #ifdef DP_UMAC_HW_RESET_SUPPORT
  243. static QDF_STATUS dp_umac_reset_handle_pre_reset(struct dp_soc *soc);
  244. static QDF_STATUS dp_umac_reset_handle_post_reset(struct dp_soc *soc);
  245. static QDF_STATUS dp_umac_reset_handle_post_reset_complete(struct dp_soc *soc);
  246. #endif
  247. #define DP_INTR_POLL_TIMER_MS 5
  248. #define MON_VDEV_TIMER_INIT 0x1
  249. #define MON_VDEV_TIMER_RUNNING 0x2
  250. #define DP_MCS_LENGTH (6*MAX_MCS)
  251. #define DP_CURR_FW_STATS_AVAIL 19
  252. #define DP_HTT_DBG_EXT_STATS_MAX 256
  253. #define DP_MAX_SLEEP_TIME 100
  254. #ifndef QCA_WIFI_3_0_EMU
  255. #define SUSPEND_DRAIN_WAIT 500
  256. #else
  257. #define SUSPEND_DRAIN_WAIT 3000
  258. #endif
  259. #ifdef IPA_OFFLOAD
  260. /* Exclude IPA rings from the interrupt context */
  261. #define TX_RING_MASK_VAL 0xb
  262. #define RX_RING_MASK_VAL 0x7
  263. #else
  264. #define TX_RING_MASK_VAL 0xF
  265. #define RX_RING_MASK_VAL 0xF
  266. #endif
  267. #define STR_MAXLEN 64
  268. #define RNG_ERR "SRNG setup failed for"
  269. /**
  270. * default_dscp_tid_map - Default DSCP-TID mapping
  271. *
  272. * DSCP TID
  273. * 000000 0
  274. * 001000 1
  275. * 010000 2
  276. * 011000 3
  277. * 100000 4
  278. * 101000 5
  279. * 110000 6
  280. * 111000 7
  281. */
  282. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  283. 0, 0, 0, 0, 0, 0, 0, 0,
  284. 1, 1, 1, 1, 1, 1, 1, 1,
  285. 2, 2, 2, 2, 2, 2, 2, 2,
  286. 3, 3, 3, 3, 3, 3, 3, 3,
  287. 4, 4, 4, 4, 4, 4, 4, 4,
  288. 5, 5, 5, 5, 5, 5, 5, 5,
  289. 6, 6, 6, 6, 6, 6, 6, 6,
  290. 7, 7, 7, 7, 7, 7, 7, 7,
  291. };
  292. /**
  293. * default_pcp_tid_map - Default PCP-TID mapping
  294. *
  295. * PCP TID
  296. * 000 0
  297. * 001 1
  298. * 010 2
  299. * 011 3
  300. * 100 4
  301. * 101 5
  302. * 110 6
  303. * 111 7
  304. */
  305. static uint8_t default_pcp_tid_map[PCP_TID_MAP_MAX] = {
  306. 0, 1, 2, 3, 4, 5, 6, 7,
  307. };
  308. /**
  309. * @brief Cpu to tx ring map
  310. */
  311. uint8_t
  312. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS_MAX] = {
  313. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  314. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  315. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  316. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  317. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3},
  318. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  319. {0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1}
  320. #endif
  321. };
  322. qdf_export_symbol(dp_cpu_ring_map);
  323. /**
  324. * @brief Select the type of statistics
  325. */
  326. enum dp_stats_type {
  327. STATS_FW = 0,
  328. STATS_HOST = 1,
  329. STATS_TYPE_MAX = 2,
  330. };
  331. /**
  332. * @brief General Firmware statistics options
  333. *
  334. */
  335. enum dp_fw_stats {
  336. TXRX_FW_STATS_INVALID = -1,
  337. };
  338. /**
  339. * dp_stats_mapping_table - Firmware and Host statistics
  340. * currently supported
  341. */
  342. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  343. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  344. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  345. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  346. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  347. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  348. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  349. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  350. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  351. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  352. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  353. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  354. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  355. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  356. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  357. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  358. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  359. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  360. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  361. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  362. /* Last ENUM for HTT FW STATS */
  363. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  364. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  365. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  366. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  367. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  368. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  369. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  370. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  371. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  372. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  373. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  374. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  375. {TXRX_FW_STATS_INVALID, TXRX_NAPI_STATS},
  376. {TXRX_FW_STATS_INVALID, TXRX_SOC_INTERRUPT_STATS},
  377. {TXRX_FW_STATS_INVALID, TXRX_SOC_FSE_STATS},
  378. {TXRX_FW_STATS_INVALID, TXRX_HAL_REG_WRITE_STATS},
  379. {TXRX_FW_STATS_INVALID, TXRX_SOC_REO_HW_DESC_DUMP},
  380. {TXRX_FW_STATS_INVALID, TXRX_SOC_WBM_IDLE_HPTP_DUMP},
  381. {TXRX_FW_STATS_INVALID, TXRX_SRNG_USAGE_WM_STATS},
  382. {HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT, TXRX_HOST_STATS_INVALID},
  383. {HTT_DBG_EXT_STATS_TX_SOUNDING_INFO, TXRX_HOST_STATS_INVALID}
  384. };
  385. /* MCL specific functions */
  386. #if defined(DP_CON_MON)
  387. #ifdef DP_CON_MON_MSI_ENABLED
  388. /**
  389. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  390. * @soc: pointer to dp_soc handle
  391. * @intr_ctx_num: interrupt context number for which mon mask is needed
  392. *
  393. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  394. * This function is returning 0, since in interrupt mode(softirq based RX),
  395. * we donot want to process monitor mode rings in a softirq.
  396. *
  397. * So, in case packet log is enabled for SAP/STA/P2P modes,
  398. * regular interrupt processing will not process monitor mode rings. It would be
  399. * done in a separate timer context.
  400. *
  401. * Return: 0
  402. */
  403. static inline uint32_t
  404. dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  405. {
  406. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  407. }
  408. #else
  409. /**
  410. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  411. * @soc: pointer to dp_soc handle
  412. * @intr_ctx_num: interrupt context number for which mon mask is needed
  413. *
  414. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  415. * This function is returning 0, since in interrupt mode(softirq based RX),
  416. * we donot want to process monitor mode rings in a softirq.
  417. *
  418. * So, in case packet log is enabled for SAP/STA/P2P modes,
  419. * regular interrupt processing will not process monitor mode rings. It would be
  420. * done in a separate timer context.
  421. *
  422. * Return: 0
  423. */
  424. static inline uint32_t
  425. dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  426. {
  427. return 0;
  428. }
  429. #endif
  430. #ifdef IPA_OFFLOAD
  431. /**
  432. * dp_get_num_rx_contexts() - get number of RX contexts
  433. * @soc_hdl: cdp opaque soc handle
  434. *
  435. * Return: number of RX contexts
  436. */
  437. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  438. {
  439. int num_rx_contexts;
  440. uint32_t reo_ring_map;
  441. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  442. reo_ring_map = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  443. switch (soc->arch_id) {
  444. case CDP_ARCH_TYPE_BE:
  445. /* 2 REO rings are used for IPA */
  446. reo_ring_map &= ~(BIT(3) | BIT(7));
  447. break;
  448. case CDP_ARCH_TYPE_LI:
  449. /* 1 REO ring is used for IPA */
  450. reo_ring_map &= ~BIT(3);
  451. break;
  452. default:
  453. dp_err("unknown arch_id 0x%x", soc->arch_id);
  454. QDF_BUG(0);
  455. }
  456. /*
  457. * qdf_get_hweight32 prefer over qdf_get_hweight8 in case map is scaled
  458. * in future
  459. */
  460. num_rx_contexts = qdf_get_hweight32(reo_ring_map);
  461. return num_rx_contexts;
  462. }
  463. #else
  464. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  465. {
  466. int num_rx_contexts;
  467. uint32_t reo_config;
  468. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  469. reo_config = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  470. /*
  471. * qdf_get_hweight32 prefer over qdf_get_hweight8 in case map is scaled
  472. * in future
  473. */
  474. num_rx_contexts = qdf_get_hweight32(reo_config);
  475. return num_rx_contexts;
  476. }
  477. #endif
  478. #else
  479. /**
  480. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  481. * @soc: pointer to dp_soc handle
  482. * @intr_ctx_num: interrupt context number for which mon mask is needed
  483. *
  484. * Return: mon mask value
  485. */
  486. static inline
  487. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  488. {
  489. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  490. }
  491. /**
  492. * dp_soc_reset_mon_intr_mask() - reset mon intr mask
  493. * @soc: pointer to dp_soc handle
  494. *
  495. * Return:
  496. */
  497. void dp_soc_reset_mon_intr_mask(struct dp_soc *soc)
  498. {
  499. int i;
  500. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  501. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  502. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  503. }
  504. }
  505. qdf_export_symbol(dp_soc_reset_mon_intr_mask);
  506. /*
  507. * dp_service_lmac_rings()- timer to reap lmac rings
  508. * @arg: SoC Handle
  509. *
  510. * Return:
  511. *
  512. */
  513. static void dp_service_lmac_rings(void *arg)
  514. {
  515. struct dp_soc *soc = (struct dp_soc *)arg;
  516. int ring = 0, i;
  517. struct dp_pdev *pdev = NULL;
  518. union dp_rx_desc_list_elem_t *desc_list = NULL;
  519. union dp_rx_desc_list_elem_t *tail = NULL;
  520. /* Process LMAC interrupts */
  521. for (ring = 0 ; ring < MAX_NUM_LMAC_HW; ring++) {
  522. int mac_for_pdev = ring;
  523. struct dp_srng *rx_refill_buf_ring;
  524. pdev = dp_get_pdev_for_lmac_id(soc, mac_for_pdev);
  525. if (!pdev)
  526. continue;
  527. rx_refill_buf_ring = &soc->rx_refill_buf_ring[mac_for_pdev];
  528. dp_monitor_process(soc, NULL, mac_for_pdev,
  529. QCA_NAPI_BUDGET);
  530. for (i = 0;
  531. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  532. dp_rxdma_err_process(&soc->intr_ctx[i], soc,
  533. mac_for_pdev,
  534. QCA_NAPI_BUDGET);
  535. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF,
  536. mac_for_pdev))
  537. dp_rx_buffers_replenish(soc, mac_for_pdev,
  538. rx_refill_buf_ring,
  539. &soc->rx_desc_buf[mac_for_pdev],
  540. 0, &desc_list, &tail, false);
  541. }
  542. qdf_timer_mod(&soc->lmac_reap_timer, DP_INTR_POLL_TIMER_MS);
  543. }
  544. #endif
  545. #ifdef FEATURE_MEC
  546. void dp_peer_mec_flush_entries(struct dp_soc *soc)
  547. {
  548. unsigned int index;
  549. struct dp_mec_entry *mecentry, *mecentry_next;
  550. TAILQ_HEAD(, dp_mec_entry) free_list;
  551. TAILQ_INIT(&free_list);
  552. if (!soc->mec_hash.mask)
  553. return;
  554. if (!soc->mec_hash.bins)
  555. return;
  556. if (!qdf_atomic_read(&soc->mec_cnt))
  557. return;
  558. qdf_spin_lock_bh(&soc->mec_lock);
  559. for (index = 0; index <= soc->mec_hash.mask; index++) {
  560. if (!TAILQ_EMPTY(&soc->mec_hash.bins[index])) {
  561. TAILQ_FOREACH_SAFE(mecentry, &soc->mec_hash.bins[index],
  562. hash_list_elem, mecentry_next) {
  563. dp_peer_mec_detach_entry(soc, mecentry, &free_list);
  564. }
  565. }
  566. }
  567. qdf_spin_unlock_bh(&soc->mec_lock);
  568. dp_peer_mec_free_list(soc, &free_list);
  569. }
  570. /**
  571. * dp_print_mec_entries() - Dump MEC entries in table
  572. * @soc: Datapath soc handle
  573. *
  574. * Return: none
  575. */
  576. static void dp_print_mec_stats(struct dp_soc *soc)
  577. {
  578. int i;
  579. uint32_t index;
  580. struct dp_mec_entry *mecentry = NULL, *mec_list;
  581. uint32_t num_entries = 0;
  582. DP_PRINT_STATS("MEC Stats:");
  583. DP_PRINT_STATS(" Entries Added = %d", soc->stats.mec.added);
  584. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.mec.deleted);
  585. if (!qdf_atomic_read(&soc->mec_cnt))
  586. return;
  587. mec_list = qdf_mem_malloc(sizeof(*mecentry) * DP_PEER_MAX_MEC_ENTRY);
  588. if (!mec_list) {
  589. dp_peer_warn("%pK: failed to allocate mec_list", soc);
  590. return;
  591. }
  592. DP_PRINT_STATS("MEC Table:");
  593. for (index = 0; index <= soc->mec_hash.mask; index++) {
  594. qdf_spin_lock_bh(&soc->mec_lock);
  595. if (TAILQ_EMPTY(&soc->mec_hash.bins[index])) {
  596. qdf_spin_unlock_bh(&soc->mec_lock);
  597. continue;
  598. }
  599. TAILQ_FOREACH(mecentry, &soc->mec_hash.bins[index],
  600. hash_list_elem) {
  601. qdf_mem_copy(&mec_list[num_entries], mecentry,
  602. sizeof(*mecentry));
  603. num_entries++;
  604. }
  605. qdf_spin_unlock_bh(&soc->mec_lock);
  606. }
  607. if (!num_entries) {
  608. qdf_mem_free(mec_list);
  609. return;
  610. }
  611. for (i = 0; i < num_entries; i++) {
  612. DP_PRINT_STATS("%6d mac_addr = " QDF_MAC_ADDR_FMT
  613. " is_active = %d pdev_id = %d vdev_id = %d",
  614. i,
  615. QDF_MAC_ADDR_REF(mec_list[i].mac_addr.raw),
  616. mec_list[i].is_active,
  617. mec_list[i].pdev_id,
  618. mec_list[i].vdev_id);
  619. }
  620. qdf_mem_free(mec_list);
  621. }
  622. #else
  623. static void dp_print_mec_stats(struct dp_soc *soc)
  624. {
  625. }
  626. #endif
  627. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  628. uint8_t vdev_id,
  629. uint8_t *peer_mac,
  630. uint8_t *mac_addr,
  631. enum cdp_txrx_ast_entry_type type,
  632. uint32_t flags)
  633. {
  634. int ret = -1;
  635. QDF_STATUS status = QDF_STATUS_SUCCESS;
  636. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc_hdl,
  637. peer_mac, 0, vdev_id,
  638. DP_MOD_ID_CDP);
  639. if (!peer) {
  640. dp_peer_debug("Peer is NULL!");
  641. return ret;
  642. }
  643. status = dp_peer_add_ast((struct dp_soc *)soc_hdl,
  644. peer,
  645. mac_addr,
  646. type,
  647. flags);
  648. if ((status == QDF_STATUS_SUCCESS) ||
  649. (status == QDF_STATUS_E_ALREADY) ||
  650. (status == QDF_STATUS_E_AGAIN))
  651. ret = 0;
  652. dp_hmwds_ast_add_notify(peer, mac_addr,
  653. type, status, false);
  654. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  655. return ret;
  656. }
  657. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  658. uint8_t vdev_id,
  659. uint8_t *peer_mac,
  660. uint8_t *wds_macaddr,
  661. uint32_t flags)
  662. {
  663. int status = -1;
  664. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  665. struct dp_ast_entry *ast_entry = NULL;
  666. struct dp_peer *peer;
  667. if (soc->ast_offload_support)
  668. return status;
  669. peer = dp_peer_find_hash_find((struct dp_soc *)soc_hdl,
  670. peer_mac, 0, vdev_id,
  671. DP_MOD_ID_CDP);
  672. if (!peer) {
  673. dp_peer_debug("Peer is NULL!");
  674. return status;
  675. }
  676. qdf_spin_lock_bh(&soc->ast_lock);
  677. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  678. peer->vdev->pdev->pdev_id);
  679. if (ast_entry) {
  680. status = dp_peer_update_ast(soc,
  681. peer,
  682. ast_entry, flags);
  683. }
  684. qdf_spin_unlock_bh(&soc->ast_lock);
  685. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  686. return status;
  687. }
  688. /*
  689. * dp_peer_reset_ast_entries() - Deletes all HMWDS entries for a peer
  690. * @soc_handle: Datapath SOC handle
  691. * @peer: DP peer
  692. * @arg: callback argument
  693. *
  694. * Return: None
  695. */
  696. static void
  697. dp_peer_reset_ast_entries(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  698. {
  699. struct dp_ast_entry *ast_entry = NULL;
  700. struct dp_ast_entry *tmp_ast_entry;
  701. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, tmp_ast_entry) {
  702. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  703. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  704. dp_peer_del_ast(soc, ast_entry);
  705. }
  706. }
  707. /*
  708. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  709. * @soc_handle: Datapath SOC handle
  710. * @wds_macaddr: WDS entry MAC Address
  711. * @peer_macaddr: WDS entry MAC Address
  712. * @vdev_id: id of vdev handle
  713. * Return: QDF_STATUS
  714. */
  715. static QDF_STATUS dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  716. uint8_t *wds_macaddr,
  717. uint8_t *peer_mac_addr,
  718. uint8_t vdev_id)
  719. {
  720. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  721. struct dp_ast_entry *ast_entry = NULL;
  722. struct dp_peer *peer;
  723. struct dp_pdev *pdev;
  724. struct dp_vdev *vdev;
  725. if (soc->ast_offload_support)
  726. return QDF_STATUS_E_FAILURE;
  727. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  728. if (!vdev)
  729. return QDF_STATUS_E_FAILURE;
  730. pdev = vdev->pdev;
  731. if (peer_mac_addr) {
  732. peer = dp_peer_find_hash_find(soc, peer_mac_addr,
  733. 0, vdev->vdev_id,
  734. DP_MOD_ID_CDP);
  735. if (!peer) {
  736. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  737. return QDF_STATUS_E_FAILURE;
  738. }
  739. qdf_spin_lock_bh(&soc->ast_lock);
  740. dp_peer_reset_ast_entries(soc, peer, NULL);
  741. qdf_spin_unlock_bh(&soc->ast_lock);
  742. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  743. } else if (wds_macaddr) {
  744. qdf_spin_lock_bh(&soc->ast_lock);
  745. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  746. pdev->pdev_id);
  747. if (ast_entry) {
  748. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  749. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  750. dp_peer_del_ast(soc, ast_entry);
  751. }
  752. qdf_spin_unlock_bh(&soc->ast_lock);
  753. }
  754. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  755. return QDF_STATUS_SUCCESS;
  756. }
  757. /*
  758. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  759. * @soc: Datapath SOC handle
  760. * @vdev_id: id of vdev object
  761. *
  762. * Return: QDF_STATUS
  763. */
  764. static QDF_STATUS
  765. dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  766. uint8_t vdev_id)
  767. {
  768. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  769. if (soc->ast_offload_support)
  770. return QDF_STATUS_SUCCESS;
  771. qdf_spin_lock_bh(&soc->ast_lock);
  772. dp_soc_iterate_peer(soc, dp_peer_reset_ast_entries, NULL,
  773. DP_MOD_ID_CDP);
  774. qdf_spin_unlock_bh(&soc->ast_lock);
  775. return QDF_STATUS_SUCCESS;
  776. }
  777. /*
  778. * dp_peer_flush_ast_entries() - Delete all wds and hmwds ast entries of a peer
  779. * @soc: Datapath SOC
  780. * @peer: Datapath peer
  781. * @arg: arg to callback
  782. *
  783. * Return: None
  784. */
  785. static void
  786. dp_peer_flush_ast_entries(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  787. {
  788. struct dp_ast_entry *ase = NULL;
  789. struct dp_ast_entry *temp_ase;
  790. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  791. if ((ase->type ==
  792. CDP_TXRX_AST_TYPE_STATIC) ||
  793. (ase->type ==
  794. CDP_TXRX_AST_TYPE_SELF) ||
  795. (ase->type ==
  796. CDP_TXRX_AST_TYPE_STA_BSS))
  797. continue;
  798. dp_peer_del_ast(soc, ase);
  799. }
  800. }
  801. /*
  802. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  803. * @soc: Datapath SOC handle
  804. *
  805. * Return: None
  806. */
  807. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  808. {
  809. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  810. qdf_spin_lock_bh(&soc->ast_lock);
  811. dp_soc_iterate_peer(soc, dp_peer_flush_ast_entries, NULL,
  812. DP_MOD_ID_CDP);
  813. qdf_spin_unlock_bh(&soc->ast_lock);
  814. dp_peer_mec_flush_entries(soc);
  815. }
  816. #if defined(IPA_WDS_EASYMESH_FEATURE) && defined(FEATURE_AST)
  817. /*
  818. * dp_peer_send_wds_disconnect() - Send Disconnect event to IPA for each peer
  819. * @soc: Datapath SOC
  820. * @peer: Datapath peer
  821. *
  822. * Return: None
  823. */
  824. static void
  825. dp_peer_send_wds_disconnect(struct dp_soc *soc, struct dp_peer *peer)
  826. {
  827. struct dp_ast_entry *ase = NULL;
  828. struct dp_ast_entry *temp_ase;
  829. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  830. if (ase->type == CDP_TXRX_AST_TYPE_WDS) {
  831. soc->cdp_soc.ol_ops->peer_send_wds_disconnect(soc->ctrl_psoc,
  832. ase->mac_addr.raw,
  833. ase->vdev_id);
  834. }
  835. }
  836. }
  837. #elif defined(FEATURE_AST)
  838. static void
  839. dp_peer_send_wds_disconnect(struct dp_soc *soc, struct dp_peer *peer)
  840. {
  841. }
  842. #endif
  843. /**
  844. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  845. * and return ast entry information
  846. * of first ast entry found in the
  847. * table with given mac address
  848. *
  849. * @soc : data path soc handle
  850. * @ast_mac_addr : AST entry mac address
  851. * @ast_entry_info : ast entry information
  852. *
  853. * return : true if ast entry found with ast_mac_addr
  854. * false if ast entry not found
  855. */
  856. static bool dp_peer_get_ast_info_by_soc_wifi3
  857. (struct cdp_soc_t *soc_hdl,
  858. uint8_t *ast_mac_addr,
  859. struct cdp_ast_entry_info *ast_entry_info)
  860. {
  861. struct dp_ast_entry *ast_entry = NULL;
  862. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  863. struct dp_peer *peer = NULL;
  864. if (soc->ast_offload_support)
  865. return false;
  866. qdf_spin_lock_bh(&soc->ast_lock);
  867. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  868. if ((!ast_entry) ||
  869. (ast_entry->delete_in_progress && !ast_entry->callback)) {
  870. qdf_spin_unlock_bh(&soc->ast_lock);
  871. return false;
  872. }
  873. peer = dp_peer_get_ref_by_id(soc, ast_entry->peer_id,
  874. DP_MOD_ID_AST);
  875. if (!peer) {
  876. qdf_spin_unlock_bh(&soc->ast_lock);
  877. return false;
  878. }
  879. ast_entry_info->type = ast_entry->type;
  880. ast_entry_info->pdev_id = ast_entry->pdev_id;
  881. ast_entry_info->vdev_id = ast_entry->vdev_id;
  882. ast_entry_info->peer_id = ast_entry->peer_id;
  883. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  884. &peer->mac_addr.raw[0],
  885. QDF_MAC_ADDR_SIZE);
  886. dp_peer_unref_delete(peer, DP_MOD_ID_AST);
  887. qdf_spin_unlock_bh(&soc->ast_lock);
  888. return true;
  889. }
  890. /**
  891. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  892. * and return ast entry information
  893. * if mac address and pdev_id matches
  894. *
  895. * @soc : data path soc handle
  896. * @ast_mac_addr : AST entry mac address
  897. * @pdev_id : pdev_id
  898. * @ast_entry_info : ast entry information
  899. *
  900. * return : true if ast entry found with ast_mac_addr
  901. * false if ast entry not found
  902. */
  903. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  904. (struct cdp_soc_t *soc_hdl,
  905. uint8_t *ast_mac_addr,
  906. uint8_t pdev_id,
  907. struct cdp_ast_entry_info *ast_entry_info)
  908. {
  909. struct dp_ast_entry *ast_entry;
  910. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  911. struct dp_peer *peer = NULL;
  912. if (soc->ast_offload_support)
  913. return false;
  914. qdf_spin_lock_bh(&soc->ast_lock);
  915. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr,
  916. pdev_id);
  917. if ((!ast_entry) ||
  918. (ast_entry->delete_in_progress && !ast_entry->callback)) {
  919. qdf_spin_unlock_bh(&soc->ast_lock);
  920. return false;
  921. }
  922. peer = dp_peer_get_ref_by_id(soc, ast_entry->peer_id,
  923. DP_MOD_ID_AST);
  924. if (!peer) {
  925. qdf_spin_unlock_bh(&soc->ast_lock);
  926. return false;
  927. }
  928. ast_entry_info->type = ast_entry->type;
  929. ast_entry_info->pdev_id = ast_entry->pdev_id;
  930. ast_entry_info->vdev_id = ast_entry->vdev_id;
  931. ast_entry_info->peer_id = ast_entry->peer_id;
  932. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  933. &peer->mac_addr.raw[0],
  934. QDF_MAC_ADDR_SIZE);
  935. dp_peer_unref_delete(peer, DP_MOD_ID_AST);
  936. qdf_spin_unlock_bh(&soc->ast_lock);
  937. return true;
  938. }
  939. /**
  940. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  941. * with given mac address
  942. *
  943. * @soc : data path soc handle
  944. * @ast_mac_addr : AST entry mac address
  945. * @callback : callback function to called on ast delete response from FW
  946. * @cookie : argument to be passed to callback
  947. *
  948. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  949. * is sent
  950. * QDF_STATUS_E_INVAL false if ast entry not found
  951. */
  952. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  953. uint8_t *mac_addr,
  954. txrx_ast_free_cb callback,
  955. void *cookie)
  956. {
  957. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  958. struct dp_ast_entry *ast_entry = NULL;
  959. txrx_ast_free_cb cb = NULL;
  960. void *arg = NULL;
  961. if (soc->ast_offload_support)
  962. return -QDF_STATUS_E_INVAL;
  963. qdf_spin_lock_bh(&soc->ast_lock);
  964. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  965. if (!ast_entry) {
  966. qdf_spin_unlock_bh(&soc->ast_lock);
  967. return -QDF_STATUS_E_INVAL;
  968. }
  969. if (ast_entry->callback) {
  970. cb = ast_entry->callback;
  971. arg = ast_entry->cookie;
  972. }
  973. ast_entry->callback = callback;
  974. ast_entry->cookie = cookie;
  975. /*
  976. * if delete_in_progress is set AST delete is sent to target
  977. * and host is waiting for response should not send delete
  978. * again
  979. */
  980. if (!ast_entry->delete_in_progress)
  981. dp_peer_del_ast(soc, ast_entry);
  982. qdf_spin_unlock_bh(&soc->ast_lock);
  983. if (cb) {
  984. cb(soc->ctrl_psoc,
  985. dp_soc_to_cdp_soc(soc),
  986. arg,
  987. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  988. }
  989. return QDF_STATUS_SUCCESS;
  990. }
  991. /**
  992. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  993. * table if mac address and pdev_id matches
  994. *
  995. * @soc : data path soc handle
  996. * @ast_mac_addr : AST entry mac address
  997. * @pdev_id : pdev id
  998. * @callback : callback function to called on ast delete response from FW
  999. * @cookie : argument to be passed to callback
  1000. *
  1001. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  1002. * is sent
  1003. * QDF_STATUS_E_INVAL false if ast entry not found
  1004. */
  1005. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  1006. uint8_t *mac_addr,
  1007. uint8_t pdev_id,
  1008. txrx_ast_free_cb callback,
  1009. void *cookie)
  1010. {
  1011. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  1012. struct dp_ast_entry *ast_entry;
  1013. txrx_ast_free_cb cb = NULL;
  1014. void *arg = NULL;
  1015. if (soc->ast_offload_support)
  1016. return -QDF_STATUS_E_INVAL;
  1017. qdf_spin_lock_bh(&soc->ast_lock);
  1018. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  1019. if (!ast_entry) {
  1020. qdf_spin_unlock_bh(&soc->ast_lock);
  1021. return -QDF_STATUS_E_INVAL;
  1022. }
  1023. if (ast_entry->callback) {
  1024. cb = ast_entry->callback;
  1025. arg = ast_entry->cookie;
  1026. }
  1027. ast_entry->callback = callback;
  1028. ast_entry->cookie = cookie;
  1029. /*
  1030. * if delete_in_progress is set AST delete is sent to target
  1031. * and host is waiting for response should not sent delete
  1032. * again
  1033. */
  1034. if (!ast_entry->delete_in_progress)
  1035. dp_peer_del_ast(soc, ast_entry);
  1036. qdf_spin_unlock_bh(&soc->ast_lock);
  1037. if (cb) {
  1038. cb(soc->ctrl_psoc,
  1039. dp_soc_to_cdp_soc(soc),
  1040. arg,
  1041. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  1042. }
  1043. return QDF_STATUS_SUCCESS;
  1044. }
  1045. /**
  1046. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  1047. * @ring_num: ring num of the ring being queried
  1048. * @grp_mask: the grp_mask array for the ring type in question.
  1049. *
  1050. * The grp_mask array is indexed by group number and the bit fields correspond
  1051. * to ring numbers. We are finding which interrupt group a ring belongs to.
  1052. *
  1053. * Return: the index in the grp_mask array with the ring number.
  1054. * -QDF_STATUS_E_NOENT if no entry is found
  1055. */
  1056. static int dp_srng_find_ring_in_mask(int ring_num, uint8_t *grp_mask)
  1057. {
  1058. int ext_group_num;
  1059. uint8_t mask = 1 << ring_num;
  1060. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  1061. ext_group_num++) {
  1062. if (mask & grp_mask[ext_group_num])
  1063. return ext_group_num;
  1064. }
  1065. return -QDF_STATUS_E_NOENT;
  1066. }
  1067. /**
  1068. * dp_is_msi_group_number_invalid() - check msi_group_number valid or not
  1069. * @soc: dp_soc
  1070. * @msi_group_number: MSI group number.
  1071. * @msi_data_count: MSI data count.
  1072. *
  1073. * Return: true if msi_group_number is invalid.
  1074. */
  1075. static bool dp_is_msi_group_number_invalid(struct dp_soc *soc,
  1076. int msi_group_number,
  1077. int msi_data_count)
  1078. {
  1079. if (soc && soc->osdev && soc->osdev->dev &&
  1080. pld_is_one_msi(soc->osdev->dev))
  1081. return false;
  1082. return msi_group_number > msi_data_count;
  1083. }
  1084. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  1085. /**
  1086. * dp_is_reo_ring_num_in_nf_grp1() - Check if the current reo ring is part of
  1087. * rx_near_full_grp1 mask
  1088. * @soc: Datapath SoC Handle
  1089. * @ring_num: REO ring number
  1090. *
  1091. * Return: 1 if the ring_num belongs to reo_nf_grp1,
  1092. * 0, otherwise.
  1093. */
  1094. static inline int
  1095. dp_is_reo_ring_num_in_nf_grp1(struct dp_soc *soc, int ring_num)
  1096. {
  1097. return (WLAN_CFG_RX_NEAR_FULL_IRQ_MASK_1 & (1 << ring_num));
  1098. }
  1099. /**
  1100. * dp_is_reo_ring_num_in_nf_grp2() - Check if the current reo ring is part of
  1101. * rx_near_full_grp2 mask
  1102. * @soc: Datapath SoC Handle
  1103. * @ring_num: REO ring number
  1104. *
  1105. * Return: 1 if the ring_num belongs to reo_nf_grp2,
  1106. * 0, otherwise.
  1107. */
  1108. static inline int
  1109. dp_is_reo_ring_num_in_nf_grp2(struct dp_soc *soc, int ring_num)
  1110. {
  1111. return (WLAN_CFG_RX_NEAR_FULL_IRQ_MASK_2 & (1 << ring_num));
  1112. }
  1113. /**
  1114. * dp_srng_get_near_full_irq_mask() - Get near-full irq mask for a particular
  1115. * ring type and number
  1116. * @soc: Datapath SoC handle
  1117. * @ring_type: SRNG type
  1118. * @ring_num: ring num
  1119. *
  1120. * Return: near ful irq mask pointer
  1121. */
  1122. static inline
  1123. uint8_t *dp_srng_get_near_full_irq_mask(struct dp_soc *soc,
  1124. enum hal_ring_type ring_type,
  1125. int ring_num)
  1126. {
  1127. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  1128. uint8_t wbm2_sw_rx_rel_ring_id;
  1129. uint8_t *nf_irq_mask = NULL;
  1130. switch (ring_type) {
  1131. case WBM2SW_RELEASE:
  1132. wbm2_sw_rx_rel_ring_id =
  1133. wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  1134. if (ring_num != wbm2_sw_rx_rel_ring_id) {
  1135. nf_irq_mask = &soc->wlan_cfg_ctx->
  1136. int_tx_ring_near_full_irq_mask[0];
  1137. }
  1138. break;
  1139. case REO_DST:
  1140. if (dp_is_reo_ring_num_in_nf_grp1(soc, ring_num))
  1141. nf_irq_mask =
  1142. &soc->wlan_cfg_ctx->int_rx_ring_near_full_irq_1_mask[0];
  1143. else if (dp_is_reo_ring_num_in_nf_grp2(soc, ring_num))
  1144. nf_irq_mask =
  1145. &soc->wlan_cfg_ctx->int_rx_ring_near_full_irq_2_mask[0];
  1146. else
  1147. qdf_assert(0);
  1148. break;
  1149. default:
  1150. break;
  1151. }
  1152. return nf_irq_mask;
  1153. }
  1154. /**
  1155. * dp_srng_set_msi2_ring_params() - Set the msi2 addr/data in the ring params
  1156. * @soc: Datapath SoC handle
  1157. * @ring_params: srng params handle
  1158. * @msi2_addr: MSI2 addr to be set for the SRNG
  1159. * @msi2_data: MSI2 data to be set for the SRNG
  1160. *
  1161. * Return: None
  1162. */
  1163. static inline
  1164. void dp_srng_set_msi2_ring_params(struct dp_soc *soc,
  1165. struct hal_srng_params *ring_params,
  1166. qdf_dma_addr_t msi2_addr,
  1167. uint32_t msi2_data)
  1168. {
  1169. ring_params->msi2_addr = msi2_addr;
  1170. ring_params->msi2_data = msi2_data;
  1171. }
  1172. /**
  1173. * dp_srng_msi2_setup() - Setup MSI2 details for near full IRQ of an SRNG
  1174. * @soc: Datapath SoC handle
  1175. * @ring_params: ring_params for SRNG
  1176. * @ring_type: SENG type
  1177. * @ring_num: ring number for the SRNG
  1178. * @nf_msi_grp_num: near full msi group number
  1179. *
  1180. * Return: None
  1181. */
  1182. static inline void
  1183. dp_srng_msi2_setup(struct dp_soc *soc,
  1184. struct hal_srng_params *ring_params,
  1185. int ring_type, int ring_num, int nf_msi_grp_num)
  1186. {
  1187. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  1188. int msi_data_count, ret;
  1189. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1190. &msi_data_count, &msi_data_start,
  1191. &msi_irq_start);
  1192. if (ret)
  1193. return;
  1194. if (nf_msi_grp_num < 0) {
  1195. dp_init_info("%pK: ring near full IRQ not part of an ext_group; ring_type: %d,ring_num %d",
  1196. soc, ring_type, ring_num);
  1197. ring_params->msi2_addr = 0;
  1198. ring_params->msi2_data = 0;
  1199. return;
  1200. }
  1201. if (dp_is_msi_group_number_invalid(soc, nf_msi_grp_num,
  1202. msi_data_count)) {
  1203. dp_init_warn("%pK: 2 msi_groups will share an msi for near full IRQ; msi_group_num %d",
  1204. soc, nf_msi_grp_num);
  1205. QDF_ASSERT(0);
  1206. }
  1207. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  1208. ring_params->nf_irq_support = 1;
  1209. ring_params->msi2_addr = addr_low;
  1210. ring_params->msi2_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  1211. ring_params->msi2_data = (nf_msi_grp_num % msi_data_count)
  1212. + msi_data_start;
  1213. ring_params->flags |= HAL_SRNG_MSI_INTR;
  1214. }
  1215. /* Percentage of ring entries considered as nearly full */
  1216. #define DP_NF_HIGH_THRESH_PERCENTAGE 75
  1217. /* Percentage of ring entries considered as critically full */
  1218. #define DP_NF_CRIT_THRESH_PERCENTAGE 90
  1219. /* Percentage of ring entries considered as safe threshold */
  1220. #define DP_NF_SAFE_THRESH_PERCENTAGE 50
  1221. /**
  1222. * dp_srng_configure_nf_interrupt_thresholds() - Configure the thresholds for
  1223. * near full irq
  1224. * @soc: Datapath SoC handle
  1225. * @ring_params: ring params for SRNG
  1226. * @ring_type: ring type
  1227. */
  1228. static inline void
  1229. dp_srng_configure_nf_interrupt_thresholds(struct dp_soc *soc,
  1230. struct hal_srng_params *ring_params,
  1231. int ring_type)
  1232. {
  1233. if (ring_params->nf_irq_support) {
  1234. ring_params->high_thresh = (ring_params->num_entries *
  1235. DP_NF_HIGH_THRESH_PERCENTAGE) / 100;
  1236. ring_params->crit_thresh = (ring_params->num_entries *
  1237. DP_NF_CRIT_THRESH_PERCENTAGE) / 100;
  1238. ring_params->safe_thresh = (ring_params->num_entries *
  1239. DP_NF_SAFE_THRESH_PERCENTAGE) /100;
  1240. }
  1241. }
  1242. /**
  1243. * dp_srng_set_nf_thresholds() - Set the near full thresholds to srng data
  1244. * structure from the ring params
  1245. * @soc: Datapath SoC handle
  1246. * @srng: SRNG handle
  1247. * @ring_params: ring params for a SRNG
  1248. *
  1249. * Return: None
  1250. */
  1251. static inline void
  1252. dp_srng_set_nf_thresholds(struct dp_soc *soc, struct dp_srng *srng,
  1253. struct hal_srng_params *ring_params)
  1254. {
  1255. srng->crit_thresh = ring_params->crit_thresh;
  1256. srng->safe_thresh = ring_params->safe_thresh;
  1257. }
  1258. #else
  1259. static inline
  1260. uint8_t *dp_srng_get_near_full_irq_mask(struct dp_soc *soc,
  1261. enum hal_ring_type ring_type,
  1262. int ring_num)
  1263. {
  1264. return NULL;
  1265. }
  1266. static inline
  1267. void dp_srng_set_msi2_ring_params(struct dp_soc *soc,
  1268. struct hal_srng_params *ring_params,
  1269. qdf_dma_addr_t msi2_addr,
  1270. uint32_t msi2_data)
  1271. {
  1272. }
  1273. static inline void
  1274. dp_srng_msi2_setup(struct dp_soc *soc,
  1275. struct hal_srng_params *ring_params,
  1276. int ring_type, int ring_num, int nf_msi_grp_num)
  1277. {
  1278. }
  1279. static inline void
  1280. dp_srng_configure_nf_interrupt_thresholds(struct dp_soc *soc,
  1281. struct hal_srng_params *ring_params,
  1282. int ring_type)
  1283. {
  1284. }
  1285. static inline void
  1286. dp_srng_set_nf_thresholds(struct dp_soc *soc, struct dp_srng *srng,
  1287. struct hal_srng_params *ring_params)
  1288. {
  1289. }
  1290. #endif
  1291. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  1292. enum hal_ring_type ring_type,
  1293. int ring_num,
  1294. int *reg_msi_grp_num,
  1295. bool nf_irq_support,
  1296. int *nf_msi_grp_num)
  1297. {
  1298. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  1299. uint8_t *grp_mask, *nf_irq_mask = NULL;
  1300. bool nf_irq_enabled = false;
  1301. uint8_t wbm2_sw_rx_rel_ring_id;
  1302. switch (ring_type) {
  1303. case WBM2SW_RELEASE:
  1304. wbm2_sw_rx_rel_ring_id =
  1305. wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  1306. if (ring_num == wbm2_sw_rx_rel_ring_id) {
  1307. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  1308. grp_mask = &cfg_ctx->int_rx_wbm_rel_ring_mask[0];
  1309. ring_num = 0;
  1310. } else if (ring_num == WBM2_SW_PPE_REL_RING_ID) {
  1311. grp_mask = &cfg_ctx->int_ppeds_wbm_release_ring_mask[0];
  1312. ring_num = 0;
  1313. } else { /* dp_tx_comp_handler - soc->tx_comp_ring */
  1314. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1315. nf_irq_mask = dp_srng_get_near_full_irq_mask(soc,
  1316. ring_type,
  1317. ring_num);
  1318. if (nf_irq_mask)
  1319. nf_irq_enabled = true;
  1320. /*
  1321. * Using ring 4 as 4th tx completion ring since ring 3
  1322. * is Rx error ring
  1323. */
  1324. if (ring_num == WBM2SW_TXCOMP_RING4_NUM)
  1325. ring_num = TXCOMP_RING4_NUM;
  1326. }
  1327. break;
  1328. case REO_EXCEPTION:
  1329. /* dp_rx_err_process - &soc->reo_exception_ring */
  1330. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  1331. break;
  1332. case REO_DST:
  1333. /* dp_rx_process - soc->reo_dest_ring */
  1334. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1335. nf_irq_mask = dp_srng_get_near_full_irq_mask(soc, ring_type,
  1336. ring_num);
  1337. if (nf_irq_mask)
  1338. nf_irq_enabled = true;
  1339. break;
  1340. case REO_STATUS:
  1341. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  1342. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  1343. break;
  1344. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  1345. case RXDMA_MONITOR_STATUS:
  1346. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  1347. case RXDMA_MONITOR_DST:
  1348. /* dp_mon_process */
  1349. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  1350. break;
  1351. case TX_MONITOR_DST:
  1352. /* dp_tx_mon_process */
  1353. grp_mask = &soc->wlan_cfg_ctx->int_tx_mon_ring_mask[0];
  1354. break;
  1355. case RXDMA_DST:
  1356. /* dp_rxdma_err_process */
  1357. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  1358. break;
  1359. case RXDMA_BUF:
  1360. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1361. break;
  1362. case RXDMA_MONITOR_BUF:
  1363. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_mon_ring_mask[0];
  1364. break;
  1365. case TX_MONITOR_BUF:
  1366. grp_mask = &soc->wlan_cfg_ctx->int_host2txmon_ring_mask[0];
  1367. break;
  1368. case REO2PPE:
  1369. grp_mask = &soc->wlan_cfg_ctx->int_reo2ppe_ring_mask[0];
  1370. break;
  1371. case PPE2TCL:
  1372. grp_mask = &soc->wlan_cfg_ctx->int_ppe2tcl_ring_mask[0];
  1373. break;
  1374. case TCL_DATA:
  1375. /* CMD_CREDIT_RING is used as command in 8074 and credit in 9000 */
  1376. case TCL_CMD_CREDIT:
  1377. case REO_CMD:
  1378. case SW2WBM_RELEASE:
  1379. case WBM_IDLE_LINK:
  1380. /* normally empty SW_TO_HW rings */
  1381. return -QDF_STATUS_E_NOENT;
  1382. break;
  1383. case TCL_STATUS:
  1384. case REO_REINJECT:
  1385. /* misc unused rings */
  1386. return -QDF_STATUS_E_NOENT;
  1387. break;
  1388. case CE_SRC:
  1389. case CE_DST:
  1390. case CE_DST_STATUS:
  1391. /* CE_rings - currently handled by hif */
  1392. default:
  1393. return -QDF_STATUS_E_NOENT;
  1394. break;
  1395. }
  1396. *reg_msi_grp_num = dp_srng_find_ring_in_mask(ring_num, grp_mask);
  1397. if (nf_irq_support && nf_irq_enabled) {
  1398. *nf_msi_grp_num = dp_srng_find_ring_in_mask(ring_num,
  1399. nf_irq_mask);
  1400. }
  1401. return QDF_STATUS_SUCCESS;
  1402. }
  1403. /*
  1404. * dp_get_num_msi_available()- API to get number of MSIs available
  1405. * @dp_soc: DP soc Handle
  1406. * @interrupt_mode: Mode of interrupts
  1407. *
  1408. * Return: Number of MSIs available or 0 in case of integrated
  1409. */
  1410. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  1411. static int dp_get_num_msi_available(struct dp_soc *soc, int interrupt_mode)
  1412. {
  1413. return 0;
  1414. }
  1415. #else
  1416. /*
  1417. * dp_get_num_msi_available()- API to get number of MSIs available
  1418. * @dp_soc: DP soc Handle
  1419. * @interrupt_mode: Mode of interrupts
  1420. *
  1421. * Return: Number of MSIs available or 0 in case of integrated
  1422. */
  1423. static int dp_get_num_msi_available(struct dp_soc *soc, int interrupt_mode)
  1424. {
  1425. int msi_data_count;
  1426. int msi_data_start;
  1427. int msi_irq_start;
  1428. int ret;
  1429. if (interrupt_mode == DP_INTR_INTEGRATED) {
  1430. return 0;
  1431. } else if (interrupt_mode == DP_INTR_MSI || interrupt_mode ==
  1432. DP_INTR_POLL) {
  1433. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1434. &msi_data_count,
  1435. &msi_data_start,
  1436. &msi_irq_start);
  1437. if (ret) {
  1438. qdf_err("Unable to get DP MSI assignment %d",
  1439. interrupt_mode);
  1440. return -EINVAL;
  1441. }
  1442. return msi_data_count;
  1443. }
  1444. qdf_err("Interrupt mode invalid %d", interrupt_mode);
  1445. return -EINVAL;
  1446. }
  1447. #endif
  1448. static void dp_srng_msi_setup(struct dp_soc *soc, struct dp_srng *srng,
  1449. struct hal_srng_params *ring_params,
  1450. int ring_type, int ring_num)
  1451. {
  1452. int reg_msi_grp_num;
  1453. /*
  1454. * nf_msi_grp_num needs to be initialized with negative value,
  1455. * to avoid configuring near-full msi for WBM2SW3 ring
  1456. */
  1457. int nf_msi_grp_num = -1;
  1458. int msi_data_count;
  1459. int ret;
  1460. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  1461. bool nf_irq_support;
  1462. int vector;
  1463. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1464. &msi_data_count, &msi_data_start,
  1465. &msi_irq_start);
  1466. if (ret)
  1467. return;
  1468. nf_irq_support = hal_srng_is_near_full_irq_supported(soc->hal_soc,
  1469. ring_type,
  1470. ring_num);
  1471. ret = dp_srng_calculate_msi_group(soc, ring_type, ring_num,
  1472. &reg_msi_grp_num,
  1473. nf_irq_support,
  1474. &nf_msi_grp_num);
  1475. if (ret < 0) {
  1476. dp_init_info("%pK: ring not part of an ext_group; ring_type: %d,ring_num %d",
  1477. soc, ring_type, ring_num);
  1478. ring_params->msi_addr = 0;
  1479. ring_params->msi_data = 0;
  1480. dp_srng_set_msi2_ring_params(soc, ring_params, 0, 0);
  1481. return;
  1482. }
  1483. if (reg_msi_grp_num < 0) {
  1484. dp_init_info("%pK: ring not part of an ext_group; ring_type: %d,ring_num %d",
  1485. soc, ring_type, ring_num);
  1486. ring_params->msi_addr = 0;
  1487. ring_params->msi_data = 0;
  1488. goto configure_msi2;
  1489. }
  1490. if (dp_is_msi_group_number_invalid(soc, reg_msi_grp_num,
  1491. msi_data_count)) {
  1492. dp_init_warn("%pK: 2 msi_groups will share an msi; msi_group_num %d",
  1493. soc, reg_msi_grp_num);
  1494. QDF_ASSERT(0);
  1495. }
  1496. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  1497. ring_params->msi_addr = addr_low;
  1498. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  1499. ring_params->msi_data = (reg_msi_grp_num % msi_data_count)
  1500. + msi_data_start;
  1501. ring_params->flags |= HAL_SRNG_MSI_INTR;
  1502. dp_debug("ring type %u ring_num %u msi->data %u msi_addr %llx",
  1503. ring_type, ring_num, ring_params->msi_data,
  1504. (uint64_t)ring_params->msi_addr);
  1505. vector = msi_irq_start + (reg_msi_grp_num % msi_data_count);
  1506. if (soc->arch_ops.dp_register_ppeds_interrupts)
  1507. if (soc->arch_ops.dp_register_ppeds_interrupts(soc, srng,
  1508. vector,
  1509. ring_type,
  1510. ring_num))
  1511. return;
  1512. configure_msi2:
  1513. if (!nf_irq_support) {
  1514. dp_srng_set_msi2_ring_params(soc, ring_params, 0, 0);
  1515. return;
  1516. }
  1517. dp_srng_msi2_setup(soc, ring_params, ring_type, ring_num,
  1518. nf_msi_grp_num);
  1519. }
  1520. #ifdef FEATURE_AST
  1521. /**
  1522. * dp_print_mlo_ast_stats() - Print AST stats for MLO peers
  1523. *
  1524. * @soc : core DP soc context
  1525. *
  1526. * Return: void
  1527. */
  1528. static void dp_print_mlo_ast_stats(struct dp_soc *soc)
  1529. {
  1530. if (soc->arch_ops.print_mlo_ast_stats)
  1531. soc->arch_ops.print_mlo_ast_stats(soc);
  1532. }
  1533. /**
  1534. * dp_print_peer_ast_entries() - Dump AST entries of peer
  1535. * @soc: Datapath soc handle
  1536. * @peer: Datapath peer
  1537. * @arg: argument to iterate function
  1538. *
  1539. * return void
  1540. */
  1541. void
  1542. dp_print_peer_ast_entries(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  1543. {
  1544. struct dp_ast_entry *ase, *tmp_ase;
  1545. uint32_t num_entries = 0;
  1546. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  1547. "NONE", "STATIC", "SELF", "WDS", "HMWDS", "BSS",
  1548. "DA", "HMWDS_SEC", "MLD"};
  1549. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  1550. DP_PRINT_STATS("%6d mac_addr = "QDF_MAC_ADDR_FMT
  1551. " peer_mac_addr = "QDF_MAC_ADDR_FMT
  1552. " peer_id = %u"
  1553. " type = %s"
  1554. " next_hop = %d"
  1555. " is_active = %d"
  1556. " ast_idx = %d"
  1557. " ast_hash = %d"
  1558. " delete_in_progress = %d"
  1559. " pdev_id = %d"
  1560. " vdev_id = %d",
  1561. ++num_entries,
  1562. QDF_MAC_ADDR_REF(ase->mac_addr.raw),
  1563. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  1564. ase->peer_id,
  1565. type[ase->type],
  1566. ase->next_hop,
  1567. ase->is_active,
  1568. ase->ast_idx,
  1569. ase->ast_hash_value,
  1570. ase->delete_in_progress,
  1571. ase->pdev_id,
  1572. ase->vdev_id);
  1573. }
  1574. }
  1575. /**
  1576. * dp_print_ast_stats() - Dump AST table contents
  1577. * @soc: Datapath soc handle
  1578. *
  1579. * return void
  1580. */
  1581. void dp_print_ast_stats(struct dp_soc *soc)
  1582. {
  1583. DP_PRINT_STATS("AST Stats:");
  1584. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  1585. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  1586. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  1587. DP_PRINT_STATS(" Entries MAP ERR = %d", soc->stats.ast.map_err);
  1588. DP_PRINT_STATS(" Entries Mismatch ERR = %d",
  1589. soc->stats.ast.ast_mismatch);
  1590. DP_PRINT_STATS("AST Table:");
  1591. qdf_spin_lock_bh(&soc->ast_lock);
  1592. dp_soc_iterate_peer(soc, dp_print_peer_ast_entries, NULL,
  1593. DP_MOD_ID_GENERIC_STATS);
  1594. qdf_spin_unlock_bh(&soc->ast_lock);
  1595. dp_print_mlo_ast_stats(soc);
  1596. }
  1597. #else
  1598. void dp_print_ast_stats(struct dp_soc *soc)
  1599. {
  1600. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  1601. return;
  1602. }
  1603. #endif
  1604. /**
  1605. * dp_print_peer_info() - Dump peer info
  1606. * @soc: Datapath soc handle
  1607. * @peer: Datapath peer handle
  1608. * @arg: argument to iter function
  1609. *
  1610. * return void
  1611. */
  1612. static void
  1613. dp_print_peer_info(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  1614. {
  1615. struct dp_txrx_peer *txrx_peer = NULL;
  1616. txrx_peer = dp_get_txrx_peer(peer);
  1617. if (!txrx_peer)
  1618. return;
  1619. DP_PRINT_STATS(" peer id = %d"
  1620. " peer_mac_addr = "QDF_MAC_ADDR_FMT
  1621. " nawds_enabled = %d"
  1622. " bss_peer = %d"
  1623. " wds_enabled = %d"
  1624. " tx_cap_enabled = %d"
  1625. " rx_cap_enabled = %d",
  1626. peer->peer_id,
  1627. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  1628. txrx_peer->nawds_enabled,
  1629. txrx_peer->bss_peer,
  1630. txrx_peer->wds_enabled,
  1631. dp_monitor_is_tx_cap_enabled(peer),
  1632. dp_monitor_is_rx_cap_enabled(peer));
  1633. }
  1634. /**
  1635. * dp_print_peer_table() - Dump all Peer stats
  1636. * @vdev: Datapath Vdev handle
  1637. *
  1638. * return void
  1639. */
  1640. static void dp_print_peer_table(struct dp_vdev *vdev)
  1641. {
  1642. DP_PRINT_STATS("Dumping Peer Table Stats:");
  1643. dp_vdev_iterate_peer(vdev, dp_print_peer_info, NULL,
  1644. DP_MOD_ID_GENERIC_STATS);
  1645. }
  1646. #ifdef WLAN_DP_PER_RING_TYPE_CONFIG
  1647. /**
  1648. * dp_srng_configure_interrupt_thresholds() - Retrieve interrupt
  1649. * threshold values from the wlan_srng_cfg table for each ring type
  1650. * @soc: device handle
  1651. * @ring_params: per ring specific parameters
  1652. * @ring_type: Ring type
  1653. * @ring_num: Ring number for a given ring type
  1654. *
  1655. * Fill the ring params with the interrupt threshold
  1656. * configuration parameters available in the per ring type wlan_srng_cfg
  1657. * table.
  1658. *
  1659. * Return: None
  1660. */
  1661. static void
  1662. dp_srng_configure_interrupt_thresholds(struct dp_soc *soc,
  1663. struct hal_srng_params *ring_params,
  1664. int ring_type, int ring_num,
  1665. int num_entries)
  1666. {
  1667. uint8_t wbm2_sw_rx_rel_ring_id;
  1668. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc->wlan_cfg_ctx);
  1669. if (ring_type == REO_DST) {
  1670. ring_params->intr_timer_thres_us =
  1671. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1672. ring_params->intr_batch_cntr_thres_entries =
  1673. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1674. } else if (ring_type == WBM2SW_RELEASE &&
  1675. (ring_num == wbm2_sw_rx_rel_ring_id)) {
  1676. ring_params->intr_timer_thres_us =
  1677. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1678. ring_params->intr_batch_cntr_thres_entries =
  1679. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1680. } else {
  1681. ring_params->intr_timer_thres_us =
  1682. soc->wlan_srng_cfg[ring_type].timer_threshold;
  1683. ring_params->intr_batch_cntr_thres_entries =
  1684. soc->wlan_srng_cfg[ring_type].batch_count_threshold;
  1685. }
  1686. ring_params->low_threshold =
  1687. soc->wlan_srng_cfg[ring_type].low_threshold;
  1688. if (ring_params->low_threshold)
  1689. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1690. dp_srng_configure_nf_interrupt_thresholds(soc, ring_params, ring_type);
  1691. }
  1692. #else
  1693. static void
  1694. dp_srng_configure_interrupt_thresholds(struct dp_soc *soc,
  1695. struct hal_srng_params *ring_params,
  1696. int ring_type, int ring_num,
  1697. int num_entries)
  1698. {
  1699. uint8_t wbm2_sw_rx_rel_ring_id;
  1700. bool rx_refill_lt_disable;
  1701. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc->wlan_cfg_ctx);
  1702. if (ring_type == REO_DST || ring_type == REO2PPE) {
  1703. ring_params->intr_timer_thres_us =
  1704. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1705. ring_params->intr_batch_cntr_thres_entries =
  1706. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1707. } else if (ring_type == WBM2SW_RELEASE &&
  1708. (ring_num < wbm2_sw_rx_rel_ring_id ||
  1709. ring_num == WBM2SW_TXCOMP_RING4_NUM ||
  1710. ring_num == WBM2_SW_PPE_REL_RING_ID)) {
  1711. ring_params->intr_timer_thres_us =
  1712. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1713. ring_params->intr_batch_cntr_thres_entries =
  1714. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1715. } else if (ring_type == RXDMA_BUF) {
  1716. rx_refill_lt_disable =
  1717. wlan_cfg_get_dp_soc_rxdma_refill_lt_disable
  1718. (soc->wlan_cfg_ctx);
  1719. ring_params->intr_timer_thres_us =
  1720. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1721. if (!rx_refill_lt_disable) {
  1722. ring_params->low_threshold = num_entries >> 3;
  1723. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1724. ring_params->intr_batch_cntr_thres_entries = 0;
  1725. }
  1726. } else {
  1727. ring_params->intr_timer_thres_us =
  1728. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1729. ring_params->intr_batch_cntr_thres_entries =
  1730. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1731. }
  1732. /* These rings donot require interrupt to host. Make them zero */
  1733. switch (ring_type) {
  1734. case REO_REINJECT:
  1735. case REO_CMD:
  1736. case TCL_DATA:
  1737. case TCL_CMD_CREDIT:
  1738. case TCL_STATUS:
  1739. case WBM_IDLE_LINK:
  1740. case SW2WBM_RELEASE:
  1741. case SW2RXDMA_NEW:
  1742. ring_params->intr_timer_thres_us = 0;
  1743. ring_params->intr_batch_cntr_thres_entries = 0;
  1744. break;
  1745. case PPE2TCL:
  1746. ring_params->intr_timer_thres_us =
  1747. wlan_cfg_get_int_timer_threshold_ppe2tcl(soc->wlan_cfg_ctx);
  1748. ring_params->intr_batch_cntr_thres_entries =
  1749. wlan_cfg_get_int_batch_threshold_ppe2tcl(soc->wlan_cfg_ctx);
  1750. break;
  1751. }
  1752. /* Enable low threshold interrupts for rx buffer rings (regular and
  1753. * monitor buffer rings.
  1754. * TODO: See if this is required for any other ring
  1755. */
  1756. if ((ring_type == RXDMA_MONITOR_BUF) ||
  1757. (ring_type == RXDMA_MONITOR_STATUS ||
  1758. (ring_type == TX_MONITOR_BUF))) {
  1759. /* TODO: Setting low threshold to 1/8th of ring size
  1760. * see if this needs to be configurable
  1761. */
  1762. ring_params->low_threshold = num_entries >> 3;
  1763. ring_params->intr_timer_thres_us =
  1764. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1765. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1766. ring_params->intr_batch_cntr_thres_entries = 0;
  1767. }
  1768. /* During initialisation monitor rings are only filled with
  1769. * MON_BUF_MIN_ENTRIES entries. So low threshold needs to be set to
  1770. * a value less than that. Low threshold value is reconfigured again
  1771. * to 1/8th of the ring size when monitor vap is created.
  1772. */
  1773. if (ring_type == RXDMA_MONITOR_BUF)
  1774. ring_params->low_threshold = MON_BUF_MIN_ENTRIES >> 1;
  1775. /* In case of PCI chipsets, we dont have PPDU end interrupts,
  1776. * so MONITOR STATUS ring is reaped by receiving MSI from srng.
  1777. * Keep batch threshold as 8 so that interrupt is received for
  1778. * every 4 packets in MONITOR_STATUS ring
  1779. */
  1780. if ((ring_type == RXDMA_MONITOR_STATUS) &&
  1781. (soc->intr_mode == DP_INTR_MSI))
  1782. ring_params->intr_batch_cntr_thres_entries = 4;
  1783. }
  1784. #endif
  1785. #ifdef DP_MEM_PRE_ALLOC
  1786. void *dp_context_alloc_mem(struct dp_soc *soc, enum dp_ctxt_type ctxt_type,
  1787. size_t ctxt_size)
  1788. {
  1789. void *ctxt_mem;
  1790. if (!soc->cdp_soc.ol_ops->dp_prealloc_get_context) {
  1791. dp_warn("dp_prealloc_get_context null!");
  1792. goto dynamic_alloc;
  1793. }
  1794. ctxt_mem = soc->cdp_soc.ol_ops->dp_prealloc_get_context(ctxt_type,
  1795. ctxt_size);
  1796. if (ctxt_mem)
  1797. goto end;
  1798. dynamic_alloc:
  1799. dp_info("switch to dynamic-alloc for type %d, size %zu",
  1800. ctxt_type, ctxt_size);
  1801. ctxt_mem = qdf_mem_malloc(ctxt_size);
  1802. end:
  1803. return ctxt_mem;
  1804. }
  1805. void dp_context_free_mem(struct dp_soc *soc, enum dp_ctxt_type ctxt_type,
  1806. void *vaddr)
  1807. {
  1808. QDF_STATUS status;
  1809. if (soc->cdp_soc.ol_ops->dp_prealloc_put_context) {
  1810. status = soc->cdp_soc.ol_ops->dp_prealloc_put_context(
  1811. ctxt_type,
  1812. vaddr);
  1813. } else {
  1814. dp_warn("dp_prealloc_put_context null!");
  1815. status = QDF_STATUS_E_NOSUPPORT;
  1816. }
  1817. if (QDF_IS_STATUS_ERROR(status)) {
  1818. dp_info("Context type %d not pre-allocated", ctxt_type);
  1819. qdf_mem_free(vaddr);
  1820. }
  1821. }
  1822. static inline
  1823. void *dp_srng_aligned_mem_alloc_consistent(struct dp_soc *soc,
  1824. struct dp_srng *srng,
  1825. uint32_t ring_type)
  1826. {
  1827. void *mem;
  1828. qdf_assert(!srng->is_mem_prealloc);
  1829. if (!soc->cdp_soc.ol_ops->dp_prealloc_get_consistent) {
  1830. dp_warn("dp_prealloc_get_consistent is null!");
  1831. goto qdf;
  1832. }
  1833. mem =
  1834. soc->cdp_soc.ol_ops->dp_prealloc_get_consistent
  1835. (&srng->alloc_size,
  1836. &srng->base_vaddr_unaligned,
  1837. &srng->base_paddr_unaligned,
  1838. &srng->base_paddr_aligned,
  1839. DP_RING_BASE_ALIGN, ring_type);
  1840. if (mem) {
  1841. srng->is_mem_prealloc = true;
  1842. goto end;
  1843. }
  1844. qdf:
  1845. mem = qdf_aligned_mem_alloc_consistent(soc->osdev, &srng->alloc_size,
  1846. &srng->base_vaddr_unaligned,
  1847. &srng->base_paddr_unaligned,
  1848. &srng->base_paddr_aligned,
  1849. DP_RING_BASE_ALIGN);
  1850. end:
  1851. dp_info("%s memory %pK dp_srng %pK ring_type %d alloc_size %d num_entries %d",
  1852. srng->is_mem_prealloc ? "pre-alloc" : "dynamic-alloc", mem,
  1853. srng, ring_type, srng->alloc_size, srng->num_entries);
  1854. return mem;
  1855. }
  1856. static inline void dp_srng_mem_free_consistent(struct dp_soc *soc,
  1857. struct dp_srng *srng)
  1858. {
  1859. if (srng->is_mem_prealloc) {
  1860. if (!soc->cdp_soc.ol_ops->dp_prealloc_put_consistent) {
  1861. dp_warn("dp_prealloc_put_consistent is null!");
  1862. QDF_BUG(0);
  1863. return;
  1864. }
  1865. soc->cdp_soc.ol_ops->dp_prealloc_put_consistent
  1866. (srng->alloc_size,
  1867. srng->base_vaddr_unaligned,
  1868. srng->base_paddr_unaligned);
  1869. } else {
  1870. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1871. srng->alloc_size,
  1872. srng->base_vaddr_unaligned,
  1873. srng->base_paddr_unaligned, 0);
  1874. }
  1875. }
  1876. void dp_desc_multi_pages_mem_alloc(struct dp_soc *soc,
  1877. enum dp_desc_type desc_type,
  1878. struct qdf_mem_multi_page_t *pages,
  1879. size_t element_size,
  1880. uint32_t element_num,
  1881. qdf_dma_context_t memctxt,
  1882. bool cacheable)
  1883. {
  1884. if (!soc->cdp_soc.ol_ops->dp_get_multi_pages) {
  1885. dp_warn("dp_get_multi_pages is null!");
  1886. goto qdf;
  1887. }
  1888. pages->num_pages = 0;
  1889. pages->is_mem_prealloc = 0;
  1890. soc->cdp_soc.ol_ops->dp_get_multi_pages(desc_type,
  1891. element_size,
  1892. element_num,
  1893. pages,
  1894. cacheable);
  1895. if (pages->num_pages)
  1896. goto end;
  1897. qdf:
  1898. qdf_mem_multi_pages_alloc(soc->osdev, pages, element_size,
  1899. element_num, memctxt, cacheable);
  1900. end:
  1901. dp_info("%s desc_type %d element_size %d element_num %d cacheable %d",
  1902. pages->is_mem_prealloc ? "pre-alloc" : "dynamic-alloc",
  1903. desc_type, (int)element_size, element_num, cacheable);
  1904. }
  1905. void dp_desc_multi_pages_mem_free(struct dp_soc *soc,
  1906. enum dp_desc_type desc_type,
  1907. struct qdf_mem_multi_page_t *pages,
  1908. qdf_dma_context_t memctxt,
  1909. bool cacheable)
  1910. {
  1911. if (pages->is_mem_prealloc) {
  1912. if (!soc->cdp_soc.ol_ops->dp_put_multi_pages) {
  1913. dp_warn("dp_put_multi_pages is null!");
  1914. QDF_BUG(0);
  1915. return;
  1916. }
  1917. soc->cdp_soc.ol_ops->dp_put_multi_pages(desc_type, pages);
  1918. qdf_mem_zero(pages, sizeof(*pages));
  1919. } else {
  1920. qdf_mem_multi_pages_free(soc->osdev, pages,
  1921. memctxt, cacheable);
  1922. }
  1923. }
  1924. #else
  1925. static inline
  1926. void *dp_srng_aligned_mem_alloc_consistent(struct dp_soc *soc,
  1927. struct dp_srng *srng,
  1928. uint32_t ring_type)
  1929. {
  1930. void *mem;
  1931. mem = qdf_aligned_mem_alloc_consistent(soc->osdev, &srng->alloc_size,
  1932. &srng->base_vaddr_unaligned,
  1933. &srng->base_paddr_unaligned,
  1934. &srng->base_paddr_aligned,
  1935. DP_RING_BASE_ALIGN);
  1936. if (mem)
  1937. qdf_mem_set(srng->base_vaddr_unaligned, 0, srng->alloc_size);
  1938. return mem;
  1939. }
  1940. static inline void dp_srng_mem_free_consistent(struct dp_soc *soc,
  1941. struct dp_srng *srng)
  1942. {
  1943. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1944. srng->alloc_size,
  1945. srng->base_vaddr_unaligned,
  1946. srng->base_paddr_unaligned, 0);
  1947. }
  1948. #endif /* DP_MEM_PRE_ALLOC */
  1949. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1950. static bool dp_vdev_is_wds_ext_enabled(struct dp_vdev *vdev)
  1951. {
  1952. return vdev->wds_ext_enabled;
  1953. }
  1954. #else
  1955. static bool dp_vdev_is_wds_ext_enabled(struct dp_vdev *vdev)
  1956. {
  1957. return false;
  1958. }
  1959. #endif
  1960. void dp_pdev_update_fast_rx_flag(struct dp_soc *soc, struct dp_pdev *pdev)
  1961. {
  1962. struct dp_vdev *vdev = NULL;
  1963. uint8_t rx_fast_flag = true;
  1964. if (wlan_cfg_is_rx_flow_tag_enabled(soc->wlan_cfg_ctx)) {
  1965. rx_fast_flag = false;
  1966. goto update_flag;
  1967. }
  1968. /* Check if protocol tagging enable */
  1969. if (pdev->is_rx_protocol_tagging_enabled) {
  1970. rx_fast_flag = false;
  1971. goto update_flag;
  1972. }
  1973. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1974. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1975. /* Check if any VDEV has NAWDS enabled */
  1976. if (vdev->nawds_enabled) {
  1977. rx_fast_flag = false;
  1978. break;
  1979. }
  1980. /* Check if any VDEV has multipass enabled */
  1981. if (vdev->multipass_en) {
  1982. rx_fast_flag = false;
  1983. break;
  1984. }
  1985. /* Check if any VDEV has mesh enabled */
  1986. if (vdev->mesh_vdev) {
  1987. rx_fast_flag = false;
  1988. break;
  1989. }
  1990. /* Check if any VDEV has WDS ext enabled */
  1991. if (dp_vdev_is_wds_ext_enabled(vdev)) {
  1992. rx_fast_flag = false;
  1993. break;
  1994. }
  1995. }
  1996. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1997. update_flag:
  1998. dp_init_info("Updated Rx fast flag to %u", rx_fast_flag);
  1999. pdev->rx_fast_flag = rx_fast_flag;
  2000. }
  2001. /*
  2002. * dp_srng_free() - Free SRNG memory
  2003. * @soc : Data path soc handle
  2004. * @srng : SRNG pointer
  2005. *
  2006. * return: None
  2007. */
  2008. void dp_srng_free(struct dp_soc *soc, struct dp_srng *srng)
  2009. {
  2010. if (srng->alloc_size && srng->base_vaddr_unaligned) {
  2011. if (!srng->cached) {
  2012. dp_srng_mem_free_consistent(soc, srng);
  2013. } else {
  2014. qdf_mem_free(srng->base_vaddr_unaligned);
  2015. }
  2016. srng->alloc_size = 0;
  2017. srng->base_vaddr_unaligned = NULL;
  2018. }
  2019. srng->hal_srng = NULL;
  2020. }
  2021. qdf_export_symbol(dp_srng_free);
  2022. #ifdef DISABLE_MON_RING_MSI_CFG
  2023. /*
  2024. * dp_skip_msi_cfg() - Check if msi cfg has to be skipped for ring_type
  2025. * @ring_type: sring type
  2026. *
  2027. * Return: True if msi cfg should be skipped for srng type else false
  2028. */
  2029. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  2030. {
  2031. if (ring_type == RXDMA_MONITOR_STATUS)
  2032. return true;
  2033. return false;
  2034. }
  2035. #else
  2036. #ifdef DP_CON_MON_MSI_ENABLED
  2037. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  2038. {
  2039. if (soc->cdp_soc.ol_ops->get_con_mode &&
  2040. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_MONITOR_MODE) {
  2041. if (ring_type == REO_DST || ring_type == RXDMA_DST)
  2042. return true;
  2043. } else if (ring_type == RXDMA_MONITOR_STATUS) {
  2044. return true;
  2045. }
  2046. return false;
  2047. }
  2048. #else
  2049. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  2050. {
  2051. return false;
  2052. }
  2053. #endif /* DP_CON_MON_MSI_ENABLED */
  2054. #endif /* DISABLE_MON_RING_MSI_CFG */
  2055. #ifdef DP_UMAC_HW_RESET_SUPPORT
  2056. static bool dp_check_umac_reset_in_progress(struct dp_soc *soc)
  2057. {
  2058. return !!soc->umac_reset_ctx.intr_ctx_bkp;
  2059. }
  2060. #else
  2061. static bool dp_check_umac_reset_in_progress(struct dp_soc *soc)
  2062. {
  2063. return false;
  2064. }
  2065. #endif
  2066. /*
  2067. * dp_srng_init_idx() - Initialize SRNG
  2068. * @soc : Data path soc handle
  2069. * @srng : SRNG pointer
  2070. * @ring_type : Ring Type
  2071. * @ring_num: Ring number
  2072. * @mac_id: mac_id
  2073. * @idx: ring index
  2074. *
  2075. * return: QDF_STATUS
  2076. */
  2077. QDF_STATUS dp_srng_init_idx(struct dp_soc *soc, struct dp_srng *srng,
  2078. int ring_type, int ring_num, int mac_id,
  2079. uint32_t idx)
  2080. {
  2081. bool idle_check;
  2082. hal_soc_handle_t hal_soc = soc->hal_soc;
  2083. struct hal_srng_params ring_params;
  2084. if (srng->hal_srng) {
  2085. dp_init_err("%pK: Ring type: %d, num:%d is already initialized",
  2086. soc, ring_type, ring_num);
  2087. return QDF_STATUS_SUCCESS;
  2088. }
  2089. /* memset the srng ring to zero */
  2090. qdf_mem_zero(srng->base_vaddr_unaligned, srng->alloc_size);
  2091. qdf_mem_zero(&ring_params, sizeof(struct hal_srng_params));
  2092. ring_params.ring_base_paddr = srng->base_paddr_aligned;
  2093. ring_params.ring_base_vaddr = srng->base_vaddr_aligned;
  2094. ring_params.num_entries = srng->num_entries;
  2095. dp_info("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u",
  2096. ring_type, ring_num,
  2097. (void *)ring_params.ring_base_vaddr,
  2098. (void *)ring_params.ring_base_paddr,
  2099. ring_params.num_entries);
  2100. if (soc->intr_mode == DP_INTR_MSI && !dp_skip_msi_cfg(soc, ring_type)) {
  2101. dp_srng_msi_setup(soc, srng, &ring_params, ring_type, ring_num);
  2102. dp_verbose_debug("Using MSI for ring_type: %d, ring_num %d",
  2103. ring_type, ring_num);
  2104. } else {
  2105. ring_params.msi_data = 0;
  2106. ring_params.msi_addr = 0;
  2107. dp_srng_set_msi2_ring_params(soc, &ring_params, 0, 0);
  2108. dp_verbose_debug("Skipping MSI for ring_type: %d, ring_num %d",
  2109. ring_type, ring_num);
  2110. }
  2111. dp_srng_configure_interrupt_thresholds(soc, &ring_params,
  2112. ring_type, ring_num,
  2113. srng->num_entries);
  2114. dp_srng_set_nf_thresholds(soc, srng, &ring_params);
  2115. if (srng->cached)
  2116. ring_params.flags |= HAL_SRNG_CACHED_DESC;
  2117. idle_check = dp_check_umac_reset_in_progress(soc);
  2118. srng->hal_srng = hal_srng_setup_idx(hal_soc, ring_type, ring_num,
  2119. mac_id, &ring_params, idle_check,
  2120. idx);
  2121. if (!srng->hal_srng) {
  2122. dp_srng_free(soc, srng);
  2123. return QDF_STATUS_E_FAILURE;
  2124. }
  2125. return QDF_STATUS_SUCCESS;
  2126. }
  2127. qdf_export_symbol(dp_srng_init_idx);
  2128. /*
  2129. * dp_srng_init() - Initialize SRNG
  2130. * @soc : Data path soc handle
  2131. * @srng : SRNG pointer
  2132. * @ring_type : Ring Type
  2133. * @ring_num: Ring number
  2134. * @mac_id: mac_id
  2135. *
  2136. * return: QDF_STATUS
  2137. */
  2138. QDF_STATUS dp_srng_init(struct dp_soc *soc, struct dp_srng *srng, int ring_type,
  2139. int ring_num, int mac_id)
  2140. {
  2141. return dp_srng_init_idx(soc, srng, ring_type, ring_num, mac_id, 0);
  2142. }
  2143. qdf_export_symbol(dp_srng_init);
  2144. /*
  2145. * dp_srng_alloc() - Allocate memory for SRNG
  2146. * @soc : Data path soc handle
  2147. * @srng : SRNG pointer
  2148. * @ring_type : Ring Type
  2149. * @num_entries: Number of entries
  2150. * @cached: cached flag variable
  2151. *
  2152. * return: QDF_STATUS
  2153. */
  2154. QDF_STATUS dp_srng_alloc(struct dp_soc *soc, struct dp_srng *srng,
  2155. int ring_type, uint32_t num_entries,
  2156. bool cached)
  2157. {
  2158. hal_soc_handle_t hal_soc = soc->hal_soc;
  2159. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  2160. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  2161. if (srng->base_vaddr_unaligned) {
  2162. dp_init_err("%pK: Ring type: %d, is already allocated",
  2163. soc, ring_type);
  2164. return QDF_STATUS_SUCCESS;
  2165. }
  2166. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  2167. srng->hal_srng = NULL;
  2168. srng->alloc_size = num_entries * entry_size;
  2169. srng->num_entries = num_entries;
  2170. srng->cached = cached;
  2171. if (!cached) {
  2172. srng->base_vaddr_aligned =
  2173. dp_srng_aligned_mem_alloc_consistent(soc,
  2174. srng,
  2175. ring_type);
  2176. } else {
  2177. srng->base_vaddr_aligned = qdf_aligned_malloc(
  2178. &srng->alloc_size,
  2179. &srng->base_vaddr_unaligned,
  2180. &srng->base_paddr_unaligned,
  2181. &srng->base_paddr_aligned,
  2182. DP_RING_BASE_ALIGN);
  2183. }
  2184. if (!srng->base_vaddr_aligned)
  2185. return QDF_STATUS_E_NOMEM;
  2186. return QDF_STATUS_SUCCESS;
  2187. }
  2188. qdf_export_symbol(dp_srng_alloc);
  2189. /*
  2190. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  2191. * @soc: DP SOC handle
  2192. * @srng: source ring structure
  2193. * @ring_type: type of ring
  2194. * @ring_num: ring number
  2195. *
  2196. * Return: None
  2197. */
  2198. void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  2199. int ring_type, int ring_num)
  2200. {
  2201. if (!srng->hal_srng) {
  2202. dp_init_err("%pK: Ring type: %d, num:%d not setup",
  2203. soc, ring_type, ring_num);
  2204. return;
  2205. }
  2206. if (soc->arch_ops.dp_free_ppeds_interrupts)
  2207. soc->arch_ops.dp_free_ppeds_interrupts(soc, srng, ring_type,
  2208. ring_num);
  2209. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  2210. srng->hal_srng = NULL;
  2211. }
  2212. qdf_export_symbol(dp_srng_deinit);
  2213. /* TODO: Need this interface from HIF */
  2214. void *hif_get_hal_handle(struct hif_opaque_softc *hif_handle);
  2215. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  2216. int dp_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *dp_soc,
  2217. hal_ring_handle_t hal_ring_hdl)
  2218. {
  2219. hal_soc_handle_t hal_soc = dp_soc->hal_soc;
  2220. uint32_t hp, tp;
  2221. uint8_t ring_id;
  2222. if (!int_ctx)
  2223. return dp_hal_srng_access_start(hal_soc, hal_ring_hdl);
  2224. hal_get_sw_hptp(hal_soc, hal_ring_hdl, &tp, &hp);
  2225. ring_id = hal_srng_ring_id_get(hal_ring_hdl);
  2226. hif_record_event(dp_soc->hif_handle, int_ctx->dp_intr_id,
  2227. ring_id, hp, tp, HIF_EVENT_SRNG_ACCESS_START);
  2228. return dp_hal_srng_access_start(hal_soc, hal_ring_hdl);
  2229. }
  2230. void dp_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *dp_soc,
  2231. hal_ring_handle_t hal_ring_hdl)
  2232. {
  2233. hal_soc_handle_t hal_soc = dp_soc->hal_soc;
  2234. uint32_t hp, tp;
  2235. uint8_t ring_id;
  2236. if (!int_ctx)
  2237. return dp_hal_srng_access_end(hal_soc, hal_ring_hdl);
  2238. hal_get_sw_hptp(hal_soc, hal_ring_hdl, &tp, &hp);
  2239. ring_id = hal_srng_ring_id_get(hal_ring_hdl);
  2240. hif_record_event(dp_soc->hif_handle, int_ctx->dp_intr_id,
  2241. ring_id, hp, tp, HIF_EVENT_SRNG_ACCESS_END);
  2242. return dp_hal_srng_access_end(hal_soc, hal_ring_hdl);
  2243. }
  2244. static inline void dp_srng_record_timer_entry(struct dp_soc *dp_soc,
  2245. uint8_t hist_group_id)
  2246. {
  2247. hif_record_event(dp_soc->hif_handle, hist_group_id,
  2248. 0, 0, 0, HIF_EVENT_TIMER_ENTRY);
  2249. }
  2250. static inline void dp_srng_record_timer_exit(struct dp_soc *dp_soc,
  2251. uint8_t hist_group_id)
  2252. {
  2253. hif_record_event(dp_soc->hif_handle, hist_group_id,
  2254. 0, 0, 0, HIF_EVENT_TIMER_EXIT);
  2255. }
  2256. #else
  2257. static inline void dp_srng_record_timer_entry(struct dp_soc *dp_soc,
  2258. uint8_t hist_group_id)
  2259. {
  2260. }
  2261. static inline void dp_srng_record_timer_exit(struct dp_soc *dp_soc,
  2262. uint8_t hist_group_id)
  2263. {
  2264. }
  2265. #endif /* WLAN_FEATURE_DP_EVENT_HISTORY */
  2266. /*
  2267. * dp_should_timer_irq_yield() - Decide if the bottom half should yield
  2268. * @soc: DP soc handle
  2269. * @work_done: work done in softirq context
  2270. * @start_time: start time for the softirq
  2271. *
  2272. * Return: enum with yield code
  2273. */
  2274. enum timer_yield_status
  2275. dp_should_timer_irq_yield(struct dp_soc *soc, uint32_t work_done,
  2276. uint64_t start_time)
  2277. {
  2278. uint64_t cur_time = qdf_get_log_timestamp();
  2279. if (!work_done)
  2280. return DP_TIMER_WORK_DONE;
  2281. if (cur_time - start_time > DP_MAX_TIMER_EXEC_TIME_TICKS)
  2282. return DP_TIMER_TIME_EXHAUST;
  2283. return DP_TIMER_NO_YIELD;
  2284. }
  2285. qdf_export_symbol(dp_should_timer_irq_yield);
  2286. static int dp_process_rxdma_dst_ring(struct dp_soc *soc,
  2287. struct dp_intr *int_ctx,
  2288. int mac_for_pdev,
  2289. int total_budget)
  2290. {
  2291. return dp_rxdma_err_process(int_ctx, soc, mac_for_pdev,
  2292. total_budget);
  2293. }
  2294. /**
  2295. * dp_process_lmac_rings() - Process LMAC rings
  2296. * @int_ctx: interrupt context
  2297. * @total_budget: budget of work which can be done
  2298. *
  2299. * Return: work done
  2300. */
  2301. static int dp_process_lmac_rings(struct dp_intr *int_ctx, int total_budget)
  2302. {
  2303. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  2304. struct dp_soc *soc = int_ctx->soc;
  2305. uint32_t remaining_quota = total_budget;
  2306. struct dp_pdev *pdev = NULL;
  2307. uint32_t work_done = 0;
  2308. int budget = total_budget;
  2309. int ring = 0;
  2310. /* Process LMAC interrupts */
  2311. for (ring = 0 ; ring < MAX_NUM_LMAC_HW; ring++) {
  2312. int mac_for_pdev = ring;
  2313. pdev = dp_get_pdev_for_lmac_id(soc, mac_for_pdev);
  2314. if (!pdev)
  2315. continue;
  2316. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  2317. work_done = dp_monitor_process(soc, int_ctx,
  2318. mac_for_pdev,
  2319. remaining_quota);
  2320. if (work_done)
  2321. intr_stats->num_rx_mon_ring_masks++;
  2322. budget -= work_done;
  2323. if (budget <= 0)
  2324. goto budget_done;
  2325. remaining_quota = budget;
  2326. }
  2327. if (int_ctx->tx_mon_ring_mask & (1 << mac_for_pdev)) {
  2328. work_done = dp_tx_mon_process(soc, int_ctx,
  2329. mac_for_pdev,
  2330. remaining_quota);
  2331. if (work_done)
  2332. intr_stats->num_tx_mon_ring_masks++;
  2333. budget -= work_done;
  2334. if (budget <= 0)
  2335. goto budget_done;
  2336. remaining_quota = budget;
  2337. }
  2338. if (int_ctx->rxdma2host_ring_mask &
  2339. (1 << mac_for_pdev)) {
  2340. work_done = dp_process_rxdma_dst_ring(soc, int_ctx,
  2341. mac_for_pdev,
  2342. remaining_quota);
  2343. if (work_done)
  2344. intr_stats->num_rxdma2host_ring_masks++;
  2345. budget -= work_done;
  2346. if (budget <= 0)
  2347. goto budget_done;
  2348. remaining_quota = budget;
  2349. }
  2350. if (int_ctx->host2rxdma_ring_mask & (1 << mac_for_pdev)) {
  2351. union dp_rx_desc_list_elem_t *desc_list = NULL;
  2352. union dp_rx_desc_list_elem_t *tail = NULL;
  2353. struct dp_srng *rx_refill_buf_ring;
  2354. struct rx_desc_pool *rx_desc_pool;
  2355. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2356. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  2357. rx_refill_buf_ring =
  2358. &soc->rx_refill_buf_ring[mac_for_pdev];
  2359. else
  2360. rx_refill_buf_ring =
  2361. &soc->rx_refill_buf_ring[pdev->lmac_id];
  2362. intr_stats->num_host2rxdma_ring_masks++;
  2363. dp_rx_buffers_lt_replenish_simple(soc, mac_for_pdev,
  2364. rx_refill_buf_ring,
  2365. rx_desc_pool,
  2366. 0,
  2367. &desc_list,
  2368. &tail);
  2369. }
  2370. }
  2371. if (int_ctx->host2rxdma_mon_ring_mask)
  2372. dp_rx_mon_buf_refill(int_ctx);
  2373. if (int_ctx->host2txmon_ring_mask)
  2374. dp_tx_mon_buf_refill(int_ctx);
  2375. budget_done:
  2376. return total_budget - budget;
  2377. }
  2378. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  2379. /**
  2380. * dp_service_near_full_srngs() - Bottom half handler to process the near
  2381. * full IRQ on a SRNG
  2382. * @dp_ctx: Datapath SoC handle
  2383. * @dp_budget: Number of SRNGs which can be processed in a single attempt
  2384. * without rescheduling
  2385. * @cpu: cpu id
  2386. *
  2387. * Return: remaining budget/quota for the soc device
  2388. */
  2389. static
  2390. uint32_t dp_service_near_full_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  2391. {
  2392. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  2393. struct dp_soc *soc = int_ctx->soc;
  2394. /*
  2395. * dp_service_near_full_srngs arch ops should be initialized always
  2396. * if the NEAR FULL IRQ feature is enabled.
  2397. */
  2398. return soc->arch_ops.dp_service_near_full_srngs(soc, int_ctx,
  2399. dp_budget);
  2400. }
  2401. #endif
  2402. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2403. /*
  2404. * dp_srng_get_cpu() - Get the smp processor id for srng processing
  2405. *
  2406. * Return: smp processor id
  2407. */
  2408. static inline int dp_srng_get_cpu(void)
  2409. {
  2410. return smp_processor_id();
  2411. }
  2412. /*
  2413. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  2414. * @dp_ctx: DP SOC handle
  2415. * @budget: Number of frames/descriptors that can be processed in one shot
  2416. * @cpu: CPU on which this instance is running
  2417. *
  2418. * Return: remaining budget/quota for the soc device
  2419. */
  2420. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  2421. {
  2422. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  2423. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  2424. struct dp_soc *soc = int_ctx->soc;
  2425. int ring = 0;
  2426. int index;
  2427. uint32_t work_done = 0;
  2428. int budget = dp_budget;
  2429. uint8_t tx_mask = int_ctx->tx_ring_mask;
  2430. uint8_t rx_mask = int_ctx->rx_ring_mask;
  2431. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  2432. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  2433. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  2434. uint32_t remaining_quota = dp_budget;
  2435. qdf_atomic_set_bit(cpu, &soc->service_rings_running);
  2436. dp_verbose_debug("tx %x rx %x rx_err %x rx_wbm_rel %x reo_status %x rx_mon_ring %x host2rxdma %x rxdma2host %x\n",
  2437. tx_mask, rx_mask, rx_err_mask, rx_wbm_rel_mask,
  2438. reo_status_mask,
  2439. int_ctx->rx_mon_ring_mask,
  2440. int_ctx->host2rxdma_ring_mask,
  2441. int_ctx->rxdma2host_ring_mask);
  2442. /* Process Tx completion interrupts first to return back buffers */
  2443. for (index = 0; index < soc->num_tx_comp_rings; index++) {
  2444. if (!(1 << wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, index) & tx_mask))
  2445. continue;
  2446. work_done = dp_tx_comp_handler(int_ctx,
  2447. soc,
  2448. soc->tx_comp_ring[index].hal_srng,
  2449. index, remaining_quota);
  2450. if (work_done) {
  2451. intr_stats->num_tx_ring_masks[index]++;
  2452. dp_verbose_debug("tx mask 0x%x index %d, budget %d, work_done %d",
  2453. tx_mask, index, budget,
  2454. work_done);
  2455. }
  2456. budget -= work_done;
  2457. if (budget <= 0)
  2458. goto budget_done;
  2459. remaining_quota = budget;
  2460. }
  2461. /* Process REO Exception ring interrupt */
  2462. if (rx_err_mask) {
  2463. work_done = dp_rx_err_process(int_ctx, soc,
  2464. soc->reo_exception_ring.hal_srng,
  2465. remaining_quota);
  2466. if (work_done) {
  2467. intr_stats->num_rx_err_ring_masks++;
  2468. dp_verbose_debug("REO Exception Ring: work_done %d budget %d",
  2469. work_done, budget);
  2470. }
  2471. budget -= work_done;
  2472. if (budget <= 0) {
  2473. goto budget_done;
  2474. }
  2475. remaining_quota = budget;
  2476. }
  2477. /* Process Rx WBM release ring interrupt */
  2478. if (rx_wbm_rel_mask) {
  2479. work_done = dp_rx_wbm_err_process(int_ctx, soc,
  2480. soc->rx_rel_ring.hal_srng,
  2481. remaining_quota);
  2482. if (work_done) {
  2483. intr_stats->num_rx_wbm_rel_ring_masks++;
  2484. dp_verbose_debug("WBM Release Ring: work_done %d budget %d",
  2485. work_done, budget);
  2486. }
  2487. budget -= work_done;
  2488. if (budget <= 0) {
  2489. goto budget_done;
  2490. }
  2491. remaining_quota = budget;
  2492. }
  2493. /* Process Rx interrupts */
  2494. if (rx_mask) {
  2495. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  2496. if (!(rx_mask & (1 << ring)))
  2497. continue;
  2498. work_done = soc->arch_ops.dp_rx_process(int_ctx,
  2499. soc->reo_dest_ring[ring].hal_srng,
  2500. ring,
  2501. remaining_quota);
  2502. if (work_done) {
  2503. intr_stats->num_rx_ring_masks[ring]++;
  2504. dp_verbose_debug("rx mask 0x%x ring %d, work_done %d budget %d",
  2505. rx_mask, ring,
  2506. work_done, budget);
  2507. budget -= work_done;
  2508. if (budget <= 0)
  2509. goto budget_done;
  2510. remaining_quota = budget;
  2511. }
  2512. }
  2513. }
  2514. if (reo_status_mask) {
  2515. if (dp_reo_status_ring_handler(int_ctx, soc))
  2516. int_ctx->intr_stats.num_reo_status_ring_masks++;
  2517. }
  2518. if (qdf_unlikely(!dp_monitor_is_vdev_timer_running(soc))) {
  2519. work_done = dp_process_lmac_rings(int_ctx, remaining_quota);
  2520. if (work_done) {
  2521. budget -= work_done;
  2522. if (budget <= 0)
  2523. goto budget_done;
  2524. remaining_quota = budget;
  2525. }
  2526. }
  2527. qdf_lro_flush(int_ctx->lro_ctx);
  2528. intr_stats->num_masks++;
  2529. budget_done:
  2530. qdf_atomic_clear_bit(cpu, &soc->service_rings_running);
  2531. if (soc->notify_fw_callback)
  2532. soc->notify_fw_callback(soc);
  2533. return dp_budget - budget;
  2534. }
  2535. #else /* QCA_HOST_MODE_WIFI_DISABLED */
  2536. /*
  2537. * dp_srng_get_cpu() - Get the smp processor id for srng processing
  2538. *
  2539. * Return: smp processor id
  2540. */
  2541. static inline int dp_srng_get_cpu(void)
  2542. {
  2543. return 0;
  2544. }
  2545. /*
  2546. * dp_service_srngs() - Top level handler for DP Monitor Ring interrupts
  2547. * @dp_ctx: DP SOC handle
  2548. * @budget: Number of frames/descriptors that can be processed in one shot
  2549. *
  2550. * Return: remaining budget/quota for the soc device
  2551. */
  2552. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  2553. {
  2554. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  2555. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  2556. struct dp_soc *soc = int_ctx->soc;
  2557. uint32_t remaining_quota = dp_budget;
  2558. uint32_t work_done = 0;
  2559. int budget = dp_budget;
  2560. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  2561. if (reo_status_mask) {
  2562. if (dp_reo_status_ring_handler(int_ctx, soc))
  2563. int_ctx->intr_stats.num_reo_status_ring_masks++;
  2564. }
  2565. if (qdf_unlikely(!dp_monitor_is_vdev_timer_running(soc))) {
  2566. work_done = dp_process_lmac_rings(int_ctx, remaining_quota);
  2567. if (work_done) {
  2568. budget -= work_done;
  2569. if (budget <= 0)
  2570. goto budget_done;
  2571. remaining_quota = budget;
  2572. }
  2573. }
  2574. qdf_lro_flush(int_ctx->lro_ctx);
  2575. intr_stats->num_masks++;
  2576. budget_done:
  2577. return dp_budget - budget;
  2578. }
  2579. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2580. /* dp_interrupt_timer()- timer poll for interrupts
  2581. *
  2582. * @arg: SoC Handle
  2583. *
  2584. * Return:
  2585. *
  2586. */
  2587. static void dp_interrupt_timer(void *arg)
  2588. {
  2589. struct dp_soc *soc = (struct dp_soc *) arg;
  2590. struct dp_pdev *pdev = soc->pdev_list[0];
  2591. enum timer_yield_status yield = DP_TIMER_NO_YIELD;
  2592. uint32_t work_done = 0, total_work_done = 0;
  2593. int budget = 0xffff, i;
  2594. uint32_t remaining_quota = budget;
  2595. uint64_t start_time;
  2596. uint32_t lmac_id = DP_MON_INVALID_LMAC_ID;
  2597. uint8_t dp_intr_id = wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx);
  2598. uint32_t lmac_iter;
  2599. int max_mac_rings = wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2600. enum reg_wifi_band mon_band;
  2601. int cpu = dp_srng_get_cpu();
  2602. /*
  2603. * this logic makes all data path interfacing rings (UMAC/LMAC)
  2604. * and Monitor rings polling mode when NSS offload is disabled
  2605. */
  2606. if (wlan_cfg_is_poll_mode_enabled(soc->wlan_cfg_ctx) &&
  2607. !wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  2608. if (qdf_atomic_read(&soc->cmn_init_done)) {
  2609. for (i = 0; i < wlan_cfg_get_num_contexts(
  2610. soc->wlan_cfg_ctx); i++)
  2611. dp_service_srngs(&soc->intr_ctx[i], 0xffff,
  2612. cpu);
  2613. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2614. }
  2615. return;
  2616. }
  2617. if (!qdf_atomic_read(&soc->cmn_init_done))
  2618. return;
  2619. if (dp_monitor_is_chan_band_known(pdev)) {
  2620. mon_band = dp_monitor_get_chan_band(pdev);
  2621. lmac_id = pdev->ch_band_lmac_id_mapping[mon_band];
  2622. if (qdf_likely(lmac_id != DP_MON_INVALID_LMAC_ID)) {
  2623. dp_intr_id = soc->mon_intr_id_lmac_map[lmac_id];
  2624. dp_srng_record_timer_entry(soc, dp_intr_id);
  2625. }
  2626. }
  2627. start_time = qdf_get_log_timestamp();
  2628. dp_update_num_mac_rings_for_dbs(soc, &max_mac_rings);
  2629. while (yield == DP_TIMER_NO_YIELD) {
  2630. for (lmac_iter = 0; lmac_iter < max_mac_rings; lmac_iter++) {
  2631. if (lmac_iter == lmac_id)
  2632. work_done = dp_monitor_process(soc,
  2633. &soc->intr_ctx[dp_intr_id],
  2634. lmac_iter, remaining_quota);
  2635. else
  2636. work_done =
  2637. dp_monitor_drop_packets_for_mac(pdev,
  2638. lmac_iter,
  2639. remaining_quota);
  2640. if (work_done) {
  2641. budget -= work_done;
  2642. if (budget <= 0) {
  2643. yield = DP_TIMER_WORK_EXHAUST;
  2644. goto budget_done;
  2645. }
  2646. remaining_quota = budget;
  2647. total_work_done += work_done;
  2648. }
  2649. }
  2650. yield = dp_should_timer_irq_yield(soc, total_work_done,
  2651. start_time);
  2652. total_work_done = 0;
  2653. }
  2654. budget_done:
  2655. if (yield == DP_TIMER_WORK_EXHAUST ||
  2656. yield == DP_TIMER_TIME_EXHAUST)
  2657. qdf_timer_mod(&soc->int_timer, 1);
  2658. else
  2659. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2660. if (lmac_id != DP_MON_INVALID_LMAC_ID)
  2661. dp_srng_record_timer_exit(soc, dp_intr_id);
  2662. }
  2663. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  2664. static inline bool dp_is_mon_mask_valid(struct dp_soc *soc,
  2665. struct dp_intr *intr_ctx)
  2666. {
  2667. if (intr_ctx->rx_mon_ring_mask)
  2668. return true;
  2669. return false;
  2670. }
  2671. #else
  2672. static inline bool dp_is_mon_mask_valid(struct dp_soc *soc,
  2673. struct dp_intr *intr_ctx)
  2674. {
  2675. return false;
  2676. }
  2677. #endif
  2678. /*
  2679. * dp_soc_attach_poll() - Register handlers for DP interrupts
  2680. * @txrx_soc: DP SOC handle
  2681. *
  2682. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  2683. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  2684. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  2685. *
  2686. * Return: 0 for success, nonzero for failure.
  2687. */
  2688. static QDF_STATUS dp_soc_attach_poll(struct cdp_soc_t *txrx_soc)
  2689. {
  2690. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2691. int i;
  2692. int lmac_id = 0;
  2693. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  2694. sizeof(soc->mon_intr_id_lmac_map), DP_MON_INVALID_LMAC_ID);
  2695. soc->intr_mode = DP_INTR_POLL;
  2696. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  2697. soc->intr_ctx[i].dp_intr_id = i;
  2698. soc->intr_ctx[i].tx_ring_mask =
  2699. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  2700. soc->intr_ctx[i].rx_ring_mask =
  2701. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  2702. soc->intr_ctx[i].rx_mon_ring_mask =
  2703. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  2704. soc->intr_ctx[i].rx_err_ring_mask =
  2705. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  2706. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  2707. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  2708. soc->intr_ctx[i].reo_status_ring_mask =
  2709. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  2710. soc->intr_ctx[i].rxdma2host_ring_mask =
  2711. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  2712. soc->intr_ctx[i].soc = soc;
  2713. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  2714. if (dp_is_mon_mask_valid(soc, &soc->intr_ctx[i])) {
  2715. hif_event_history_init(soc->hif_handle, i);
  2716. soc->mon_intr_id_lmac_map[lmac_id] = i;
  2717. lmac_id++;
  2718. }
  2719. }
  2720. qdf_timer_init(soc->osdev, &soc->int_timer,
  2721. dp_interrupt_timer, (void *)soc,
  2722. QDF_TIMER_TYPE_WAKE_APPS);
  2723. return QDF_STATUS_SUCCESS;
  2724. }
  2725. /**
  2726. * dp_soc_set_interrupt_mode() - Set the interrupt mode in soc
  2727. * soc: DP soc handle
  2728. *
  2729. * Set the appropriate interrupt mode flag in the soc
  2730. */
  2731. static void dp_soc_set_interrupt_mode(struct dp_soc *soc)
  2732. {
  2733. uint32_t msi_base_data, msi_vector_start;
  2734. int msi_vector_count, ret;
  2735. soc->intr_mode = DP_INTR_INTEGRATED;
  2736. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  2737. (dp_is_monitor_mode_using_poll(soc) &&
  2738. soc->cdp_soc.ol_ops->get_con_mode &&
  2739. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_MONITOR_MODE)) {
  2740. soc->intr_mode = DP_INTR_POLL;
  2741. } else {
  2742. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  2743. &msi_vector_count,
  2744. &msi_base_data,
  2745. &msi_vector_start);
  2746. if (ret)
  2747. return;
  2748. soc->intr_mode = DP_INTR_MSI;
  2749. }
  2750. }
  2751. static QDF_STATUS dp_soc_interrupt_attach(struct cdp_soc_t *txrx_soc);
  2752. #if defined(DP_INTR_POLL_BOTH)
  2753. /*
  2754. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  2755. * @txrx_soc: DP SOC handle
  2756. *
  2757. * Call the appropriate attach function based on the mode of operation.
  2758. * This is a WAR for enabling monitor mode.
  2759. *
  2760. * Return: 0 for success. nonzero for failure.
  2761. */
  2762. static QDF_STATUS dp_soc_interrupt_attach_wrapper(struct cdp_soc_t *txrx_soc)
  2763. {
  2764. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2765. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  2766. (dp_is_monitor_mode_using_poll(soc) &&
  2767. soc->cdp_soc.ol_ops->get_con_mode &&
  2768. soc->cdp_soc.ol_ops->get_con_mode() ==
  2769. QDF_GLOBAL_MONITOR_MODE)) {
  2770. dp_info("Poll mode");
  2771. return dp_soc_attach_poll(txrx_soc);
  2772. } else {
  2773. dp_info("Interrupt mode");
  2774. return dp_soc_interrupt_attach(txrx_soc);
  2775. }
  2776. }
  2777. #else
  2778. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  2779. static QDF_STATUS dp_soc_interrupt_attach_wrapper(struct cdp_soc_t *txrx_soc)
  2780. {
  2781. return dp_soc_attach_poll(txrx_soc);
  2782. }
  2783. #else
  2784. static QDF_STATUS dp_soc_interrupt_attach_wrapper(struct cdp_soc_t *txrx_soc)
  2785. {
  2786. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2787. if (wlan_cfg_is_poll_mode_enabled(soc->wlan_cfg_ctx))
  2788. return dp_soc_attach_poll(txrx_soc);
  2789. else
  2790. return dp_soc_interrupt_attach(txrx_soc);
  2791. }
  2792. #endif
  2793. #endif
  2794. #ifdef QCA_SUPPORT_LEGACY_INTERRUPTS
  2795. /**
  2796. * dp_soc_interrupt_map_calculate_wifi3_pci_legacy()
  2797. * Calculate interrupt map for legacy interrupts
  2798. * @soc: DP soc handle
  2799. * @intr_ctx_num: Interrupt context number
  2800. * @irq_id_map: IRQ map
  2801. * num_irq_r: Number of interrupts assigned for this context
  2802. *
  2803. * Return: void
  2804. */
  2805. static void dp_soc_interrupt_map_calculate_wifi3_pci_legacy(struct dp_soc *soc,
  2806. int intr_ctx_num,
  2807. int *irq_id_map,
  2808. int *num_irq_r)
  2809. {
  2810. int j;
  2811. int num_irq = 0;
  2812. int tx_mask = wlan_cfg_get_tx_ring_mask(
  2813. soc->wlan_cfg_ctx, intr_ctx_num);
  2814. int rx_mask = wlan_cfg_get_rx_ring_mask(
  2815. soc->wlan_cfg_ctx, intr_ctx_num);
  2816. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  2817. soc->wlan_cfg_ctx, intr_ctx_num);
  2818. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  2819. soc->wlan_cfg_ctx, intr_ctx_num);
  2820. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  2821. soc->wlan_cfg_ctx, intr_ctx_num);
  2822. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  2823. soc->wlan_cfg_ctx, intr_ctx_num);
  2824. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  2825. soc->wlan_cfg_ctx, intr_ctx_num);
  2826. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  2827. soc->wlan_cfg_ctx, intr_ctx_num);
  2828. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  2829. soc->wlan_cfg_ctx, intr_ctx_num);
  2830. soc->intr_mode = DP_INTR_LEGACY_VIRTUAL_IRQ;
  2831. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  2832. if (tx_mask & (1 << j))
  2833. irq_id_map[num_irq++] = (wbm2sw0_release - j);
  2834. if (rx_mask & (1 << j))
  2835. irq_id_map[num_irq++] = (reo2sw1_intr - j);
  2836. if (rx_mon_mask & (1 << j))
  2837. irq_id_map[num_irq++] = (rxmon2sw_p0_dest0 - j);
  2838. if (rx_err_ring_mask & (1 << j))
  2839. irq_id_map[num_irq++] = (reo2sw0_intr - j);
  2840. if (rx_wbm_rel_ring_mask & (1 << j))
  2841. irq_id_map[num_irq++] = (wbm2sw5_release - j);
  2842. if (reo_status_ring_mask & (1 << j))
  2843. irq_id_map[num_irq++] = (reo_status - j);
  2844. if (rxdma2host_ring_mask & (1 << j))
  2845. irq_id_map[num_irq++] = (rxdma2sw_dst_ring0 - j);
  2846. if (host2rxdma_ring_mask & (1 << j))
  2847. irq_id_map[num_irq++] = (sw2rxdma_0 - j);
  2848. if (host2rxdma_mon_ring_mask & (1 << j))
  2849. irq_id_map[num_irq++] = (sw2rxmon_src_ring - j);
  2850. }
  2851. *num_irq_r = num_irq;
  2852. }
  2853. #else
  2854. /**
  2855. * dp_soc_interrupt_map_calculate_wifi3_pci_legacy()
  2856. * Calculate interrupt map for legacy interrupts
  2857. * @soc: DP soc handle
  2858. * @intr_ctx_num: Interrupt context number
  2859. * @irq_id_map: IRQ map
  2860. * num_irq_r: Number of interrupts assigned for this context
  2861. *
  2862. * Return: void
  2863. */
  2864. static void dp_soc_interrupt_map_calculate_wifi3_pci_legacy(struct dp_soc *soc,
  2865. int intr_ctx_num,
  2866. int *irq_id_map,
  2867. int *num_irq_r)
  2868. {
  2869. }
  2870. #endif
  2871. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  2872. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  2873. {
  2874. int j;
  2875. int num_irq = 0;
  2876. int tx_mask =
  2877. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  2878. int rx_mask =
  2879. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  2880. int rx_mon_mask =
  2881. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  2882. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  2883. soc->wlan_cfg_ctx, intr_ctx_num);
  2884. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  2885. soc->wlan_cfg_ctx, intr_ctx_num);
  2886. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  2887. soc->wlan_cfg_ctx, intr_ctx_num);
  2888. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  2889. soc->wlan_cfg_ctx, intr_ctx_num);
  2890. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  2891. soc->wlan_cfg_ctx, intr_ctx_num);
  2892. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  2893. soc->wlan_cfg_ctx, intr_ctx_num);
  2894. int host2txmon_ring_mask = wlan_cfg_get_host2txmon_ring_mask(
  2895. soc->wlan_cfg_ctx, intr_ctx_num);
  2896. int txmon2host_mon_ring_mask = wlan_cfg_get_tx_mon_ring_mask(
  2897. soc->wlan_cfg_ctx, intr_ctx_num);
  2898. int umac_reset_mask = wlan_cfg_get_umac_reset_intr_mask(
  2899. soc->wlan_cfg_ctx, intr_ctx_num);
  2900. soc->intr_mode = DP_INTR_INTEGRATED;
  2901. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  2902. if (tx_mask & (1 << j)) {
  2903. irq_id_map[num_irq++] =
  2904. (wbm2host_tx_completions_ring1 - j);
  2905. }
  2906. if (rx_mask & (1 << j)) {
  2907. irq_id_map[num_irq++] =
  2908. (reo2host_destination_ring1 - j);
  2909. }
  2910. if (rxdma2host_ring_mask & (1 << j)) {
  2911. irq_id_map[num_irq++] =
  2912. rxdma2host_destination_ring_mac1 - j;
  2913. }
  2914. if (host2rxdma_ring_mask & (1 << j)) {
  2915. irq_id_map[num_irq++] =
  2916. host2rxdma_host_buf_ring_mac1 - j;
  2917. }
  2918. if (host2rxdma_mon_ring_mask & (1 << j)) {
  2919. irq_id_map[num_irq++] =
  2920. host2rxdma_monitor_ring1 - j;
  2921. }
  2922. if (rx_mon_mask & (1 << j)) {
  2923. irq_id_map[num_irq++] =
  2924. ppdu_end_interrupts_mac1 - j;
  2925. irq_id_map[num_irq++] =
  2926. rxdma2host_monitor_status_ring_mac1 - j;
  2927. irq_id_map[num_irq++] =
  2928. rxdma2host_monitor_destination_mac1 - j;
  2929. }
  2930. if (rx_wbm_rel_ring_mask & (1 << j))
  2931. irq_id_map[num_irq++] = wbm2host_rx_release;
  2932. if (rx_err_ring_mask & (1 << j))
  2933. irq_id_map[num_irq++] = reo2host_exception;
  2934. if (reo_status_ring_mask & (1 << j))
  2935. irq_id_map[num_irq++] = reo2host_status;
  2936. if (host2txmon_ring_mask & (1 << j))
  2937. irq_id_map[num_irq++] = host2tx_monitor_ring1;
  2938. if (txmon2host_mon_ring_mask & (1 << j)) {
  2939. irq_id_map[num_irq++] =
  2940. (txmon2host_monitor_destination_mac1 - j);
  2941. }
  2942. if (umac_reset_mask & (1 << j))
  2943. irq_id_map[num_irq++] = (umac_reset - j);
  2944. }
  2945. *num_irq_r = num_irq;
  2946. }
  2947. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  2948. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  2949. int msi_vector_count, int msi_vector_start)
  2950. {
  2951. int tx_mask = wlan_cfg_get_tx_ring_mask(
  2952. soc->wlan_cfg_ctx, intr_ctx_num);
  2953. int rx_mask = wlan_cfg_get_rx_ring_mask(
  2954. soc->wlan_cfg_ctx, intr_ctx_num);
  2955. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  2956. soc->wlan_cfg_ctx, intr_ctx_num);
  2957. int tx_mon_mask = wlan_cfg_get_tx_mon_ring_mask(
  2958. soc->wlan_cfg_ctx, intr_ctx_num);
  2959. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  2960. soc->wlan_cfg_ctx, intr_ctx_num);
  2961. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  2962. soc->wlan_cfg_ctx, intr_ctx_num);
  2963. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  2964. soc->wlan_cfg_ctx, intr_ctx_num);
  2965. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  2966. soc->wlan_cfg_ctx, intr_ctx_num);
  2967. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  2968. soc->wlan_cfg_ctx, intr_ctx_num);
  2969. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  2970. soc->wlan_cfg_ctx, intr_ctx_num);
  2971. int rx_near_full_grp_1_mask =
  2972. wlan_cfg_get_rx_near_full_grp_1_mask(soc->wlan_cfg_ctx,
  2973. intr_ctx_num);
  2974. int rx_near_full_grp_2_mask =
  2975. wlan_cfg_get_rx_near_full_grp_2_mask(soc->wlan_cfg_ctx,
  2976. intr_ctx_num);
  2977. int tx_ring_near_full_mask =
  2978. wlan_cfg_get_tx_ring_near_full_mask(soc->wlan_cfg_ctx,
  2979. intr_ctx_num);
  2980. int host2txmon_ring_mask =
  2981. wlan_cfg_get_host2txmon_ring_mask(soc->wlan_cfg_ctx,
  2982. intr_ctx_num);
  2983. unsigned int vector =
  2984. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  2985. int num_irq = 0;
  2986. soc->intr_mode = DP_INTR_MSI;
  2987. if (tx_mask | rx_mask | rx_mon_mask | tx_mon_mask | rx_err_ring_mask |
  2988. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask |
  2989. host2rxdma_ring_mask | host2rxdma_mon_ring_mask |
  2990. rx_near_full_grp_1_mask | rx_near_full_grp_2_mask |
  2991. tx_ring_near_full_mask | host2txmon_ring_mask)
  2992. irq_id_map[num_irq++] =
  2993. pld_get_msi_irq(soc->osdev->dev, vector);
  2994. *num_irq_r = num_irq;
  2995. }
  2996. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  2997. int *irq_id_map, int *num_irq)
  2998. {
  2999. int msi_vector_count, ret;
  3000. uint32_t msi_base_data, msi_vector_start;
  3001. if (pld_get_enable_intx(soc->osdev->dev)) {
  3002. return dp_soc_interrupt_map_calculate_wifi3_pci_legacy(soc,
  3003. intr_ctx_num, irq_id_map, num_irq);
  3004. }
  3005. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  3006. &msi_vector_count,
  3007. &msi_base_data,
  3008. &msi_vector_start);
  3009. if (ret)
  3010. return dp_soc_interrupt_map_calculate_integrated(soc,
  3011. intr_ctx_num, irq_id_map, num_irq);
  3012. else
  3013. dp_soc_interrupt_map_calculate_msi(soc,
  3014. intr_ctx_num, irq_id_map, num_irq,
  3015. msi_vector_count, msi_vector_start);
  3016. }
  3017. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  3018. /**
  3019. * dp_soc_near_full_interrupt_attach() - Register handler for DP near fill irq
  3020. * @soc: DP soc handle
  3021. * @num_irq: IRQ number
  3022. * @irq_id_map: IRQ map
  3023. * intr_id: interrupt context ID
  3024. *
  3025. * Return: 0 for success. nonzero for failure.
  3026. */
  3027. static inline int
  3028. dp_soc_near_full_interrupt_attach(struct dp_soc *soc, int num_irq,
  3029. int irq_id_map[], int intr_id)
  3030. {
  3031. return hif_register_ext_group(soc->hif_handle,
  3032. num_irq, irq_id_map,
  3033. dp_service_near_full_srngs,
  3034. &soc->intr_ctx[intr_id], "dp_nf_intr",
  3035. HIF_EXEC_NAPI_TYPE,
  3036. QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  3037. }
  3038. #else
  3039. static inline int
  3040. dp_soc_near_full_interrupt_attach(struct dp_soc *soc, int num_irq,
  3041. int *irq_id_map, int intr_id)
  3042. {
  3043. return 0;
  3044. }
  3045. #endif
  3046. #ifdef DP_CON_MON_MSI_SKIP_SET
  3047. static inline bool dp_skip_rx_mon_ring_mask_set(struct dp_soc *soc)
  3048. {
  3049. return !!(soc->cdp_soc.ol_ops->get_con_mode() !=
  3050. QDF_GLOBAL_MONITOR_MODE);
  3051. }
  3052. #else
  3053. static inline bool dp_skip_rx_mon_ring_mask_set(struct dp_soc *soc)
  3054. {
  3055. return false;
  3056. }
  3057. #endif
  3058. /*
  3059. * dp_soc_ppeds_stop() - Stop PPE DS processing
  3060. * @txrx_soc: DP SOC handle
  3061. *
  3062. * Return: none
  3063. */
  3064. static void dp_soc_ppeds_stop(struct cdp_soc_t *soc_handle)
  3065. {
  3066. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  3067. if (soc->arch_ops.txrx_soc_ppeds_stop)
  3068. soc->arch_ops.txrx_soc_ppeds_stop(soc);
  3069. }
  3070. /*
  3071. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  3072. * @txrx_soc: DP SOC handle
  3073. *
  3074. * Return: none
  3075. */
  3076. void dp_soc_interrupt_detach(struct cdp_soc_t *txrx_soc)
  3077. {
  3078. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3079. int i;
  3080. if (soc->intr_mode == DP_INTR_POLL) {
  3081. qdf_timer_free(&soc->int_timer);
  3082. } else {
  3083. hif_deconfigure_ext_group_interrupts(soc->hif_handle);
  3084. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  3085. hif_deregister_exec_group(soc->hif_handle, "dp_nf_intr");
  3086. }
  3087. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  3088. soc->intr_ctx[i].tx_ring_mask = 0;
  3089. soc->intr_ctx[i].rx_ring_mask = 0;
  3090. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  3091. soc->intr_ctx[i].rx_err_ring_mask = 0;
  3092. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  3093. soc->intr_ctx[i].reo_status_ring_mask = 0;
  3094. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  3095. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  3096. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  3097. soc->intr_ctx[i].rx_near_full_grp_1_mask = 0;
  3098. soc->intr_ctx[i].rx_near_full_grp_2_mask = 0;
  3099. soc->intr_ctx[i].tx_ring_near_full_mask = 0;
  3100. soc->intr_ctx[i].tx_mon_ring_mask = 0;
  3101. soc->intr_ctx[i].host2txmon_ring_mask = 0;
  3102. soc->intr_ctx[i].umac_reset_intr_mask = 0;
  3103. hif_event_history_deinit(soc->hif_handle, i);
  3104. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  3105. }
  3106. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  3107. sizeof(soc->mon_intr_id_lmac_map),
  3108. DP_MON_INVALID_LMAC_ID);
  3109. }
  3110. /*
  3111. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  3112. * @txrx_soc: DP SOC handle
  3113. *
  3114. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  3115. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  3116. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  3117. *
  3118. * Return: 0 for success. nonzero for failure.
  3119. */
  3120. static QDF_STATUS dp_soc_interrupt_attach(struct cdp_soc_t *txrx_soc)
  3121. {
  3122. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3123. int i = 0;
  3124. int num_irq = 0;
  3125. int rx_err_ring_intr_ctxt_id = HIF_MAX_GROUP;
  3126. int lmac_id = 0;
  3127. int napi_scale;
  3128. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  3129. sizeof(soc->mon_intr_id_lmac_map), DP_MON_INVALID_LMAC_ID);
  3130. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  3131. int ret = 0;
  3132. /* Map of IRQ ids registered with one interrupt context */
  3133. int irq_id_map[HIF_MAX_GRP_IRQ];
  3134. int tx_mask =
  3135. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  3136. int rx_mask =
  3137. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  3138. int rx_mon_mask =
  3139. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  3140. int tx_mon_ring_mask =
  3141. wlan_cfg_get_tx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  3142. int rx_err_ring_mask =
  3143. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  3144. int rx_wbm_rel_ring_mask =
  3145. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  3146. int reo_status_ring_mask =
  3147. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  3148. int rxdma2host_ring_mask =
  3149. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  3150. int host2rxdma_ring_mask =
  3151. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  3152. int host2rxdma_mon_ring_mask =
  3153. wlan_cfg_get_host2rxdma_mon_ring_mask(
  3154. soc->wlan_cfg_ctx, i);
  3155. int rx_near_full_grp_1_mask =
  3156. wlan_cfg_get_rx_near_full_grp_1_mask(soc->wlan_cfg_ctx,
  3157. i);
  3158. int rx_near_full_grp_2_mask =
  3159. wlan_cfg_get_rx_near_full_grp_2_mask(soc->wlan_cfg_ctx,
  3160. i);
  3161. int tx_ring_near_full_mask =
  3162. wlan_cfg_get_tx_ring_near_full_mask(soc->wlan_cfg_ctx,
  3163. i);
  3164. int host2txmon_ring_mask =
  3165. wlan_cfg_get_host2txmon_ring_mask(soc->wlan_cfg_ctx, i);
  3166. int umac_reset_intr_mask =
  3167. wlan_cfg_get_umac_reset_intr_mask(soc->wlan_cfg_ctx, i);
  3168. if (dp_skip_rx_mon_ring_mask_set(soc))
  3169. rx_mon_mask = 0;
  3170. soc->intr_ctx[i].dp_intr_id = i;
  3171. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  3172. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  3173. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  3174. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  3175. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  3176. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  3177. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  3178. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  3179. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  3180. host2rxdma_mon_ring_mask;
  3181. soc->intr_ctx[i].rx_near_full_grp_1_mask =
  3182. rx_near_full_grp_1_mask;
  3183. soc->intr_ctx[i].rx_near_full_grp_2_mask =
  3184. rx_near_full_grp_2_mask;
  3185. soc->intr_ctx[i].tx_ring_near_full_mask =
  3186. tx_ring_near_full_mask;
  3187. soc->intr_ctx[i].tx_mon_ring_mask = tx_mon_ring_mask;
  3188. soc->intr_ctx[i].host2txmon_ring_mask = host2txmon_ring_mask;
  3189. soc->intr_ctx[i].umac_reset_intr_mask = umac_reset_intr_mask;
  3190. soc->intr_ctx[i].soc = soc;
  3191. num_irq = 0;
  3192. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  3193. &num_irq);
  3194. if (rx_near_full_grp_1_mask | rx_near_full_grp_2_mask |
  3195. tx_ring_near_full_mask) {
  3196. dp_soc_near_full_interrupt_attach(soc, num_irq,
  3197. irq_id_map, i);
  3198. } else {
  3199. napi_scale = wlan_cfg_get_napi_scale_factor(
  3200. soc->wlan_cfg_ctx);
  3201. if (!napi_scale)
  3202. napi_scale = QCA_NAPI_DEF_SCALE_BIN_SHIFT;
  3203. ret = hif_register_ext_group(soc->hif_handle,
  3204. num_irq, irq_id_map, dp_service_srngs,
  3205. &soc->intr_ctx[i], "dp_intr",
  3206. HIF_EXEC_NAPI_TYPE, napi_scale);
  3207. }
  3208. dp_debug(" int ctx %u num_irq %u irq_id_map %u %u",
  3209. i, num_irq, irq_id_map[0], irq_id_map[1]);
  3210. if (ret) {
  3211. dp_init_err("%pK: failed, ret = %d", soc, ret);
  3212. dp_soc_interrupt_detach(txrx_soc);
  3213. return QDF_STATUS_E_FAILURE;
  3214. }
  3215. hif_event_history_init(soc->hif_handle, i);
  3216. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  3217. if (rx_err_ring_mask)
  3218. rx_err_ring_intr_ctxt_id = i;
  3219. if (dp_is_mon_mask_valid(soc, &soc->intr_ctx[i])) {
  3220. soc->mon_intr_id_lmac_map[lmac_id] = i;
  3221. lmac_id++;
  3222. }
  3223. }
  3224. hif_configure_ext_group_interrupts(soc->hif_handle);
  3225. if (rx_err_ring_intr_ctxt_id != HIF_MAX_GROUP)
  3226. hif_config_irq_clear_cpu_affinity(soc->hif_handle,
  3227. rx_err_ring_intr_ctxt_id, 0);
  3228. return QDF_STATUS_SUCCESS;
  3229. }
  3230. #define AVG_MAX_MPDUS_PER_TID 128
  3231. #define AVG_TIDS_PER_CLIENT 2
  3232. #define AVG_FLOWS_PER_TID 2
  3233. #define AVG_MSDUS_PER_FLOW 128
  3234. #define AVG_MSDUS_PER_MPDU 4
  3235. /*
  3236. * dp_hw_link_desc_pool_banks_free() - Free h/w link desc pool banks
  3237. * @soc: DP SOC handle
  3238. * @mac_id: mac id
  3239. *
  3240. * Return: none
  3241. */
  3242. void dp_hw_link_desc_pool_banks_free(struct dp_soc *soc, uint32_t mac_id)
  3243. {
  3244. struct qdf_mem_multi_page_t *pages;
  3245. if (mac_id != WLAN_INVALID_PDEV_ID) {
  3246. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  3247. } else {
  3248. pages = &soc->link_desc_pages;
  3249. }
  3250. if (!pages) {
  3251. dp_err("can not get link desc pages");
  3252. QDF_ASSERT(0);
  3253. return;
  3254. }
  3255. if (pages->dma_pages) {
  3256. wlan_minidump_remove((void *)
  3257. pages->dma_pages->page_v_addr_start,
  3258. pages->num_pages * pages->page_size,
  3259. soc->ctrl_psoc,
  3260. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3261. "hw_link_desc_bank");
  3262. dp_desc_multi_pages_mem_free(soc, DP_HW_LINK_DESC_TYPE,
  3263. pages, 0, false);
  3264. }
  3265. }
  3266. qdf_export_symbol(dp_hw_link_desc_pool_banks_free);
  3267. /*
  3268. * dp_hw_link_desc_pool_banks_alloc() - Allocate h/w link desc pool banks
  3269. * @soc: DP SOC handle
  3270. * @mac_id: mac id
  3271. *
  3272. * Allocates memory pages for link descriptors, the page size is 4K for
  3273. * MCL and 2MB for WIN. if the mac_id is invalid link descriptor pages are
  3274. * allocated for regular RX/TX and if the there is a proper mac_id link
  3275. * descriptors are allocated for RX monitor mode.
  3276. *
  3277. * Return: QDF_STATUS_SUCCESS: Success
  3278. * QDF_STATUS_E_FAILURE: Failure
  3279. */
  3280. QDF_STATUS dp_hw_link_desc_pool_banks_alloc(struct dp_soc *soc, uint32_t mac_id)
  3281. {
  3282. hal_soc_handle_t hal_soc = soc->hal_soc;
  3283. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  3284. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  3285. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  3286. uint32_t num_mpdus_per_link_desc = hal_num_mpdus_per_link_desc(hal_soc);
  3287. uint32_t num_msdus_per_link_desc = hal_num_msdus_per_link_desc(hal_soc);
  3288. uint32_t num_mpdu_links_per_queue_desc =
  3289. hal_num_mpdu_links_per_queue_desc(hal_soc);
  3290. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  3291. uint32_t *total_link_descs, total_mem_size;
  3292. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  3293. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  3294. uint32_t num_entries;
  3295. struct qdf_mem_multi_page_t *pages;
  3296. struct dp_srng *dp_srng;
  3297. uint8_t minidump_str[MINIDUMP_STR_SIZE];
  3298. /* Only Tx queue descriptors are allocated from common link descriptor
  3299. * pool Rx queue descriptors are not included in this because (REO queue
  3300. * extension descriptors) they are expected to be allocated contiguously
  3301. * with REO queue descriptors
  3302. */
  3303. if (mac_id != WLAN_INVALID_PDEV_ID) {
  3304. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  3305. /* dp_monitor_get_link_desc_pages returns NULL only
  3306. * if monitor SOC is NULL
  3307. */
  3308. if (!pages) {
  3309. dp_err("can not get link desc pages");
  3310. QDF_ASSERT(0);
  3311. return QDF_STATUS_E_FAULT;
  3312. }
  3313. dp_srng = &soc->rxdma_mon_desc_ring[mac_id];
  3314. num_entries = dp_srng->alloc_size /
  3315. hal_srng_get_entrysize(soc->hal_soc,
  3316. RXDMA_MONITOR_DESC);
  3317. total_link_descs = dp_monitor_get_total_link_descs(soc, mac_id);
  3318. qdf_str_lcopy(minidump_str, "mon_link_desc_bank",
  3319. MINIDUMP_STR_SIZE);
  3320. } else {
  3321. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  3322. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  3323. num_mpdu_queue_descs = num_mpdu_link_descs /
  3324. num_mpdu_links_per_queue_desc;
  3325. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  3326. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  3327. num_msdus_per_link_desc;
  3328. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  3329. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  3330. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  3331. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  3332. pages = &soc->link_desc_pages;
  3333. total_link_descs = &soc->total_link_descs;
  3334. qdf_str_lcopy(minidump_str, "link_desc_bank",
  3335. MINIDUMP_STR_SIZE);
  3336. }
  3337. /* If link descriptor banks are allocated, return from here */
  3338. if (pages->num_pages)
  3339. return QDF_STATUS_SUCCESS;
  3340. /* Round up to power of 2 */
  3341. *total_link_descs = 1;
  3342. while (*total_link_descs < num_entries)
  3343. *total_link_descs <<= 1;
  3344. dp_init_info("%pK: total_link_descs: %u, link_desc_size: %d",
  3345. soc, *total_link_descs, link_desc_size);
  3346. total_mem_size = *total_link_descs * link_desc_size;
  3347. total_mem_size += link_desc_align;
  3348. dp_init_info("%pK: total_mem_size: %d",
  3349. soc, total_mem_size);
  3350. dp_set_max_page_size(pages, max_alloc_size);
  3351. dp_desc_multi_pages_mem_alloc(soc, DP_HW_LINK_DESC_TYPE,
  3352. pages,
  3353. link_desc_size,
  3354. *total_link_descs,
  3355. 0, false);
  3356. if (!pages->num_pages) {
  3357. dp_err("Multi page alloc fail for hw link desc pool");
  3358. return QDF_STATUS_E_FAULT;
  3359. }
  3360. wlan_minidump_log(pages->dma_pages->page_v_addr_start,
  3361. pages->num_pages * pages->page_size,
  3362. soc->ctrl_psoc,
  3363. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3364. "hw_link_desc_bank");
  3365. return QDF_STATUS_SUCCESS;
  3366. }
  3367. /*
  3368. * dp_hw_link_desc_ring_free() - Free h/w link desc rings
  3369. * @soc: DP SOC handle
  3370. *
  3371. * Return: none
  3372. */
  3373. static void dp_hw_link_desc_ring_free(struct dp_soc *soc)
  3374. {
  3375. uint32_t i;
  3376. uint32_t size = soc->wbm_idle_scatter_buf_size;
  3377. void *vaddr = soc->wbm_idle_link_ring.base_vaddr_unaligned;
  3378. qdf_dma_addr_t paddr;
  3379. if (soc->wbm_idle_scatter_buf_base_vaddr[0]) {
  3380. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  3381. vaddr = soc->wbm_idle_scatter_buf_base_vaddr[i];
  3382. paddr = soc->wbm_idle_scatter_buf_base_paddr[i];
  3383. if (vaddr) {
  3384. qdf_mem_free_consistent(soc->osdev,
  3385. soc->osdev->dev,
  3386. size,
  3387. vaddr,
  3388. paddr,
  3389. 0);
  3390. vaddr = NULL;
  3391. }
  3392. }
  3393. } else {
  3394. wlan_minidump_remove(soc->wbm_idle_link_ring.base_vaddr_unaligned,
  3395. soc->wbm_idle_link_ring.alloc_size,
  3396. soc->ctrl_psoc,
  3397. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3398. "wbm_idle_link_ring");
  3399. dp_srng_free(soc, &soc->wbm_idle_link_ring);
  3400. }
  3401. }
  3402. /*
  3403. * dp_hw_link_desc_ring_alloc() - Allocate hw link desc rings
  3404. * @soc: DP SOC handle
  3405. *
  3406. * Allocate memory for WBM_IDLE_LINK srng ring if the number of
  3407. * link descriptors is less then the max_allocated size. else
  3408. * allocate memory for wbm_idle_scatter_buffer.
  3409. *
  3410. * Return: QDF_STATUS_SUCCESS: success
  3411. * QDF_STATUS_E_NO_MEM: No memory (Failure)
  3412. */
  3413. static QDF_STATUS dp_hw_link_desc_ring_alloc(struct dp_soc *soc)
  3414. {
  3415. uint32_t entry_size, i;
  3416. uint32_t total_mem_size;
  3417. qdf_dma_addr_t *baseaddr = NULL;
  3418. struct dp_srng *dp_srng;
  3419. uint32_t ring_type;
  3420. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  3421. uint32_t tlds;
  3422. ring_type = WBM_IDLE_LINK;
  3423. dp_srng = &soc->wbm_idle_link_ring;
  3424. tlds = soc->total_link_descs;
  3425. entry_size = hal_srng_get_entrysize(soc->hal_soc, ring_type);
  3426. total_mem_size = entry_size * tlds;
  3427. if (total_mem_size <= max_alloc_size) {
  3428. if (dp_srng_alloc(soc, dp_srng, ring_type, tlds, 0)) {
  3429. dp_init_err("%pK: Link desc idle ring setup failed",
  3430. soc);
  3431. goto fail;
  3432. }
  3433. wlan_minidump_log(soc->wbm_idle_link_ring.base_vaddr_unaligned,
  3434. soc->wbm_idle_link_ring.alloc_size,
  3435. soc->ctrl_psoc,
  3436. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3437. "wbm_idle_link_ring");
  3438. } else {
  3439. uint32_t num_scatter_bufs;
  3440. uint32_t buf_size = 0;
  3441. soc->wbm_idle_scatter_buf_size =
  3442. hal_idle_list_scatter_buf_size(soc->hal_soc);
  3443. hal_idle_scatter_buf_num_entries(
  3444. soc->hal_soc,
  3445. soc->wbm_idle_scatter_buf_size);
  3446. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  3447. soc->hal_soc, total_mem_size,
  3448. soc->wbm_idle_scatter_buf_size);
  3449. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  3450. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3451. FL("scatter bufs size out of bounds"));
  3452. goto fail;
  3453. }
  3454. for (i = 0; i < num_scatter_bufs; i++) {
  3455. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  3456. buf_size = soc->wbm_idle_scatter_buf_size;
  3457. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  3458. qdf_mem_alloc_consistent(soc->osdev,
  3459. soc->osdev->dev,
  3460. buf_size,
  3461. baseaddr);
  3462. if (!soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  3463. QDF_TRACE(QDF_MODULE_ID_DP,
  3464. QDF_TRACE_LEVEL_ERROR,
  3465. FL("Scatter lst memory alloc fail"));
  3466. goto fail;
  3467. }
  3468. }
  3469. soc->num_scatter_bufs = num_scatter_bufs;
  3470. }
  3471. return QDF_STATUS_SUCCESS;
  3472. fail:
  3473. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  3474. void *vaddr = soc->wbm_idle_scatter_buf_base_vaddr[i];
  3475. qdf_dma_addr_t paddr = soc->wbm_idle_scatter_buf_base_paddr[i];
  3476. if (vaddr) {
  3477. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  3478. soc->wbm_idle_scatter_buf_size,
  3479. vaddr,
  3480. paddr, 0);
  3481. vaddr = NULL;
  3482. }
  3483. }
  3484. return QDF_STATUS_E_NOMEM;
  3485. }
  3486. qdf_export_symbol(dp_hw_link_desc_pool_banks_alloc);
  3487. /*
  3488. * dp_hw_link_desc_ring_init() - Initialize hw link desc rings
  3489. * @soc: DP SOC handle
  3490. *
  3491. * Return: QDF_STATUS_SUCCESS: success
  3492. * QDF_STATUS_E_FAILURE: failure
  3493. */
  3494. static QDF_STATUS dp_hw_link_desc_ring_init(struct dp_soc *soc)
  3495. {
  3496. struct dp_srng *dp_srng = &soc->wbm_idle_link_ring;
  3497. if (dp_srng->base_vaddr_unaligned) {
  3498. if (dp_srng_init(soc, dp_srng, WBM_IDLE_LINK, 0, 0))
  3499. return QDF_STATUS_E_FAILURE;
  3500. }
  3501. return QDF_STATUS_SUCCESS;
  3502. }
  3503. /*
  3504. * dp_hw_link_desc_ring_deinit() - Reset hw link desc rings
  3505. * @soc: DP SOC handle
  3506. *
  3507. * Return: None
  3508. */
  3509. static void dp_hw_link_desc_ring_deinit(struct dp_soc *soc)
  3510. {
  3511. dp_srng_deinit(soc, &soc->wbm_idle_link_ring, WBM_IDLE_LINK, 0);
  3512. }
  3513. /*
  3514. * dp_hw_link_desc_ring_replenish() - Replenish hw link desc rings
  3515. * @soc: DP SOC handle
  3516. * @mac_id: mac id
  3517. *
  3518. * Return: None
  3519. */
  3520. void dp_link_desc_ring_replenish(struct dp_soc *soc, uint32_t mac_id)
  3521. {
  3522. uint32_t cookie = 0;
  3523. uint32_t page_idx = 0;
  3524. struct qdf_mem_multi_page_t *pages;
  3525. struct qdf_mem_dma_page_t *dma_pages;
  3526. uint32_t offset = 0;
  3527. uint32_t count = 0;
  3528. uint32_t desc_id = 0;
  3529. void *desc_srng;
  3530. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  3531. uint32_t *total_link_descs_addr;
  3532. uint32_t total_link_descs;
  3533. uint32_t scatter_buf_num;
  3534. uint32_t num_entries_per_buf = 0;
  3535. uint32_t rem_entries;
  3536. uint32_t num_descs_per_page;
  3537. uint32_t num_scatter_bufs = 0;
  3538. uint8_t *scatter_buf_ptr;
  3539. void *desc;
  3540. num_scatter_bufs = soc->num_scatter_bufs;
  3541. if (mac_id == WLAN_INVALID_PDEV_ID) {
  3542. pages = &soc->link_desc_pages;
  3543. total_link_descs = soc->total_link_descs;
  3544. desc_srng = soc->wbm_idle_link_ring.hal_srng;
  3545. } else {
  3546. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  3547. /* dp_monitor_get_link_desc_pages returns NULL only
  3548. * if monitor SOC is NULL
  3549. */
  3550. if (!pages) {
  3551. dp_err("can not get link desc pages");
  3552. QDF_ASSERT(0);
  3553. return;
  3554. }
  3555. total_link_descs_addr =
  3556. dp_monitor_get_total_link_descs(soc, mac_id);
  3557. total_link_descs = *total_link_descs_addr;
  3558. desc_srng = soc->rxdma_mon_desc_ring[mac_id].hal_srng;
  3559. }
  3560. dma_pages = pages->dma_pages;
  3561. do {
  3562. qdf_mem_zero(dma_pages[page_idx].page_v_addr_start,
  3563. pages->page_size);
  3564. page_idx++;
  3565. } while (page_idx < pages->num_pages);
  3566. if (desc_srng) {
  3567. hal_srng_access_start_unlocked(soc->hal_soc, desc_srng);
  3568. page_idx = 0;
  3569. count = 0;
  3570. offset = 0;
  3571. pages = &soc->link_desc_pages;
  3572. while ((desc = hal_srng_src_get_next(soc->hal_soc,
  3573. desc_srng)) &&
  3574. (count < total_link_descs)) {
  3575. page_idx = count / pages->num_element_per_page;
  3576. if (desc_id == pages->num_element_per_page)
  3577. desc_id = 0;
  3578. offset = count % pages->num_element_per_page;
  3579. cookie = LINK_DESC_COOKIE(desc_id, page_idx,
  3580. soc->link_desc_id_start);
  3581. hal_set_link_desc_addr(soc->hal_soc, desc, cookie,
  3582. dma_pages[page_idx].page_p_addr
  3583. + (offset * link_desc_size),
  3584. soc->idle_link_bm_id);
  3585. count++;
  3586. desc_id++;
  3587. }
  3588. hal_srng_access_end_unlocked(soc->hal_soc, desc_srng);
  3589. } else {
  3590. /* Populate idle list scatter buffers with link descriptor
  3591. * pointers
  3592. */
  3593. scatter_buf_num = 0;
  3594. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  3595. soc->hal_soc,
  3596. soc->wbm_idle_scatter_buf_size);
  3597. scatter_buf_ptr = (uint8_t *)(
  3598. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  3599. rem_entries = num_entries_per_buf;
  3600. pages = &soc->link_desc_pages;
  3601. page_idx = 0; count = 0;
  3602. offset = 0;
  3603. num_descs_per_page = pages->num_element_per_page;
  3604. while (count < total_link_descs) {
  3605. page_idx = count / num_descs_per_page;
  3606. offset = count % num_descs_per_page;
  3607. if (desc_id == pages->num_element_per_page)
  3608. desc_id = 0;
  3609. cookie = LINK_DESC_COOKIE(desc_id, page_idx,
  3610. soc->link_desc_id_start);
  3611. hal_set_link_desc_addr(soc->hal_soc,
  3612. (void *)scatter_buf_ptr,
  3613. cookie,
  3614. dma_pages[page_idx].page_p_addr +
  3615. (offset * link_desc_size),
  3616. soc->idle_link_bm_id);
  3617. rem_entries--;
  3618. if (rem_entries) {
  3619. scatter_buf_ptr += link_desc_size;
  3620. } else {
  3621. rem_entries = num_entries_per_buf;
  3622. scatter_buf_num++;
  3623. if (scatter_buf_num >= num_scatter_bufs)
  3624. break;
  3625. scatter_buf_ptr = (uint8_t *)
  3626. (soc->wbm_idle_scatter_buf_base_vaddr[
  3627. scatter_buf_num]);
  3628. }
  3629. count++;
  3630. desc_id++;
  3631. }
  3632. /* Setup link descriptor idle list in HW */
  3633. hal_setup_link_idle_list(soc->hal_soc,
  3634. soc->wbm_idle_scatter_buf_base_paddr,
  3635. soc->wbm_idle_scatter_buf_base_vaddr,
  3636. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  3637. (uint32_t)(scatter_buf_ptr -
  3638. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  3639. scatter_buf_num-1])), total_link_descs);
  3640. }
  3641. }
  3642. qdf_export_symbol(dp_link_desc_ring_replenish);
  3643. #ifdef IPA_OFFLOAD
  3644. #define USE_1_IPA_RX_REO_RING 1
  3645. #define USE_2_IPA_RX_REO_RINGS 2
  3646. #define REO_DST_RING_SIZE_QCA6290 1023
  3647. #ifndef CONFIG_WIFI_EMULATION_WIFI_3_0
  3648. #define REO_DST_RING_SIZE_QCA8074 1023
  3649. #define REO_DST_RING_SIZE_QCN9000 2048
  3650. #else
  3651. #define REO_DST_RING_SIZE_QCA8074 8
  3652. #define REO_DST_RING_SIZE_QCN9000 8
  3653. #endif /* CONFIG_WIFI_EMULATION_WIFI_3_0 */
  3654. #ifdef IPA_WDI3_TX_TWO_PIPES
  3655. #ifdef DP_MEMORY_OPT
  3656. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3657. {
  3658. return dp_init_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3659. }
  3660. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3661. {
  3662. dp_deinit_tx_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3663. }
  3664. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3665. {
  3666. return dp_alloc_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3667. }
  3668. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3669. {
  3670. dp_free_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3671. }
  3672. #else /* !DP_MEMORY_OPT */
  3673. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3674. {
  3675. return 0;
  3676. }
  3677. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3678. {
  3679. }
  3680. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3681. {
  3682. return 0
  3683. }
  3684. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3685. {
  3686. }
  3687. #endif /* DP_MEMORY_OPT */
  3688. static void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  3689. {
  3690. hal_tx_init_data_ring(soc->hal_soc,
  3691. soc->tcl_data_ring[IPA_TX_ALT_RING_IDX].hal_srng);
  3692. }
  3693. #else /* !IPA_WDI3_TX_TWO_PIPES */
  3694. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3695. {
  3696. return 0;
  3697. }
  3698. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3699. {
  3700. }
  3701. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3702. {
  3703. return 0;
  3704. }
  3705. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3706. {
  3707. }
  3708. static void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  3709. {
  3710. }
  3711. #endif /* IPA_WDI3_TX_TWO_PIPES */
  3712. #else
  3713. #define REO_DST_RING_SIZE_QCA6290 1024
  3714. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3715. {
  3716. return 0;
  3717. }
  3718. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3719. {
  3720. }
  3721. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3722. {
  3723. return 0;
  3724. }
  3725. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3726. {
  3727. }
  3728. static void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  3729. {
  3730. }
  3731. #endif /* IPA_OFFLOAD */
  3732. /*
  3733. * dp_soc_reset_ring_map() - Reset cpu ring map
  3734. * @soc: Datapath soc handler
  3735. *
  3736. * This api resets the default cpu ring map
  3737. */
  3738. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  3739. {
  3740. uint8_t i;
  3741. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  3742. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  3743. switch (nss_config) {
  3744. case dp_nss_cfg_first_radio:
  3745. /*
  3746. * Setting Tx ring map for one nss offloaded radio
  3747. */
  3748. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  3749. break;
  3750. case dp_nss_cfg_second_radio:
  3751. /*
  3752. * Setting Tx ring for two nss offloaded radios
  3753. */
  3754. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  3755. break;
  3756. case dp_nss_cfg_dbdc:
  3757. /*
  3758. * Setting Tx ring map for 2 nss offloaded radios
  3759. */
  3760. soc->tx_ring_map[i] =
  3761. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  3762. break;
  3763. case dp_nss_cfg_dbtc:
  3764. /*
  3765. * Setting Tx ring map for 3 nss offloaded radios
  3766. */
  3767. soc->tx_ring_map[i] =
  3768. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  3769. break;
  3770. default:
  3771. dp_err("tx_ring_map failed due to invalid nss cfg");
  3772. break;
  3773. }
  3774. }
  3775. }
  3776. /*
  3777. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  3778. * @dp_soc - DP soc handle
  3779. * @ring_type - ring type
  3780. * @ring_num - ring_num
  3781. *
  3782. * return 0 or 1
  3783. */
  3784. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  3785. {
  3786. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  3787. uint8_t status = 0;
  3788. switch (ring_type) {
  3789. case WBM2SW_RELEASE:
  3790. case REO_DST:
  3791. case RXDMA_BUF:
  3792. case REO_EXCEPTION:
  3793. status = ((nss_config) & (1 << ring_num));
  3794. break;
  3795. default:
  3796. break;
  3797. }
  3798. return status;
  3799. }
  3800. /*
  3801. * dp_soc_disable_unused_mac_intr_mask() - reset interrupt mask for
  3802. * unused WMAC hw rings
  3803. * @dp_soc - DP Soc handle
  3804. * @mac_num - wmac num
  3805. *
  3806. * Return: Return void
  3807. */
  3808. static void dp_soc_disable_unused_mac_intr_mask(struct dp_soc *soc,
  3809. int mac_num)
  3810. {
  3811. uint8_t *grp_mask = NULL;
  3812. int group_number;
  3813. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  3814. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3815. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  3816. group_number, 0x0);
  3817. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  3818. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3819. wlan_cfg_set_rx_mon_ring_mask(soc->wlan_cfg_ctx,
  3820. group_number, 0x0);
  3821. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  3822. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3823. wlan_cfg_set_rxdma2host_ring_mask(soc->wlan_cfg_ctx,
  3824. group_number, 0x0);
  3825. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_mon_ring_mask[0];
  3826. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3827. wlan_cfg_set_host2rxdma_mon_ring_mask(soc->wlan_cfg_ctx,
  3828. group_number, 0x0);
  3829. }
  3830. #ifdef IPA_OFFLOAD
  3831. #ifdef IPA_WDI3_VLAN_SUPPORT
  3832. /*
  3833. * dp_soc_reset_ipa_vlan_intr_mask() - reset interrupt mask for IPA offloaded
  3834. * ring for vlan tagged traffic
  3835. * @dp_soc - DP Soc handle
  3836. *
  3837. * Return: Return void
  3838. */
  3839. static void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  3840. {
  3841. uint8_t *grp_mask = NULL;
  3842. int group_number, mask;
  3843. if (!wlan_ipa_is_vlan_enabled())
  3844. return;
  3845. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  3846. group_number = dp_srng_find_ring_in_mask(IPA_ALT_REO_DEST_RING_IDX, grp_mask);
  3847. if (group_number < 0) {
  3848. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3849. soc, REO_DST, IPA_ALT_REO_DEST_RING_IDX);
  3850. return;
  3851. }
  3852. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  3853. /* reset the interrupt mask for offloaded ring */
  3854. mask &= (~(1 << IPA_ALT_REO_DEST_RING_IDX));
  3855. /*
  3856. * set the interrupt mask to zero for rx offloaded radio.
  3857. */
  3858. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  3859. }
  3860. #else
  3861. static inline
  3862. void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  3863. { }
  3864. #endif /* IPA_WDI3_VLAN_SUPPORT */
  3865. #else
  3866. static inline
  3867. void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  3868. { }
  3869. #endif /* IPA_OFFLOAD */
  3870. /*
  3871. * dp_soc_reset_intr_mask() - reset interrupt mask
  3872. * @dp_soc - DP Soc handle
  3873. *
  3874. * Return: Return void
  3875. */
  3876. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  3877. {
  3878. uint8_t j;
  3879. uint8_t *grp_mask = NULL;
  3880. int group_number, mask, num_ring;
  3881. /* number of tx ring */
  3882. num_ring = soc->num_tcl_data_rings;
  3883. /*
  3884. * group mask for tx completion ring.
  3885. */
  3886. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  3887. /* loop and reset the mask for only offloaded ring */
  3888. for (j = 0; j < WLAN_CFG_NUM_TCL_DATA_RINGS; j++) {
  3889. /*
  3890. * Group number corresponding to tx offloaded ring.
  3891. */
  3892. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  3893. if (group_number < 0) {
  3894. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3895. soc, WBM2SW_RELEASE, j);
  3896. continue;
  3897. }
  3898. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  3899. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j) &&
  3900. (!mask)) {
  3901. continue;
  3902. }
  3903. /* reset the tx mask for offloaded ring */
  3904. mask &= (~(1 << j));
  3905. /*
  3906. * reset the interrupt mask for offloaded ring.
  3907. */
  3908. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  3909. }
  3910. /* number of rx rings */
  3911. num_ring = soc->num_reo_dest_rings;
  3912. /*
  3913. * group mask for reo destination ring.
  3914. */
  3915. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  3916. /* loop and reset the mask for only offloaded ring */
  3917. for (j = 0; j < WLAN_CFG_NUM_REO_DEST_RING; j++) {
  3918. /*
  3919. * Group number corresponding to rx offloaded ring.
  3920. */
  3921. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  3922. if (group_number < 0) {
  3923. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3924. soc, REO_DST, j);
  3925. continue;
  3926. }
  3927. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  3928. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j) &&
  3929. (!mask)) {
  3930. continue;
  3931. }
  3932. /* reset the interrupt mask for offloaded ring */
  3933. mask &= (~(1 << j));
  3934. /*
  3935. * set the interrupt mask to zero for rx offloaded radio.
  3936. */
  3937. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  3938. }
  3939. /*
  3940. * group mask for Rx buffer refill ring
  3941. */
  3942. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  3943. /* loop and reset the mask for only offloaded ring */
  3944. for (j = 0; j < MAX_PDEV_CNT; j++) {
  3945. int lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  3946. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  3947. continue;
  3948. }
  3949. /*
  3950. * Group number corresponding to rx offloaded ring.
  3951. */
  3952. group_number = dp_srng_find_ring_in_mask(lmac_id, grp_mask);
  3953. if (group_number < 0) {
  3954. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3955. soc, REO_DST, lmac_id);
  3956. continue;
  3957. }
  3958. /* set the interrupt mask for offloaded ring */
  3959. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  3960. group_number);
  3961. mask &= (~(1 << lmac_id));
  3962. /*
  3963. * set the interrupt mask to zero for rx offloaded radio.
  3964. */
  3965. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  3966. group_number, mask);
  3967. }
  3968. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  3969. for (j = 0; j < num_ring; j++) {
  3970. if (!dp_soc_ring_if_nss_offloaded(soc, REO_EXCEPTION, j)) {
  3971. continue;
  3972. }
  3973. /*
  3974. * Group number corresponding to rx err ring.
  3975. */
  3976. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  3977. if (group_number < 0) {
  3978. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3979. soc, REO_EXCEPTION, j);
  3980. continue;
  3981. }
  3982. wlan_cfg_set_rx_err_ring_mask(soc->wlan_cfg_ctx,
  3983. group_number, 0);
  3984. }
  3985. }
  3986. #ifdef IPA_OFFLOAD
  3987. bool dp_reo_remap_config(struct dp_soc *soc, uint32_t *remap0,
  3988. uint32_t *remap1, uint32_t *remap2)
  3989. {
  3990. uint32_t ring[WLAN_CFG_NUM_REO_DEST_RING_MAX] = {
  3991. REO_REMAP_SW1, REO_REMAP_SW2, REO_REMAP_SW3,
  3992. REO_REMAP_SW5, REO_REMAP_SW6, REO_REMAP_SW7};
  3993. switch (soc->arch_id) {
  3994. case CDP_ARCH_TYPE_BE:
  3995. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  3996. soc->num_reo_dest_rings -
  3997. USE_2_IPA_RX_REO_RINGS, remap1,
  3998. remap2);
  3999. break;
  4000. case CDP_ARCH_TYPE_LI:
  4001. if (wlan_ipa_is_vlan_enabled()) {
  4002. hal_compute_reo_remap_ix2_ix3(
  4003. soc->hal_soc, ring,
  4004. soc->num_reo_dest_rings -
  4005. USE_2_IPA_RX_REO_RINGS, remap1,
  4006. remap2);
  4007. } else {
  4008. hal_compute_reo_remap_ix2_ix3(
  4009. soc->hal_soc, ring,
  4010. soc->num_reo_dest_rings -
  4011. USE_1_IPA_RX_REO_RING, remap1,
  4012. remap2);
  4013. }
  4014. hal_compute_reo_remap_ix0(soc->hal_soc, remap0);
  4015. break;
  4016. default:
  4017. dp_err("unknown arch_id 0x%x", soc->arch_id);
  4018. QDF_BUG(0);
  4019. }
  4020. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  4021. return true;
  4022. }
  4023. #ifdef IPA_WDI3_TX_TWO_PIPES
  4024. static bool dp_ipa_is_alt_tx_ring(int index)
  4025. {
  4026. return index == IPA_TX_ALT_RING_IDX;
  4027. }
  4028. static bool dp_ipa_is_alt_tx_comp_ring(int index)
  4029. {
  4030. return index == IPA_TX_ALT_COMP_RING_IDX;
  4031. }
  4032. #else /* !IPA_WDI3_TX_TWO_PIPES */
  4033. static bool dp_ipa_is_alt_tx_ring(int index)
  4034. {
  4035. return false;
  4036. }
  4037. static bool dp_ipa_is_alt_tx_comp_ring(int index)
  4038. {
  4039. return false;
  4040. }
  4041. #endif /* IPA_WDI3_TX_TWO_PIPES */
  4042. /**
  4043. * dp_ipa_get_tx_ring_size() - Get Tx ring size for IPA
  4044. *
  4045. * @tx_ring_num: Tx ring number
  4046. * @tx_ipa_ring_sz: Return param only updated for IPA.
  4047. * @soc_cfg_ctx: dp soc cfg context
  4048. *
  4049. * Return: None
  4050. */
  4051. static void dp_ipa_get_tx_ring_size(int tx_ring_num, int *tx_ipa_ring_sz,
  4052. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  4053. {
  4054. if (!soc_cfg_ctx->ipa_enabled)
  4055. return;
  4056. if (tx_ring_num == IPA_TCL_DATA_RING_IDX)
  4057. *tx_ipa_ring_sz = wlan_cfg_ipa_tx_ring_size(soc_cfg_ctx);
  4058. else if (dp_ipa_is_alt_tx_ring(tx_ring_num))
  4059. *tx_ipa_ring_sz = wlan_cfg_ipa_tx_alt_ring_size(soc_cfg_ctx);
  4060. }
  4061. /**
  4062. * dp_ipa_get_tx_comp_ring_size() - Get Tx comp ring size for IPA
  4063. *
  4064. * @tx_comp_ring_num: Tx comp ring number
  4065. * @tx_comp_ipa_ring_sz: Return param only updated for IPA.
  4066. * @soc_cfg_ctx: dp soc cfg context
  4067. *
  4068. * Return: None
  4069. */
  4070. static void dp_ipa_get_tx_comp_ring_size(int tx_comp_ring_num,
  4071. int *tx_comp_ipa_ring_sz,
  4072. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  4073. {
  4074. if (!soc_cfg_ctx->ipa_enabled)
  4075. return;
  4076. if (tx_comp_ring_num == IPA_TCL_DATA_RING_IDX)
  4077. *tx_comp_ipa_ring_sz =
  4078. wlan_cfg_ipa_tx_comp_ring_size(soc_cfg_ctx);
  4079. else if (dp_ipa_is_alt_tx_comp_ring(tx_comp_ring_num))
  4080. *tx_comp_ipa_ring_sz =
  4081. wlan_cfg_ipa_tx_alt_comp_ring_size(soc_cfg_ctx);
  4082. }
  4083. #else
  4084. static uint8_t dp_reo_ring_selection(uint32_t value, uint32_t *ring)
  4085. {
  4086. uint8_t num = 0;
  4087. switch (value) {
  4088. /* should we have all the different possible ring configs */
  4089. case 0xFF:
  4090. num = 8;
  4091. ring[0] = REO_REMAP_SW1;
  4092. ring[1] = REO_REMAP_SW2;
  4093. ring[2] = REO_REMAP_SW3;
  4094. ring[3] = REO_REMAP_SW4;
  4095. ring[4] = REO_REMAP_SW5;
  4096. ring[5] = REO_REMAP_SW6;
  4097. ring[6] = REO_REMAP_SW7;
  4098. ring[7] = REO_REMAP_SW8;
  4099. break;
  4100. case 0x3F:
  4101. num = 6;
  4102. ring[0] = REO_REMAP_SW1;
  4103. ring[1] = REO_REMAP_SW2;
  4104. ring[2] = REO_REMAP_SW3;
  4105. ring[3] = REO_REMAP_SW4;
  4106. ring[4] = REO_REMAP_SW5;
  4107. ring[5] = REO_REMAP_SW6;
  4108. break;
  4109. case 0xF:
  4110. num = 4;
  4111. ring[0] = REO_REMAP_SW1;
  4112. ring[1] = REO_REMAP_SW2;
  4113. ring[2] = REO_REMAP_SW3;
  4114. ring[3] = REO_REMAP_SW4;
  4115. break;
  4116. case 0xE:
  4117. num = 3;
  4118. ring[0] = REO_REMAP_SW2;
  4119. ring[1] = REO_REMAP_SW3;
  4120. ring[2] = REO_REMAP_SW4;
  4121. break;
  4122. case 0xD:
  4123. num = 3;
  4124. ring[0] = REO_REMAP_SW1;
  4125. ring[1] = REO_REMAP_SW3;
  4126. ring[2] = REO_REMAP_SW4;
  4127. break;
  4128. case 0xC:
  4129. num = 2;
  4130. ring[0] = REO_REMAP_SW3;
  4131. ring[1] = REO_REMAP_SW4;
  4132. break;
  4133. case 0xB:
  4134. num = 3;
  4135. ring[0] = REO_REMAP_SW1;
  4136. ring[1] = REO_REMAP_SW2;
  4137. ring[2] = REO_REMAP_SW4;
  4138. break;
  4139. case 0xA:
  4140. num = 2;
  4141. ring[0] = REO_REMAP_SW2;
  4142. ring[1] = REO_REMAP_SW4;
  4143. break;
  4144. case 0x9:
  4145. num = 2;
  4146. ring[0] = REO_REMAP_SW1;
  4147. ring[1] = REO_REMAP_SW4;
  4148. break;
  4149. case 0x8:
  4150. num = 1;
  4151. ring[0] = REO_REMAP_SW4;
  4152. break;
  4153. case 0x7:
  4154. num = 3;
  4155. ring[0] = REO_REMAP_SW1;
  4156. ring[1] = REO_REMAP_SW2;
  4157. ring[2] = REO_REMAP_SW3;
  4158. break;
  4159. case 0x6:
  4160. num = 2;
  4161. ring[0] = REO_REMAP_SW2;
  4162. ring[1] = REO_REMAP_SW3;
  4163. break;
  4164. case 0x5:
  4165. num = 2;
  4166. ring[0] = REO_REMAP_SW1;
  4167. ring[1] = REO_REMAP_SW3;
  4168. break;
  4169. case 0x4:
  4170. num = 1;
  4171. ring[0] = REO_REMAP_SW3;
  4172. break;
  4173. case 0x3:
  4174. num = 2;
  4175. ring[0] = REO_REMAP_SW1;
  4176. ring[1] = REO_REMAP_SW2;
  4177. break;
  4178. case 0x2:
  4179. num = 1;
  4180. ring[0] = REO_REMAP_SW2;
  4181. break;
  4182. case 0x1:
  4183. num = 1;
  4184. ring[0] = REO_REMAP_SW1;
  4185. break;
  4186. default:
  4187. dp_err("unknown reo ring map 0x%x", value);
  4188. QDF_BUG(0);
  4189. }
  4190. return num;
  4191. }
  4192. bool dp_reo_remap_config(struct dp_soc *soc,
  4193. uint32_t *remap0,
  4194. uint32_t *remap1,
  4195. uint32_t *remap2)
  4196. {
  4197. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  4198. uint32_t reo_config = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  4199. uint8_t num;
  4200. uint32_t ring[WLAN_CFG_NUM_REO_DEST_RING_MAX];
  4201. uint32_t value;
  4202. switch (offload_radio) {
  4203. case dp_nss_cfg_default:
  4204. value = reo_config & WLAN_CFG_NUM_REO_RINGS_MAP_MAX;
  4205. num = dp_reo_ring_selection(value, ring);
  4206. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  4207. num, remap1, remap2);
  4208. hal_compute_reo_remap_ix0(soc->hal_soc, remap0);
  4209. break;
  4210. case dp_nss_cfg_first_radio:
  4211. value = reo_config & 0xE;
  4212. num = dp_reo_ring_selection(value, ring);
  4213. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  4214. num, remap1, remap2);
  4215. break;
  4216. case dp_nss_cfg_second_radio:
  4217. value = reo_config & 0xD;
  4218. num = dp_reo_ring_selection(value, ring);
  4219. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  4220. num, remap1, remap2);
  4221. break;
  4222. case dp_nss_cfg_dbdc:
  4223. case dp_nss_cfg_dbtc:
  4224. /* return false if both or all are offloaded to NSS */
  4225. return false;
  4226. }
  4227. dp_debug("remap1 %x remap2 %x offload_radio %u",
  4228. *remap1, *remap2, offload_radio);
  4229. return true;
  4230. }
  4231. static void dp_ipa_get_tx_ring_size(int ring_num, int *tx_ipa_ring_sz,
  4232. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  4233. {
  4234. }
  4235. static void dp_ipa_get_tx_comp_ring_size(int tx_comp_ring_num,
  4236. int *tx_comp_ipa_ring_sz,
  4237. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  4238. {
  4239. }
  4240. #endif /* IPA_OFFLOAD */
  4241. /*
  4242. * dp_reo_frag_dst_set() - configure reo register to set the
  4243. * fragment destination ring
  4244. * @soc : Datapath soc
  4245. * @frag_dst_ring : output parameter to set fragment destination ring
  4246. *
  4247. * Based on offload_radio below fragment destination rings is selected
  4248. * 0 - TCL
  4249. * 1 - SW1
  4250. * 2 - SW2
  4251. * 3 - SW3
  4252. * 4 - SW4
  4253. * 5 - Release
  4254. * 6 - FW
  4255. * 7 - alternate select
  4256. *
  4257. * return: void
  4258. */
  4259. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  4260. {
  4261. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  4262. switch (offload_radio) {
  4263. case dp_nss_cfg_default:
  4264. *frag_dst_ring = REO_REMAP_TCL;
  4265. break;
  4266. case dp_nss_cfg_first_radio:
  4267. /*
  4268. * This configuration is valid for single band radio which
  4269. * is also NSS offload.
  4270. */
  4271. case dp_nss_cfg_dbdc:
  4272. case dp_nss_cfg_dbtc:
  4273. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  4274. break;
  4275. default:
  4276. dp_init_err("%pK: dp_reo_frag_dst_set invalid offload radio config", soc);
  4277. break;
  4278. }
  4279. }
  4280. #ifdef ENABLE_VERBOSE_DEBUG
  4281. static void dp_enable_verbose_debug(struct dp_soc *soc)
  4282. {
  4283. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4284. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4285. if (soc_cfg_ctx->per_pkt_trace & dp_verbose_debug_mask)
  4286. is_dp_verbose_debug_enabled = true;
  4287. if (soc_cfg_ctx->per_pkt_trace & hal_verbose_debug_mask)
  4288. hal_set_verbose_debug(true);
  4289. else
  4290. hal_set_verbose_debug(false);
  4291. }
  4292. #else
  4293. static void dp_enable_verbose_debug(struct dp_soc *soc)
  4294. {
  4295. }
  4296. #endif
  4297. #ifdef WLAN_FEATURE_STATS_EXT
  4298. static inline void dp_create_ext_stats_event(struct dp_soc *soc)
  4299. {
  4300. qdf_event_create(&soc->rx_hw_stats_event);
  4301. }
  4302. #else
  4303. static inline void dp_create_ext_stats_event(struct dp_soc *soc)
  4304. {
  4305. }
  4306. #endif
  4307. static void dp_deinit_tx_pair_by_index(struct dp_soc *soc, int index)
  4308. {
  4309. int tcl_ring_num, wbm_ring_num;
  4310. wlan_cfg_get_tcl_wbm_ring_num_for_index(soc->wlan_cfg_ctx,
  4311. index,
  4312. &tcl_ring_num,
  4313. &wbm_ring_num);
  4314. if (tcl_ring_num == -1) {
  4315. dp_err("incorrect tcl ring num for index %u", index);
  4316. return;
  4317. }
  4318. wlan_minidump_remove(soc->tcl_data_ring[index].base_vaddr_unaligned,
  4319. soc->tcl_data_ring[index].alloc_size,
  4320. soc->ctrl_psoc,
  4321. WLAN_MD_DP_SRNG_TCL_DATA,
  4322. "tcl_data_ring");
  4323. dp_info("index %u tcl %u wbm %u", index, tcl_ring_num, wbm_ring_num);
  4324. dp_srng_deinit(soc, &soc->tcl_data_ring[index], TCL_DATA,
  4325. tcl_ring_num);
  4326. if (wbm_ring_num == INVALID_WBM_RING_NUM)
  4327. return;
  4328. wlan_minidump_remove(soc->tx_comp_ring[index].base_vaddr_unaligned,
  4329. soc->tx_comp_ring[index].alloc_size,
  4330. soc->ctrl_psoc,
  4331. WLAN_MD_DP_SRNG_TX_COMP,
  4332. "tcl_comp_ring");
  4333. dp_srng_deinit(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  4334. wbm_ring_num);
  4335. }
  4336. /**
  4337. * dp_init_tx_ring_pair_by_index() - The function inits tcl data/wbm completion
  4338. * ring pair
  4339. * @soc: DP soc pointer
  4340. * @index: index of soc->tcl_data or soc->tx_comp to initialize
  4341. *
  4342. * Return: QDF_STATUS_SUCCESS on success, error code otherwise.
  4343. */
  4344. static QDF_STATUS dp_init_tx_ring_pair_by_index(struct dp_soc *soc,
  4345. uint8_t index)
  4346. {
  4347. int tcl_ring_num, wbm_ring_num;
  4348. uint8_t bm_id;
  4349. if (index >= MAX_TCL_DATA_RINGS) {
  4350. dp_err("unexpected index!");
  4351. QDF_BUG(0);
  4352. goto fail1;
  4353. }
  4354. wlan_cfg_get_tcl_wbm_ring_num_for_index(soc->wlan_cfg_ctx,
  4355. index,
  4356. &tcl_ring_num,
  4357. &wbm_ring_num);
  4358. if (tcl_ring_num == -1) {
  4359. dp_err("incorrect tcl ring num for index %u", index);
  4360. goto fail1;
  4361. }
  4362. dp_info("index %u tcl %u wbm %u", index, tcl_ring_num, wbm_ring_num);
  4363. if (dp_srng_init(soc, &soc->tcl_data_ring[index], TCL_DATA,
  4364. tcl_ring_num, 0)) {
  4365. dp_err("dp_srng_init failed for tcl_data_ring");
  4366. goto fail1;
  4367. }
  4368. wlan_minidump_log(soc->tcl_data_ring[index].base_vaddr_unaligned,
  4369. soc->tcl_data_ring[index].alloc_size,
  4370. soc->ctrl_psoc,
  4371. WLAN_MD_DP_SRNG_TCL_DATA,
  4372. "tcl_data_ring");
  4373. if (wbm_ring_num == INVALID_WBM_RING_NUM)
  4374. goto set_rbm;
  4375. if (dp_srng_init(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  4376. wbm_ring_num, 0)) {
  4377. dp_err("dp_srng_init failed for tx_comp_ring");
  4378. goto fail1;
  4379. }
  4380. wlan_minidump_log(soc->tx_comp_ring[index].base_vaddr_unaligned,
  4381. soc->tx_comp_ring[index].alloc_size,
  4382. soc->ctrl_psoc,
  4383. WLAN_MD_DP_SRNG_TX_COMP,
  4384. "tcl_comp_ring");
  4385. set_rbm:
  4386. bm_id = wlan_cfg_get_rbm_id_for_index(soc->wlan_cfg_ctx, tcl_ring_num);
  4387. soc->arch_ops.tx_implicit_rbm_set(soc, tcl_ring_num, bm_id);
  4388. return QDF_STATUS_SUCCESS;
  4389. fail1:
  4390. return QDF_STATUS_E_FAILURE;
  4391. }
  4392. static void dp_free_tx_ring_pair_by_index(struct dp_soc *soc, uint8_t index)
  4393. {
  4394. dp_debug("index %u", index);
  4395. dp_srng_free(soc, &soc->tcl_data_ring[index]);
  4396. dp_srng_free(soc, &soc->tx_comp_ring[index]);
  4397. }
  4398. /**
  4399. * dp_alloc_tx_ring_pair_by_index() - The function allocs tcl data/wbm2sw
  4400. * ring pair for the given "index"
  4401. * @soc: DP soc pointer
  4402. * @index: index of soc->tcl_data or soc->tx_comp to initialize
  4403. *
  4404. * Return: QDF_STATUS_SUCCESS on success, error code otherwise.
  4405. */
  4406. static QDF_STATUS dp_alloc_tx_ring_pair_by_index(struct dp_soc *soc,
  4407. uint8_t index)
  4408. {
  4409. int tx_ring_size;
  4410. int tx_comp_ring_size;
  4411. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  4412. int cached = 0;
  4413. if (index >= MAX_TCL_DATA_RINGS) {
  4414. dp_err("unexpected index!");
  4415. QDF_BUG(0);
  4416. goto fail1;
  4417. }
  4418. dp_debug("index %u", index);
  4419. tx_ring_size = wlan_cfg_tx_ring_size(soc_cfg_ctx);
  4420. dp_ipa_get_tx_ring_size(index, &tx_ring_size, soc_cfg_ctx);
  4421. if (dp_srng_alloc(soc, &soc->tcl_data_ring[index], TCL_DATA,
  4422. tx_ring_size, cached)) {
  4423. dp_err("dp_srng_alloc failed for tcl_data_ring");
  4424. goto fail1;
  4425. }
  4426. tx_comp_ring_size = wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  4427. dp_ipa_get_tx_comp_ring_size(index, &tx_comp_ring_size, soc_cfg_ctx);
  4428. /* Enable cached TCL desc if NSS offload is disabled */
  4429. if (!wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx))
  4430. cached = WLAN_CFG_DST_RING_CACHED_DESC;
  4431. if (wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, index) ==
  4432. INVALID_WBM_RING_NUM)
  4433. return QDF_STATUS_SUCCESS;
  4434. if (dp_srng_alloc(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  4435. tx_comp_ring_size, cached)) {
  4436. dp_err("dp_srng_alloc failed for tx_comp_ring");
  4437. goto fail1;
  4438. }
  4439. return QDF_STATUS_SUCCESS;
  4440. fail1:
  4441. return QDF_STATUS_E_FAILURE;
  4442. }
  4443. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  4444. {
  4445. struct cdp_lro_hash_config lro_hash;
  4446. QDF_STATUS status;
  4447. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  4448. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  4449. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  4450. dp_err("LRO, GRO and RX hash disabled");
  4451. return QDF_STATUS_E_FAILURE;
  4452. }
  4453. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  4454. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  4455. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  4456. lro_hash.lro_enable = 1;
  4457. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  4458. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  4459. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  4460. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  4461. }
  4462. soc->arch_ops.get_rx_hash_key(soc, &lro_hash);
  4463. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  4464. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  4465. QDF_BUG(0);
  4466. dp_err("lro_hash_config not configured");
  4467. return QDF_STATUS_E_FAILURE;
  4468. }
  4469. status = soc->cdp_soc.ol_ops->lro_hash_config(soc->ctrl_psoc,
  4470. pdev->pdev_id,
  4471. &lro_hash);
  4472. if (!QDF_IS_STATUS_SUCCESS(status)) {
  4473. dp_err("failed to send lro_hash_config to FW %u", status);
  4474. return status;
  4475. }
  4476. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  4477. lro_hash.lro_enable, lro_hash.tcp_flag,
  4478. lro_hash.tcp_flag_mask);
  4479. dp_info("toeplitz_hash_ipv4:");
  4480. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4481. lro_hash.toeplitz_hash_ipv4,
  4482. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  4483. LRO_IPV4_SEED_ARR_SZ));
  4484. dp_info("toeplitz_hash_ipv6:");
  4485. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4486. lro_hash.toeplitz_hash_ipv6,
  4487. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  4488. LRO_IPV6_SEED_ARR_SZ));
  4489. return status;
  4490. }
  4491. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  4492. /*
  4493. * dp_reap_timer_init() - initialize the reap timer
  4494. * @soc: data path SoC handle
  4495. *
  4496. * Return: void
  4497. */
  4498. static void dp_reap_timer_init(struct dp_soc *soc)
  4499. {
  4500. /*
  4501. * Timer to reap rxdma status rings.
  4502. * Needed until we enable ppdu end interrupts
  4503. */
  4504. dp_monitor_reap_timer_init(soc);
  4505. dp_monitor_vdev_timer_init(soc);
  4506. }
  4507. /*
  4508. * dp_reap_timer_deinit() - de-initialize the reap timer
  4509. * @soc: data path SoC handle
  4510. *
  4511. * Return: void
  4512. */
  4513. static void dp_reap_timer_deinit(struct dp_soc *soc)
  4514. {
  4515. dp_monitor_reap_timer_deinit(soc);
  4516. }
  4517. #else
  4518. /* WIN use case */
  4519. static void dp_reap_timer_init(struct dp_soc *soc)
  4520. {
  4521. /* Configure LMAC rings in Polled mode */
  4522. if (soc->lmac_polled_mode) {
  4523. /*
  4524. * Timer to reap lmac rings.
  4525. */
  4526. qdf_timer_init(soc->osdev, &soc->lmac_reap_timer,
  4527. dp_service_lmac_rings, (void *)soc,
  4528. QDF_TIMER_TYPE_WAKE_APPS);
  4529. soc->lmac_timer_init = 1;
  4530. qdf_timer_mod(&soc->lmac_reap_timer, DP_INTR_POLL_TIMER_MS);
  4531. }
  4532. }
  4533. static void dp_reap_timer_deinit(struct dp_soc *soc)
  4534. {
  4535. if (soc->lmac_timer_init) {
  4536. qdf_timer_stop(&soc->lmac_reap_timer);
  4537. qdf_timer_free(&soc->lmac_reap_timer);
  4538. soc->lmac_timer_init = 0;
  4539. }
  4540. }
  4541. #endif
  4542. #ifdef QCA_HOST2FW_RXBUF_RING
  4543. /*
  4544. * dp_rxdma_ring_alloc() - allocate the RXDMA rings
  4545. * @soc: data path SoC handle
  4546. * @pdev: Physical device handle
  4547. *
  4548. * Return: 0 - success, > 0 - failure
  4549. */
  4550. static int dp_rxdma_ring_alloc(struct dp_soc *soc, struct dp_pdev *pdev)
  4551. {
  4552. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  4553. int max_mac_rings;
  4554. int i;
  4555. int ring_size;
  4556. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  4557. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  4558. ring_size = wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx);
  4559. for (i = 0; i < max_mac_rings; i++) {
  4560. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  4561. if (dp_srng_alloc(soc, &pdev->rx_mac_buf_ring[i],
  4562. RXDMA_BUF, ring_size, 0)) {
  4563. dp_init_err("%pK: failed rx mac ring setup", soc);
  4564. return QDF_STATUS_E_FAILURE;
  4565. }
  4566. }
  4567. return QDF_STATUS_SUCCESS;
  4568. }
  4569. /*
  4570. * dp_rxdma_ring_setup() - configure the RXDMA rings
  4571. * @soc: data path SoC handle
  4572. * @pdev: Physical device handle
  4573. *
  4574. * Return: 0 - success, > 0 - failure
  4575. */
  4576. static int dp_rxdma_ring_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  4577. {
  4578. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  4579. int max_mac_rings;
  4580. int i;
  4581. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  4582. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  4583. for (i = 0; i < max_mac_rings; i++) {
  4584. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  4585. if (dp_srng_init(soc, &pdev->rx_mac_buf_ring[i],
  4586. RXDMA_BUF, 1, i)) {
  4587. dp_init_err("%pK: failed rx mac ring setup", soc);
  4588. return QDF_STATUS_E_FAILURE;
  4589. }
  4590. }
  4591. return QDF_STATUS_SUCCESS;
  4592. }
  4593. /*
  4594. * dp_rxdma_ring_cleanup() - Deinit the RXDMA rings and reap timer
  4595. * @soc: data path SoC handle
  4596. * @pdev: Physical device handle
  4597. *
  4598. * Return: void
  4599. */
  4600. static void dp_rxdma_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev)
  4601. {
  4602. int i;
  4603. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  4604. dp_srng_deinit(soc, &pdev->rx_mac_buf_ring[i], RXDMA_BUF, 1);
  4605. dp_reap_timer_deinit(soc);
  4606. }
  4607. /*
  4608. * dp_rxdma_ring_free() - Free the RXDMA rings
  4609. * @pdev: Physical device handle
  4610. *
  4611. * Return: void
  4612. */
  4613. static void dp_rxdma_ring_free(struct dp_pdev *pdev)
  4614. {
  4615. int i;
  4616. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  4617. dp_srng_free(pdev->soc, &pdev->rx_mac_buf_ring[i]);
  4618. }
  4619. #else
  4620. static int dp_rxdma_ring_alloc(struct dp_soc *soc, struct dp_pdev *pdev)
  4621. {
  4622. return QDF_STATUS_SUCCESS;
  4623. }
  4624. static int dp_rxdma_ring_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  4625. {
  4626. return QDF_STATUS_SUCCESS;
  4627. }
  4628. static void dp_rxdma_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev)
  4629. {
  4630. dp_reap_timer_deinit(soc);
  4631. }
  4632. static void dp_rxdma_ring_free(struct dp_pdev *pdev)
  4633. {
  4634. }
  4635. #endif
  4636. /**
  4637. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  4638. * @pdev - DP_PDEV handle
  4639. *
  4640. * Return: void
  4641. */
  4642. static inline void
  4643. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  4644. {
  4645. uint8_t map_id;
  4646. struct dp_soc *soc = pdev->soc;
  4647. if (!soc)
  4648. return;
  4649. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  4650. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  4651. default_dscp_tid_map,
  4652. sizeof(default_dscp_tid_map));
  4653. }
  4654. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  4655. hal_tx_set_dscp_tid_map(soc->hal_soc,
  4656. default_dscp_tid_map,
  4657. map_id);
  4658. }
  4659. }
  4660. /**
  4661. * dp_pcp_tid_map_setup(): Initialize the pcp-tid maps
  4662. * @pdev - DP_PDEV handle
  4663. *
  4664. * Return: void
  4665. */
  4666. static inline void
  4667. dp_pcp_tid_map_setup(struct dp_pdev *pdev)
  4668. {
  4669. struct dp_soc *soc = pdev->soc;
  4670. if (!soc)
  4671. return;
  4672. qdf_mem_copy(soc->pcp_tid_map, default_pcp_tid_map,
  4673. sizeof(default_pcp_tid_map));
  4674. hal_tx_set_pcp_tid_map_default(soc->hal_soc, default_pcp_tid_map);
  4675. }
  4676. #ifdef IPA_OFFLOAD
  4677. /**
  4678. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  4679. * @soc: data path instance
  4680. * @pdev: core txrx pdev context
  4681. *
  4682. * Return: QDF_STATUS_SUCCESS: success
  4683. * QDF_STATUS_E_RESOURCES: Error return
  4684. */
  4685. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4686. struct dp_pdev *pdev)
  4687. {
  4688. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4689. int entries;
  4690. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4691. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4692. entries =
  4693. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  4694. /* Setup second Rx refill buffer ring */
  4695. if (dp_srng_alloc(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  4696. entries, 0)) {
  4697. dp_init_err("%pK: dp_srng_alloc failed second"
  4698. "rx refill ring", soc);
  4699. return QDF_STATUS_E_FAILURE;
  4700. }
  4701. }
  4702. return QDF_STATUS_SUCCESS;
  4703. }
  4704. #ifdef IPA_WDI3_VLAN_SUPPORT
  4705. static int dp_setup_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4706. struct dp_pdev *pdev)
  4707. {
  4708. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4709. int entries;
  4710. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4711. wlan_ipa_is_vlan_enabled()) {
  4712. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4713. entries =
  4714. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  4715. /* Setup second Rx refill buffer ring */
  4716. if (dp_srng_alloc(soc, &pdev->rx_refill_buf_ring3, RXDMA_BUF,
  4717. entries, 0)) {
  4718. dp_init_err("%pK: alloc failed for 3rd rx refill ring",
  4719. soc);
  4720. return QDF_STATUS_E_FAILURE;
  4721. }
  4722. }
  4723. return QDF_STATUS_SUCCESS;
  4724. }
  4725. static int dp_init_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4726. struct dp_pdev *pdev)
  4727. {
  4728. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4729. wlan_ipa_is_vlan_enabled()) {
  4730. if (dp_srng_init(soc, &pdev->rx_refill_buf_ring3, RXDMA_BUF,
  4731. IPA_RX_ALT_REFILL_BUF_RING_IDX,
  4732. pdev->pdev_id)) {
  4733. dp_init_err("%pK: init failed for 3rd rx refill ring",
  4734. soc);
  4735. return QDF_STATUS_E_FAILURE;
  4736. }
  4737. }
  4738. return QDF_STATUS_SUCCESS;
  4739. }
  4740. static void dp_deinit_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4741. struct dp_pdev *pdev)
  4742. {
  4743. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4744. wlan_ipa_is_vlan_enabled())
  4745. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring3, RXDMA_BUF, 0);
  4746. }
  4747. static void dp_free_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4748. struct dp_pdev *pdev)
  4749. {
  4750. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4751. wlan_ipa_is_vlan_enabled())
  4752. dp_srng_free(soc, &pdev->rx_refill_buf_ring3);
  4753. }
  4754. #else
  4755. static int dp_setup_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4756. struct dp_pdev *pdev)
  4757. {
  4758. return QDF_STATUS_SUCCESS;
  4759. }
  4760. static int dp_init_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4761. struct dp_pdev *pdev)
  4762. {
  4763. return QDF_STATUS_SUCCESS;
  4764. }
  4765. static void dp_deinit_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4766. struct dp_pdev *pdev)
  4767. {
  4768. }
  4769. static void dp_free_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4770. struct dp_pdev *pdev)
  4771. {
  4772. }
  4773. #endif
  4774. /**
  4775. * dp_deinit_ipa_rx_refill_buf_ring - deinit second Rx refill buffer ring
  4776. * @soc: data path instance
  4777. * @pdev: core txrx pdev context
  4778. *
  4779. * Return: void
  4780. */
  4781. static void dp_deinit_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4782. struct dp_pdev *pdev)
  4783. {
  4784. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  4785. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF, 0);
  4786. }
  4787. /**
  4788. * dp_init_ipa_rx_refill_buf_ring - Init second Rx refill buffer ring
  4789. * @soc: data path instance
  4790. * @pdev: core txrx pdev context
  4791. *
  4792. * Return: QDF_STATUS_SUCCESS: success
  4793. * QDF_STATUS_E_RESOURCES: Error return
  4794. */
  4795. static int dp_init_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4796. struct dp_pdev *pdev)
  4797. {
  4798. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4799. if (dp_srng_init(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  4800. IPA_RX_REFILL_BUF_RING_IDX, pdev->pdev_id)) {
  4801. dp_init_err("%pK: dp_srng_init failed second"
  4802. "rx refill ring", soc);
  4803. return QDF_STATUS_E_FAILURE;
  4804. }
  4805. }
  4806. if (dp_init_ipa_rx_alt_refill_buf_ring(soc, pdev)) {
  4807. dp_deinit_ipa_rx_refill_buf_ring(soc, pdev);
  4808. return QDF_STATUS_E_FAILURE;
  4809. }
  4810. return QDF_STATUS_SUCCESS;
  4811. }
  4812. /**
  4813. * dp_free_ipa_rx_refill_buf_ring - free second Rx refill buffer ring
  4814. * @soc: data path instance
  4815. * @pdev: core txrx pdev context
  4816. *
  4817. * Return: void
  4818. */
  4819. static void dp_free_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4820. struct dp_pdev *pdev)
  4821. {
  4822. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  4823. dp_srng_free(soc, &pdev->rx_refill_buf_ring2);
  4824. }
  4825. #else
  4826. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4827. struct dp_pdev *pdev)
  4828. {
  4829. return QDF_STATUS_SUCCESS;
  4830. }
  4831. static int dp_init_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4832. struct dp_pdev *pdev)
  4833. {
  4834. return QDF_STATUS_SUCCESS;
  4835. }
  4836. static void dp_deinit_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4837. struct dp_pdev *pdev)
  4838. {
  4839. }
  4840. static void dp_free_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4841. struct dp_pdev *pdev)
  4842. {
  4843. }
  4844. static int dp_setup_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4845. struct dp_pdev *pdev)
  4846. {
  4847. return QDF_STATUS_SUCCESS;
  4848. }
  4849. static void dp_deinit_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4850. struct dp_pdev *pdev)
  4851. {
  4852. }
  4853. static void dp_free_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4854. struct dp_pdev *pdev)
  4855. {
  4856. }
  4857. #endif
  4858. #ifdef WLAN_FEATURE_DP_CFG_EVENT_HISTORY
  4859. /**
  4860. * dp_soc_cfg_history_attach() - Allocate and attach datapath config events
  4861. * history
  4862. * @soc: DP soc handle
  4863. *
  4864. * Return: None
  4865. */
  4866. static void dp_soc_cfg_history_attach(struct dp_soc *soc)
  4867. {
  4868. dp_soc_frag_history_attach(soc, &soc->cfg_event_history,
  4869. DP_CFG_EVT_HIST_MAX_SLOTS,
  4870. DP_CFG_EVT_HIST_PER_SLOT_MAX,
  4871. sizeof(struct dp_cfg_event),
  4872. true, DP_CFG_EVENT_HIST_TYPE);
  4873. }
  4874. /**
  4875. * dp_soc_cfg_history_detach() - Detach and free DP config events history
  4876. * @soc: DP soc handle
  4877. *
  4878. * Return: none
  4879. */
  4880. static void dp_soc_cfg_history_detach(struct dp_soc *soc)
  4881. {
  4882. dp_soc_frag_history_detach(soc, &soc->cfg_event_history,
  4883. DP_CFG_EVT_HIST_MAX_SLOTS,
  4884. true, DP_CFG_EVENT_HIST_TYPE);
  4885. }
  4886. #else
  4887. static void dp_soc_cfg_history_attach(struct dp_soc *soc)
  4888. {
  4889. }
  4890. static void dp_soc_cfg_history_detach(struct dp_soc *soc)
  4891. {
  4892. }
  4893. #endif
  4894. #ifdef DP_TX_HW_DESC_HISTORY
  4895. /**
  4896. * dp_soc_tx_hw_desc_history_attach - Attach TX HW descriptor history
  4897. *
  4898. * @soc: DP soc handle
  4899. *
  4900. * Return: None
  4901. */
  4902. static void dp_soc_tx_hw_desc_history_attach(struct dp_soc *soc)
  4903. {
  4904. dp_soc_frag_history_attach(soc, &soc->tx_hw_desc_history,
  4905. DP_TX_HW_DESC_HIST_MAX_SLOTS,
  4906. DP_TX_HW_DESC_HIST_PER_SLOT_MAX,
  4907. sizeof(struct dp_tx_hw_desc_evt),
  4908. true, DP_TX_HW_DESC_HIST_TYPE);
  4909. }
  4910. static void dp_soc_tx_hw_desc_history_detach(struct dp_soc *soc)
  4911. {
  4912. dp_soc_frag_history_detach(soc, &soc->tx_hw_desc_history,
  4913. DP_TX_HW_DESC_HIST_MAX_SLOTS,
  4914. true, DP_TX_HW_DESC_HIST_TYPE);
  4915. }
  4916. #else /* DP_TX_HW_DESC_HISTORY */
  4917. static inline void
  4918. dp_soc_tx_hw_desc_history_attach(struct dp_soc *soc)
  4919. {
  4920. }
  4921. static inline void
  4922. dp_soc_tx_hw_desc_history_detach(struct dp_soc *soc)
  4923. {
  4924. }
  4925. #endif /* DP_TX_HW_DESC_HISTORY */
  4926. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  4927. #ifndef RX_DEFRAG_DO_NOT_REINJECT
  4928. /**
  4929. * dp_soc_rx_reinject_ring_history_attach - Attach the reo reinject ring
  4930. * history.
  4931. * @soc: DP soc handle
  4932. *
  4933. * Return: None
  4934. */
  4935. static void dp_soc_rx_reinject_ring_history_attach(struct dp_soc *soc)
  4936. {
  4937. soc->rx_reinject_ring_history =
  4938. dp_context_alloc_mem(soc, DP_RX_REINJECT_RING_HIST_TYPE,
  4939. sizeof(struct dp_rx_reinject_history));
  4940. if (soc->rx_reinject_ring_history)
  4941. qdf_atomic_init(&soc->rx_reinject_ring_history->index);
  4942. }
  4943. #else /* RX_DEFRAG_DO_NOT_REINJECT */
  4944. static inline void
  4945. dp_soc_rx_reinject_ring_history_attach(struct dp_soc *soc)
  4946. {
  4947. }
  4948. #endif /* RX_DEFRAG_DO_NOT_REINJECT */
  4949. /**
  4950. * dp_soc_rx_history_attach() - Attach the ring history record buffers
  4951. * @soc: DP soc structure
  4952. *
  4953. * This function allocates the memory for recording the rx ring, rx error
  4954. * ring and the reinject ring entries. There is no error returned in case
  4955. * of allocation failure since the record function checks if the history is
  4956. * initialized or not. We do not want to fail the driver load in case of
  4957. * failure to allocate memory for debug history.
  4958. *
  4959. * Returns: None
  4960. */
  4961. static void dp_soc_rx_history_attach(struct dp_soc *soc)
  4962. {
  4963. int i;
  4964. uint32_t rx_ring_hist_size;
  4965. uint32_t rx_refill_ring_hist_size;
  4966. rx_ring_hist_size = sizeof(*soc->rx_ring_history[0]);
  4967. rx_refill_ring_hist_size = sizeof(*soc->rx_refill_ring_history[0]);
  4968. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  4969. soc->rx_ring_history[i] = dp_context_alloc_mem(
  4970. soc, DP_RX_RING_HIST_TYPE, rx_ring_hist_size);
  4971. if (soc->rx_ring_history[i])
  4972. qdf_atomic_init(&soc->rx_ring_history[i]->index);
  4973. }
  4974. soc->rx_err_ring_history = dp_context_alloc_mem(
  4975. soc, DP_RX_ERR_RING_HIST_TYPE, rx_ring_hist_size);
  4976. if (soc->rx_err_ring_history)
  4977. qdf_atomic_init(&soc->rx_err_ring_history->index);
  4978. dp_soc_rx_reinject_ring_history_attach(soc);
  4979. for (i = 0; i < MAX_PDEV_CNT; i++) {
  4980. soc->rx_refill_ring_history[i] = dp_context_alloc_mem(
  4981. soc,
  4982. DP_RX_REFILL_RING_HIST_TYPE,
  4983. rx_refill_ring_hist_size);
  4984. if (soc->rx_refill_ring_history[i])
  4985. qdf_atomic_init(&soc->rx_refill_ring_history[i]->index);
  4986. }
  4987. }
  4988. static void dp_soc_rx_history_detach(struct dp_soc *soc)
  4989. {
  4990. int i;
  4991. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  4992. dp_context_free_mem(soc, DP_RX_RING_HIST_TYPE,
  4993. soc->rx_ring_history[i]);
  4994. dp_context_free_mem(soc, DP_RX_ERR_RING_HIST_TYPE,
  4995. soc->rx_err_ring_history);
  4996. /*
  4997. * No need for a featurized detach since qdf_mem_free takes
  4998. * care of NULL pointer.
  4999. */
  5000. dp_context_free_mem(soc, DP_RX_REINJECT_RING_HIST_TYPE,
  5001. soc->rx_reinject_ring_history);
  5002. for (i = 0; i < MAX_PDEV_CNT; i++)
  5003. dp_context_free_mem(soc, DP_RX_REFILL_RING_HIST_TYPE,
  5004. soc->rx_refill_ring_history[i]);
  5005. }
  5006. #else
  5007. static inline void dp_soc_rx_history_attach(struct dp_soc *soc)
  5008. {
  5009. }
  5010. static inline void dp_soc_rx_history_detach(struct dp_soc *soc)
  5011. {
  5012. }
  5013. #endif
  5014. #ifdef WLAN_FEATURE_DP_MON_STATUS_RING_HISTORY
  5015. /**
  5016. * dp_soc_mon_status_ring_history_attach() - Attach the monitor status
  5017. * buffer record history.
  5018. * @soc: DP soc handle
  5019. *
  5020. * This function allocates memory to track the event for a monitor
  5021. * status buffer, before its parsed and freed.
  5022. *
  5023. * Return: None
  5024. */
  5025. static void dp_soc_mon_status_ring_history_attach(struct dp_soc *soc)
  5026. {
  5027. soc->mon_status_ring_history = dp_context_alloc_mem(soc,
  5028. DP_MON_STATUS_BUF_HIST_TYPE,
  5029. sizeof(struct dp_mon_status_ring_history));
  5030. if (!soc->mon_status_ring_history) {
  5031. dp_err("Failed to alloc memory for mon status ring history");
  5032. return;
  5033. }
  5034. }
  5035. /**
  5036. * dp_soc_mon_status_ring_history_detach() - Detach the monitor status buffer
  5037. * record history.
  5038. * @soc: DP soc handle
  5039. *
  5040. * Return: None
  5041. */
  5042. static void dp_soc_mon_status_ring_history_detach(struct dp_soc *soc)
  5043. {
  5044. dp_context_free_mem(soc, DP_MON_STATUS_BUF_HIST_TYPE,
  5045. soc->mon_status_ring_history);
  5046. }
  5047. #else
  5048. static void dp_soc_mon_status_ring_history_attach(struct dp_soc *soc)
  5049. {
  5050. }
  5051. static void dp_soc_mon_status_ring_history_detach(struct dp_soc *soc)
  5052. {
  5053. }
  5054. #endif
  5055. #ifdef WLAN_FEATURE_DP_TX_DESC_HISTORY
  5056. /**
  5057. * dp_soc_tx_history_attach() - Attach the ring history record buffers
  5058. * @soc: DP soc structure
  5059. *
  5060. * This function allocates the memory for recording the tx tcl ring and
  5061. * the tx comp ring entries. There is no error returned in case
  5062. * of allocation failure since the record function checks if the history is
  5063. * initialized or not. We do not want to fail the driver load in case of
  5064. * failure to allocate memory for debug history.
  5065. *
  5066. * Returns: None
  5067. */
  5068. static void dp_soc_tx_history_attach(struct dp_soc *soc)
  5069. {
  5070. dp_soc_frag_history_attach(soc, &soc->tx_tcl_history,
  5071. DP_TX_TCL_HIST_MAX_SLOTS,
  5072. DP_TX_TCL_HIST_PER_SLOT_MAX,
  5073. sizeof(struct dp_tx_desc_event),
  5074. true, DP_TX_TCL_HIST_TYPE);
  5075. dp_soc_frag_history_attach(soc, &soc->tx_comp_history,
  5076. DP_TX_COMP_HIST_MAX_SLOTS,
  5077. DP_TX_COMP_HIST_PER_SLOT_MAX,
  5078. sizeof(struct dp_tx_desc_event),
  5079. true, DP_TX_COMP_HIST_TYPE);
  5080. }
  5081. /**
  5082. * dp_soc_tx_history_detach() - Detach the ring history record buffers
  5083. * @soc: DP soc structure
  5084. *
  5085. * This function frees the memory for recording the tx tcl ring and
  5086. * the tx comp ring entries.
  5087. *
  5088. * Returns: None
  5089. */
  5090. static void dp_soc_tx_history_detach(struct dp_soc *soc)
  5091. {
  5092. dp_soc_frag_history_detach(soc, &soc->tx_tcl_history,
  5093. DP_TX_TCL_HIST_MAX_SLOTS,
  5094. true, DP_TX_TCL_HIST_TYPE);
  5095. dp_soc_frag_history_detach(soc, &soc->tx_comp_history,
  5096. DP_TX_COMP_HIST_MAX_SLOTS,
  5097. true, DP_TX_COMP_HIST_TYPE);
  5098. }
  5099. #else
  5100. static inline void dp_soc_tx_history_attach(struct dp_soc *soc)
  5101. {
  5102. }
  5103. static inline void dp_soc_tx_history_detach(struct dp_soc *soc)
  5104. {
  5105. }
  5106. #endif /* WLAN_FEATURE_DP_TX_DESC_HISTORY */
  5107. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  5108. /**
  5109. * dp_rx_fst_attach_wrapper() - wrapper API for dp_rx_fst_attach
  5110. * @soc: SoC handle
  5111. * @pdev: Pdev handle
  5112. *
  5113. * Return: Handle to flow search table entry
  5114. */
  5115. QDF_STATUS
  5116. dp_rx_fst_attach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5117. {
  5118. struct dp_rx_fst *rx_fst = NULL;
  5119. QDF_STATUS ret = QDF_STATUS_SUCCESS;
  5120. /* for Lithium the below API is not registered
  5121. * hence fst attach happens for each pdev
  5122. */
  5123. if (!soc->arch_ops.dp_get_rx_fst)
  5124. return dp_rx_fst_attach(soc, pdev);
  5125. rx_fst = soc->arch_ops.dp_get_rx_fst(soc);
  5126. /* for BE the FST attach is called only once per
  5127. * ML context. if rx_fst is already registered
  5128. * increase the ref count and return.
  5129. */
  5130. if (rx_fst) {
  5131. soc->rx_fst = rx_fst;
  5132. pdev->rx_fst = rx_fst;
  5133. soc->arch_ops.dp_rx_fst_ref(soc);
  5134. } else {
  5135. ret = dp_rx_fst_attach(soc, pdev);
  5136. if ((ret != QDF_STATUS_SUCCESS) &&
  5137. (ret != QDF_STATUS_E_NOSUPPORT))
  5138. return ret;
  5139. soc->arch_ops.dp_set_rx_fst(soc, soc->rx_fst);
  5140. soc->arch_ops.dp_rx_fst_ref(soc);
  5141. }
  5142. return ret;
  5143. }
  5144. /**
  5145. * dp_rx_fst_detach_wrapper() - wrapper API for dp_rx_fst_detach
  5146. * @soc: SoC handle
  5147. * @pdev: Pdev handle
  5148. *
  5149. * Return: None
  5150. */
  5151. void
  5152. dp_rx_fst_detach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5153. {
  5154. struct dp_rx_fst *rx_fst = NULL;
  5155. /* for Lithium the below API is not registered
  5156. * hence fst detach happens for each pdev
  5157. */
  5158. if (!soc->arch_ops.dp_get_rx_fst) {
  5159. dp_rx_fst_detach(soc, pdev);
  5160. return;
  5161. }
  5162. rx_fst = soc->arch_ops.dp_get_rx_fst(soc);
  5163. /* for BE the FST detach is called only when last
  5164. * ref count reaches 1.
  5165. */
  5166. if (rx_fst) {
  5167. if (soc->arch_ops.dp_rx_fst_deref(soc) == 1)
  5168. dp_rx_fst_detach(soc, pdev);
  5169. }
  5170. pdev->rx_fst = NULL;
  5171. }
  5172. #elif defined(WLAN_SUPPORT_RX_FISA)
  5173. /**
  5174. * dp_rx_fst_attach_wrapper() - wrapper API for dp_rx_fst_attach
  5175. * @soc: SoC handle
  5176. * @pdev: Pdev handle
  5177. *
  5178. * Return: Handle to flow search table entry
  5179. */
  5180. QDF_STATUS
  5181. dp_rx_fst_attach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5182. {
  5183. return dp_rx_fst_attach(soc, pdev);
  5184. }
  5185. /**
  5186. * dp_rx_fst_detach_wrapper() - wrapper API for dp_rx_fst_detach
  5187. * @soc: SoC handle
  5188. * @pdev: Pdev handle
  5189. *
  5190. * Return: None
  5191. */
  5192. void
  5193. dp_rx_fst_detach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5194. {
  5195. dp_rx_fst_detach(soc, pdev);
  5196. }
  5197. #else
  5198. /**
  5199. * dp_rx_fst_attach_wrapper() - wrapper API for dp_rx_fst_attach
  5200. * @soc: SoC handle
  5201. * @pdev: Pdev handle
  5202. *
  5203. * Return: Handle to flow search table entry
  5204. */
  5205. QDF_STATUS
  5206. dp_rx_fst_attach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5207. {
  5208. return QDF_STATUS_SUCCESS;
  5209. }
  5210. /**
  5211. * dp_rx_fst_detach_wrapper() - wrapper API for dp_rx_fst_detach
  5212. * @soc: SoC handle
  5213. * @pdev: Pdev handle
  5214. *
  5215. * Return: None
  5216. */
  5217. void
  5218. dp_rx_fst_detach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5219. {
  5220. }
  5221. #endif
  5222. /*
  5223. * dp_pdev_attach_wifi3() - attach txrx pdev
  5224. * @txrx_soc: Datapath SOC handle
  5225. * @params: Params for PDEV attach
  5226. *
  5227. * Return: QDF_STATUS
  5228. */
  5229. static inline
  5230. QDF_STATUS dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  5231. struct cdp_pdev_attach_params *params)
  5232. {
  5233. qdf_size_t pdev_context_size;
  5234. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5235. struct dp_pdev *pdev = NULL;
  5236. uint8_t pdev_id = params->pdev_id;
  5237. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  5238. int nss_cfg;
  5239. QDF_STATUS ret;
  5240. pdev_context_size =
  5241. soc->arch_ops.txrx_get_context_size(DP_CONTEXT_TYPE_PDEV);
  5242. if (pdev_context_size)
  5243. pdev = dp_context_alloc_mem(soc, DP_PDEV_TYPE,
  5244. pdev_context_size);
  5245. if (!pdev) {
  5246. dp_init_err("%pK: DP PDEV memory allocation failed",
  5247. soc);
  5248. goto fail0;
  5249. }
  5250. wlan_minidump_log(pdev, sizeof(*pdev), soc->ctrl_psoc,
  5251. WLAN_MD_DP_PDEV, "dp_pdev");
  5252. soc_cfg_ctx = soc->wlan_cfg_ctx;
  5253. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  5254. if (!pdev->wlan_cfg_ctx) {
  5255. dp_init_err("%pK: pdev cfg_attach failed", soc);
  5256. goto fail1;
  5257. }
  5258. /*
  5259. * set nss pdev config based on soc config
  5260. */
  5261. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  5262. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  5263. (nss_cfg & (1 << pdev_id)));
  5264. pdev->soc = soc;
  5265. pdev->pdev_id = pdev_id;
  5266. soc->pdev_list[pdev_id] = pdev;
  5267. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  5268. soc->pdev_count++;
  5269. /* Allocate memory for pdev srng rings */
  5270. if (dp_pdev_srng_alloc(pdev)) {
  5271. dp_init_err("%pK: dp_pdev_srng_alloc failed", soc);
  5272. goto fail2;
  5273. }
  5274. /* Setup second Rx refill buffer ring */
  5275. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev)) {
  5276. dp_init_err("%pK: dp_srng_alloc failed rxrefill2 ring",
  5277. soc);
  5278. goto fail3;
  5279. }
  5280. /* Allocate memory for pdev rxdma rings */
  5281. if (dp_rxdma_ring_alloc(soc, pdev)) {
  5282. dp_init_err("%pK: dp_rxdma_ring_alloc failed", soc);
  5283. goto fail4;
  5284. }
  5285. /* Rx specific init */
  5286. if (dp_rx_pdev_desc_pool_alloc(pdev)) {
  5287. dp_init_err("%pK: dp_rx_pdev_attach failed", soc);
  5288. goto fail4;
  5289. }
  5290. if (dp_monitor_pdev_attach(pdev)) {
  5291. dp_init_err("%pK: dp_monitor_pdev_attach failed", soc);
  5292. goto fail5;
  5293. }
  5294. soc->arch_ops.txrx_pdev_attach(pdev, params);
  5295. /* Setup third Rx refill buffer ring */
  5296. if (dp_setup_ipa_rx_alt_refill_buf_ring(soc, pdev)) {
  5297. dp_init_err("%pK: dp_srng_alloc failed rxrefill3 ring",
  5298. soc);
  5299. goto fail6;
  5300. }
  5301. ret = dp_rx_fst_attach_wrapper(soc, pdev);
  5302. if ((ret != QDF_STATUS_SUCCESS) && (ret != QDF_STATUS_E_NOSUPPORT)) {
  5303. dp_init_err("%pK: RX FST attach failed: pdev %d err %d",
  5304. soc, pdev_id, ret);
  5305. goto fail7;
  5306. }
  5307. return QDF_STATUS_SUCCESS;
  5308. fail7:
  5309. dp_free_ipa_rx_alt_refill_buf_ring(soc, pdev);
  5310. fail6:
  5311. dp_monitor_pdev_detach(pdev);
  5312. fail5:
  5313. dp_rx_pdev_desc_pool_free(pdev);
  5314. fail4:
  5315. dp_rxdma_ring_free(pdev);
  5316. dp_free_ipa_rx_refill_buf_ring(soc, pdev);
  5317. fail3:
  5318. dp_pdev_srng_free(pdev);
  5319. fail2:
  5320. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  5321. fail1:
  5322. soc->pdev_list[pdev_id] = NULL;
  5323. qdf_mem_free(pdev);
  5324. fail0:
  5325. return QDF_STATUS_E_FAILURE;
  5326. }
  5327. /**
  5328. * dp_pdev_flush_pending_vdevs() - Flush all delete pending vdevs in pdev
  5329. * @pdev: Datapath PDEV handle
  5330. *
  5331. * This is the last chance to flush all pending dp vdevs/peers,
  5332. * some peer/vdev leak case like Non-SSR + peer unmap missing
  5333. * will be covered here.
  5334. *
  5335. * Return: None
  5336. */
  5337. static void dp_pdev_flush_pending_vdevs(struct dp_pdev *pdev)
  5338. {
  5339. struct dp_soc *soc = pdev->soc;
  5340. struct dp_vdev *vdev_arr[MAX_VDEV_CNT] = {0};
  5341. uint32_t i = 0;
  5342. uint32_t num_vdevs = 0;
  5343. struct dp_vdev *vdev = NULL;
  5344. if (TAILQ_EMPTY(&soc->inactive_vdev_list))
  5345. return;
  5346. qdf_spin_lock_bh(&soc->inactive_vdev_list_lock);
  5347. TAILQ_FOREACH(vdev, &soc->inactive_vdev_list,
  5348. inactive_list_elem) {
  5349. if (vdev->pdev != pdev)
  5350. continue;
  5351. vdev_arr[num_vdevs] = vdev;
  5352. num_vdevs++;
  5353. /* take reference to free */
  5354. dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CDP);
  5355. }
  5356. qdf_spin_unlock_bh(&soc->inactive_vdev_list_lock);
  5357. for (i = 0; i < num_vdevs; i++) {
  5358. dp_vdev_flush_peers((struct cdp_vdev *)vdev_arr[i], 0, 0);
  5359. dp_vdev_unref_delete(soc, vdev_arr[i], DP_MOD_ID_CDP);
  5360. }
  5361. }
  5362. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  5363. /**
  5364. * dp_vdev_stats_hw_offload_target_config() - Send HTT command to FW
  5365. * for enable/disable of HW vdev stats
  5366. * @soc: Datapath soc handle
  5367. * @pdev_id: INVALID_PDEV_ID for all pdevs or 0,1,2 for individual pdev
  5368. * @enable: flag to represent enable/disable of hw vdev stats
  5369. *
  5370. * Return: none
  5371. */
  5372. static void dp_vdev_stats_hw_offload_target_config(struct dp_soc *soc,
  5373. uint8_t pdev_id,
  5374. bool enable)
  5375. {
  5376. /* Check SOC level config for HW offload vdev stats support */
  5377. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  5378. dp_debug("%pK: HW vdev offload stats is disabled", soc);
  5379. return;
  5380. }
  5381. /* Send HTT command to FW for enable of stats */
  5382. dp_h2t_hw_vdev_stats_config_send(soc, pdev_id, enable, false, 0);
  5383. }
  5384. /**
  5385. * dp_vdev_stats_hw_offload_target_clear() - Clear HW vdev stats on target
  5386. * @soc: Datapath soc handle
  5387. * @pdev_id: pdev_id (0,1,2)
  5388. * @bitmask: bitmask with vdev_id(s) for which stats are to be cleared on HW
  5389. *
  5390. * Return: none
  5391. */
  5392. static
  5393. void dp_vdev_stats_hw_offload_target_clear(struct dp_soc *soc, uint8_t pdev_id,
  5394. uint64_t vdev_id_bitmask)
  5395. {
  5396. /* Check SOC level config for HW offload vdev stats support */
  5397. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  5398. dp_debug("%pK: HW vdev offload stats is disabled", soc);
  5399. return;
  5400. }
  5401. /* Send HTT command to FW for reset of stats */
  5402. dp_h2t_hw_vdev_stats_config_send(soc, pdev_id, true, true,
  5403. vdev_id_bitmask);
  5404. }
  5405. #else
  5406. static void
  5407. dp_vdev_stats_hw_offload_target_config(struct dp_soc *soc, uint8_t pdev_id,
  5408. bool enable)
  5409. {
  5410. }
  5411. static
  5412. void dp_vdev_stats_hw_offload_target_clear(struct dp_soc *soc, uint8_t pdev_id,
  5413. uint64_t vdev_id_bitmask)
  5414. {
  5415. }
  5416. #endif /*QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT */
  5417. /**
  5418. * dp_pdev_deinit() - Deinit txrx pdev
  5419. * @txrx_pdev: Datapath PDEV handle
  5420. * @force: Force deinit
  5421. *
  5422. * Return: None
  5423. */
  5424. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  5425. {
  5426. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  5427. qdf_nbuf_t curr_nbuf, next_nbuf;
  5428. if (pdev->pdev_deinit)
  5429. return;
  5430. dp_tx_me_exit(pdev);
  5431. dp_rx_pdev_buffers_free(pdev);
  5432. dp_rx_pdev_desc_pool_deinit(pdev);
  5433. dp_pdev_bkp_stats_detach(pdev);
  5434. qdf_event_destroy(&pdev->fw_peer_stats_event);
  5435. qdf_event_destroy(&pdev->fw_stats_event);
  5436. qdf_event_destroy(&pdev->fw_obss_stats_event);
  5437. if (pdev->sojourn_buf)
  5438. qdf_nbuf_free(pdev->sojourn_buf);
  5439. dp_pdev_flush_pending_vdevs(pdev);
  5440. dp_tx_desc_flush(pdev, NULL, true);
  5441. qdf_spinlock_destroy(&pdev->tx_mutex);
  5442. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  5443. dp_monitor_pdev_deinit(pdev);
  5444. dp_pdev_srng_deinit(pdev);
  5445. dp_ipa_uc_detach(pdev->soc, pdev);
  5446. dp_deinit_ipa_rx_alt_refill_buf_ring(pdev->soc, pdev);
  5447. dp_deinit_ipa_rx_refill_buf_ring(pdev->soc, pdev);
  5448. dp_rxdma_ring_cleanup(pdev->soc, pdev);
  5449. curr_nbuf = pdev->invalid_peer_head_msdu;
  5450. while (curr_nbuf) {
  5451. next_nbuf = qdf_nbuf_next(curr_nbuf);
  5452. dp_rx_nbuf_free(curr_nbuf);
  5453. curr_nbuf = next_nbuf;
  5454. }
  5455. pdev->invalid_peer_head_msdu = NULL;
  5456. pdev->invalid_peer_tail_msdu = NULL;
  5457. dp_wdi_event_detach(pdev);
  5458. pdev->pdev_deinit = 1;
  5459. }
  5460. /**
  5461. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  5462. * @psoc: Datapath psoc handle
  5463. * @pdev_id: Id of datapath PDEV handle
  5464. * @force: Force deinit
  5465. *
  5466. * Return: QDF_STATUS
  5467. */
  5468. static QDF_STATUS
  5469. dp_pdev_deinit_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id,
  5470. int force)
  5471. {
  5472. struct dp_pdev *txrx_pdev;
  5473. txrx_pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)psoc,
  5474. pdev_id);
  5475. if (!txrx_pdev)
  5476. return QDF_STATUS_E_FAILURE;
  5477. dp_pdev_deinit((struct cdp_pdev *)txrx_pdev, force);
  5478. return QDF_STATUS_SUCCESS;
  5479. }
  5480. /*
  5481. * dp_pdev_post_attach() - Do post pdev attach after dev_alloc_name
  5482. * @txrx_pdev: Datapath PDEV handle
  5483. *
  5484. * Return: None
  5485. */
  5486. static void dp_pdev_post_attach(struct cdp_pdev *txrx_pdev)
  5487. {
  5488. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  5489. dp_monitor_tx_capture_debugfs_init(pdev);
  5490. if (dp_pdev_htt_stats_dbgfs_init(pdev)) {
  5491. dp_init_err("%pK: Failed to initialize pdev HTT stats debugfs", pdev->soc);
  5492. }
  5493. }
  5494. /*
  5495. * dp_pdev_post_attach_wifi3() - attach txrx pdev post
  5496. * @psoc: Datapath soc handle
  5497. * @pdev_id: pdev id of pdev
  5498. *
  5499. * Return: QDF_STATUS
  5500. */
  5501. static int dp_pdev_post_attach_wifi3(struct cdp_soc_t *soc,
  5502. uint8_t pdev_id)
  5503. {
  5504. struct dp_pdev *pdev;
  5505. pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  5506. pdev_id);
  5507. if (!pdev) {
  5508. dp_init_err("%pK: DP PDEV is Null for pdev id %d",
  5509. (struct dp_soc *)soc, pdev_id);
  5510. return QDF_STATUS_E_FAILURE;
  5511. }
  5512. dp_pdev_post_attach((struct cdp_pdev *)pdev);
  5513. return QDF_STATUS_SUCCESS;
  5514. }
  5515. /*
  5516. * dp_pdev_detach() - Complete rest of pdev detach
  5517. * @txrx_pdev: Datapath PDEV handle
  5518. * @force: Force deinit
  5519. *
  5520. * Return: None
  5521. */
  5522. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  5523. {
  5524. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  5525. struct dp_soc *soc = pdev->soc;
  5526. dp_rx_fst_detach_wrapper(soc, pdev);
  5527. dp_pdev_htt_stats_dbgfs_deinit(pdev);
  5528. dp_rx_pdev_desc_pool_free(pdev);
  5529. dp_monitor_pdev_detach(pdev);
  5530. dp_rxdma_ring_free(pdev);
  5531. dp_free_ipa_rx_refill_buf_ring(soc, pdev);
  5532. dp_free_ipa_rx_alt_refill_buf_ring(soc, pdev);
  5533. dp_pdev_srng_free(pdev);
  5534. soc->pdev_count--;
  5535. soc->pdev_list[pdev->pdev_id] = NULL;
  5536. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  5537. wlan_minidump_remove(pdev, sizeof(*pdev), soc->ctrl_psoc,
  5538. WLAN_MD_DP_PDEV, "dp_pdev");
  5539. dp_context_free_mem(soc, DP_PDEV_TYPE, pdev);
  5540. }
  5541. /*
  5542. * dp_pdev_detach_wifi3() - detach txrx pdev
  5543. * @psoc: Datapath soc handle
  5544. * @pdev_id: pdev id of pdev
  5545. * @force: Force detach
  5546. *
  5547. * Return: QDF_STATUS
  5548. */
  5549. static QDF_STATUS dp_pdev_detach_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id,
  5550. int force)
  5551. {
  5552. struct dp_pdev *pdev;
  5553. struct dp_soc *soc = (struct dp_soc *)psoc;
  5554. pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)psoc,
  5555. pdev_id);
  5556. if (!pdev) {
  5557. dp_init_err("%pK: DP PDEV is Null for pdev id %d",
  5558. (struct dp_soc *)psoc, pdev_id);
  5559. return QDF_STATUS_E_FAILURE;
  5560. }
  5561. soc->arch_ops.txrx_pdev_detach(pdev);
  5562. dp_pdev_detach((struct cdp_pdev *)pdev, force);
  5563. return QDF_STATUS_SUCCESS;
  5564. }
  5565. /*
  5566. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  5567. * @soc: DP SOC handle
  5568. */
  5569. #ifndef DP_UMAC_HW_RESET_SUPPORT
  5570. static inline
  5571. #endif
  5572. void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  5573. {
  5574. struct reo_desc_list_node *desc;
  5575. struct dp_rx_tid *rx_tid;
  5576. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  5577. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  5578. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  5579. rx_tid = &desc->rx_tid;
  5580. qdf_mem_unmap_nbytes_single(soc->osdev,
  5581. rx_tid->hw_qdesc_paddr,
  5582. QDF_DMA_BIDIRECTIONAL,
  5583. rx_tid->hw_qdesc_alloc_size);
  5584. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  5585. qdf_mem_free(desc);
  5586. }
  5587. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  5588. qdf_list_destroy(&soc->reo_desc_freelist);
  5589. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  5590. }
  5591. #ifdef WLAN_DP_FEATURE_DEFERRED_REO_QDESC_DESTROY
  5592. /*
  5593. * dp_reo_desc_deferred_freelist_create() - Initialize the resources used
  5594. * for deferred reo desc list
  5595. * @psoc: Datapath soc handle
  5596. *
  5597. * Return: void
  5598. */
  5599. static void dp_reo_desc_deferred_freelist_create(struct dp_soc *soc)
  5600. {
  5601. qdf_spinlock_create(&soc->reo_desc_deferred_freelist_lock);
  5602. qdf_list_create(&soc->reo_desc_deferred_freelist,
  5603. REO_DESC_DEFERRED_FREELIST_SIZE);
  5604. soc->reo_desc_deferred_freelist_init = true;
  5605. }
  5606. /*
  5607. * dp_reo_desc_deferred_freelist_destroy() - loop the deferred free list &
  5608. * free the leftover REO QDESCs
  5609. * @psoc: Datapath soc handle
  5610. *
  5611. * Return: void
  5612. */
  5613. static void dp_reo_desc_deferred_freelist_destroy(struct dp_soc *soc)
  5614. {
  5615. struct reo_desc_deferred_freelist_node *desc;
  5616. qdf_spin_lock_bh(&soc->reo_desc_deferred_freelist_lock);
  5617. soc->reo_desc_deferred_freelist_init = false;
  5618. while (qdf_list_remove_front(&soc->reo_desc_deferred_freelist,
  5619. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  5620. qdf_mem_unmap_nbytes_single(soc->osdev,
  5621. desc->hw_qdesc_paddr,
  5622. QDF_DMA_BIDIRECTIONAL,
  5623. desc->hw_qdesc_alloc_size);
  5624. qdf_mem_free(desc->hw_qdesc_vaddr_unaligned);
  5625. qdf_mem_free(desc);
  5626. }
  5627. qdf_spin_unlock_bh(&soc->reo_desc_deferred_freelist_lock);
  5628. qdf_list_destroy(&soc->reo_desc_deferred_freelist);
  5629. qdf_spinlock_destroy(&soc->reo_desc_deferred_freelist_lock);
  5630. }
  5631. #else
  5632. static inline void dp_reo_desc_deferred_freelist_create(struct dp_soc *soc)
  5633. {
  5634. }
  5635. static inline void dp_reo_desc_deferred_freelist_destroy(struct dp_soc *soc)
  5636. {
  5637. }
  5638. #endif /* !WLAN_DP_FEATURE_DEFERRED_REO_QDESC_DESTROY */
  5639. /*
  5640. * dp_soc_reset_txrx_ring_map() - reset tx ring map
  5641. * @soc: DP SOC handle
  5642. *
  5643. */
  5644. static void dp_soc_reset_txrx_ring_map(struct dp_soc *soc)
  5645. {
  5646. uint32_t i;
  5647. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++)
  5648. soc->tx_ring_map[i] = 0;
  5649. }
  5650. /*
  5651. * dp_soc_print_inactive_objects() - prints inactive peer and vdev list
  5652. * @soc: DP SOC handle
  5653. *
  5654. */
  5655. static void dp_soc_print_inactive_objects(struct dp_soc *soc)
  5656. {
  5657. struct dp_peer *peer = NULL;
  5658. struct dp_peer *tmp_peer = NULL;
  5659. struct dp_vdev *vdev = NULL;
  5660. struct dp_vdev *tmp_vdev = NULL;
  5661. int i = 0;
  5662. uint32_t count;
  5663. if (TAILQ_EMPTY(&soc->inactive_peer_list) &&
  5664. TAILQ_EMPTY(&soc->inactive_vdev_list))
  5665. return;
  5666. TAILQ_FOREACH_SAFE(peer, &soc->inactive_peer_list,
  5667. inactive_list_elem, tmp_peer) {
  5668. for (i = 0; i < DP_MOD_ID_MAX; i++) {
  5669. count = qdf_atomic_read(&peer->mod_refs[i]);
  5670. if (count)
  5671. DP_PRINT_STATS("peer %pK Module id %u ==> %u",
  5672. peer, i, count);
  5673. }
  5674. }
  5675. TAILQ_FOREACH_SAFE(vdev, &soc->inactive_vdev_list,
  5676. inactive_list_elem, tmp_vdev) {
  5677. for (i = 0; i < DP_MOD_ID_MAX; i++) {
  5678. count = qdf_atomic_read(&vdev->mod_refs[i]);
  5679. if (count)
  5680. DP_PRINT_STATS("vdev %pK Module id %u ==> %u",
  5681. vdev, i, count);
  5682. }
  5683. }
  5684. QDF_BUG(0);
  5685. }
  5686. /**
  5687. * dp_soc_deinit() - Deinitialize txrx SOC
  5688. * @txrx_soc: Opaque DP SOC handle
  5689. *
  5690. * Return: None
  5691. */
  5692. static void dp_soc_deinit(void *txrx_soc)
  5693. {
  5694. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5695. struct htt_soc *htt_soc = soc->htt_handle;
  5696. qdf_atomic_set(&soc->cmn_init_done, 0);
  5697. if (soc->arch_ops.txrx_soc_ppeds_stop)
  5698. soc->arch_ops.txrx_soc_ppeds_stop(soc);
  5699. soc->arch_ops.txrx_soc_deinit(soc);
  5700. dp_monitor_soc_deinit(soc);
  5701. /* free peer tables & AST tables allocated during peer_map_attach */
  5702. if (soc->peer_map_attach_success) {
  5703. dp_peer_find_detach(soc);
  5704. soc->arch_ops.txrx_peer_map_detach(soc);
  5705. soc->peer_map_attach_success = FALSE;
  5706. }
  5707. qdf_flush_work(&soc->htt_stats.work);
  5708. qdf_disable_work(&soc->htt_stats.work);
  5709. qdf_spinlock_destroy(&soc->htt_stats.lock);
  5710. dp_soc_reset_txrx_ring_map(soc);
  5711. dp_reo_desc_freelist_destroy(soc);
  5712. dp_reo_desc_deferred_freelist_destroy(soc);
  5713. DEINIT_RX_HW_STATS_LOCK(soc);
  5714. qdf_spinlock_destroy(&soc->ast_lock);
  5715. dp_peer_mec_spinlock_destroy(soc);
  5716. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  5717. qdf_nbuf_queue_free(&soc->invalid_buf_queue);
  5718. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  5719. qdf_spinlock_destroy(&soc->vdev_map_lock);
  5720. dp_reo_cmdlist_destroy(soc);
  5721. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  5722. dp_soc_tx_desc_sw_pools_deinit(soc);
  5723. dp_soc_srng_deinit(soc);
  5724. dp_hw_link_desc_ring_deinit(soc);
  5725. dp_soc_print_inactive_objects(soc);
  5726. qdf_spinlock_destroy(&soc->inactive_peer_list_lock);
  5727. qdf_spinlock_destroy(&soc->inactive_vdev_list_lock);
  5728. htt_soc_htc_dealloc(soc->htt_handle);
  5729. htt_soc_detach(htt_soc);
  5730. /* Free wbm sg list and reset flags in down path */
  5731. dp_rx_wbm_sg_list_deinit(soc);
  5732. wlan_minidump_remove(soc, sizeof(*soc), soc->ctrl_psoc,
  5733. WLAN_MD_DP_SOC, "dp_soc");
  5734. }
  5735. /**
  5736. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  5737. * @txrx_soc: Opaque DP SOC handle
  5738. *
  5739. * Return: None
  5740. */
  5741. static void dp_soc_deinit_wifi3(struct cdp_soc_t *txrx_soc)
  5742. {
  5743. dp_soc_deinit(txrx_soc);
  5744. }
  5745. /*
  5746. * dp_soc_detach() - Detach rest of txrx SOC
  5747. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  5748. *
  5749. * Return: None
  5750. */
  5751. static void dp_soc_detach(struct cdp_soc_t *txrx_soc)
  5752. {
  5753. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5754. soc->arch_ops.txrx_soc_detach(soc);
  5755. dp_runtime_deinit();
  5756. dp_sysfs_deinitialize_stats(soc);
  5757. dp_soc_swlm_detach(soc);
  5758. dp_soc_tx_desc_sw_pools_free(soc);
  5759. dp_soc_srng_free(soc);
  5760. dp_hw_link_desc_ring_free(soc);
  5761. dp_hw_link_desc_pool_banks_free(soc, WLAN_INVALID_PDEV_ID);
  5762. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  5763. dp_soc_tx_hw_desc_history_detach(soc);
  5764. dp_soc_tx_history_detach(soc);
  5765. dp_soc_mon_status_ring_history_detach(soc);
  5766. dp_soc_rx_history_detach(soc);
  5767. dp_soc_cfg_history_detach(soc);
  5768. if (!dp_monitor_modularized_enable()) {
  5769. dp_mon_soc_detach_wrapper(soc);
  5770. }
  5771. qdf_mem_free(soc->cdp_soc.ops);
  5772. qdf_mem_free(soc);
  5773. }
  5774. /*
  5775. * dp_soc_detach_wifi3() - Detach txrx SOC
  5776. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  5777. *
  5778. * Return: None
  5779. */
  5780. static void dp_soc_detach_wifi3(struct cdp_soc_t *txrx_soc)
  5781. {
  5782. dp_soc_detach(txrx_soc);
  5783. }
  5784. /*
  5785. * dp_rxdma_ring_config() - configure the RX DMA rings
  5786. *
  5787. * This function is used to configure the MAC rings.
  5788. * On MCL host provides buffers in Host2FW ring
  5789. * FW refills (copies) buffers to the ring and updates
  5790. * ring_idx in register
  5791. *
  5792. * @soc: data path SoC handle
  5793. *
  5794. * Return: zero on success, non-zero on failure
  5795. */
  5796. #ifdef QCA_HOST2FW_RXBUF_RING
  5797. static inline void
  5798. dp_htt_setup_rxdma_err_dst_ring(struct dp_soc *soc, int mac_id,
  5799. int lmac_id)
  5800. {
  5801. if (soc->rxdma_err_dst_ring[lmac_id].hal_srng)
  5802. htt_srng_setup(soc->htt_handle, mac_id,
  5803. soc->rxdma_err_dst_ring[lmac_id].hal_srng,
  5804. RXDMA_DST);
  5805. }
  5806. #ifdef IPA_WDI3_VLAN_SUPPORT
  5807. static inline
  5808. void dp_rxdma_setup_refill_ring3(struct dp_soc *soc,
  5809. struct dp_pdev *pdev,
  5810. uint8_t idx)
  5811. {
  5812. if (pdev->rx_refill_buf_ring3.hal_srng)
  5813. htt_srng_setup(soc->htt_handle, idx,
  5814. pdev->rx_refill_buf_ring3.hal_srng,
  5815. RXDMA_BUF);
  5816. }
  5817. #else
  5818. static inline
  5819. void dp_rxdma_setup_refill_ring3(struct dp_soc *soc,
  5820. struct dp_pdev *pdev,
  5821. uint8_t idx)
  5822. { }
  5823. #endif
  5824. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  5825. {
  5826. int i;
  5827. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5828. for (i = 0; i < MAX_PDEV_CNT; i++) {
  5829. struct dp_pdev *pdev = soc->pdev_list[i];
  5830. if (pdev) {
  5831. int mac_id;
  5832. int max_mac_rings =
  5833. wlan_cfg_get_num_mac_rings
  5834. (pdev->wlan_cfg_ctx);
  5835. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, 0, i);
  5836. htt_srng_setup(soc->htt_handle, i,
  5837. soc->rx_refill_buf_ring[lmac_id]
  5838. .hal_srng,
  5839. RXDMA_BUF);
  5840. if (pdev->rx_refill_buf_ring2.hal_srng)
  5841. htt_srng_setup(soc->htt_handle, i,
  5842. pdev->rx_refill_buf_ring2
  5843. .hal_srng,
  5844. RXDMA_BUF);
  5845. dp_rxdma_setup_refill_ring3(soc, pdev, i);
  5846. dp_update_num_mac_rings_for_dbs(soc, &max_mac_rings);
  5847. dp_err("pdev_id %d max_mac_rings %d",
  5848. pdev->pdev_id, max_mac_rings);
  5849. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  5850. int mac_for_pdev =
  5851. dp_get_mac_id_for_pdev(mac_id,
  5852. pdev->pdev_id);
  5853. /*
  5854. * Obtain lmac id from pdev to access the LMAC
  5855. * ring in soc context
  5856. */
  5857. lmac_id =
  5858. dp_get_lmac_id_for_pdev_id(soc,
  5859. mac_id,
  5860. pdev->pdev_id);
  5861. QDF_TRACE(QDF_MODULE_ID_TXRX,
  5862. QDF_TRACE_LEVEL_ERROR,
  5863. FL("mac_id %d"), mac_for_pdev);
  5864. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  5865. pdev->rx_mac_buf_ring[mac_id]
  5866. .hal_srng,
  5867. RXDMA_BUF);
  5868. if (!soc->rxdma2sw_rings_not_supported)
  5869. dp_htt_setup_rxdma_err_dst_ring(soc,
  5870. mac_for_pdev, lmac_id);
  5871. /* Configure monitor mode rings */
  5872. status = dp_monitor_htt_srng_setup(soc, pdev,
  5873. lmac_id,
  5874. mac_for_pdev);
  5875. if (status != QDF_STATUS_SUCCESS) {
  5876. dp_err("Failed to send htt monitor messages to target");
  5877. return status;
  5878. }
  5879. }
  5880. }
  5881. }
  5882. dp_reap_timer_init(soc);
  5883. return status;
  5884. }
  5885. #else
  5886. /* This is only for WIN */
  5887. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  5888. {
  5889. int i;
  5890. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5891. int mac_for_pdev;
  5892. int lmac_id;
  5893. /* Configure monitor mode rings */
  5894. dp_monitor_soc_htt_srng_setup(soc);
  5895. for (i = 0; i < MAX_PDEV_CNT; i++) {
  5896. struct dp_pdev *pdev = soc->pdev_list[i];
  5897. if (!pdev)
  5898. continue;
  5899. mac_for_pdev = i;
  5900. lmac_id = dp_get_lmac_id_for_pdev_id(soc, 0, i);
  5901. if (soc->rx_refill_buf_ring[lmac_id].hal_srng)
  5902. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  5903. soc->rx_refill_buf_ring[lmac_id].
  5904. hal_srng, RXDMA_BUF);
  5905. /* Configure monitor mode rings */
  5906. dp_monitor_htt_srng_setup(soc, pdev,
  5907. lmac_id,
  5908. mac_for_pdev);
  5909. if (!soc->rxdma2sw_rings_not_supported)
  5910. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  5911. soc->rxdma_err_dst_ring[lmac_id].hal_srng,
  5912. RXDMA_DST);
  5913. }
  5914. dp_reap_timer_init(soc);
  5915. return status;
  5916. }
  5917. #endif
  5918. /*
  5919. * dp_rx_target_fst_config() - configure the RXOLE Flow Search Engine
  5920. *
  5921. * This function is used to configure the FSE HW block in RX OLE on a
  5922. * per pdev basis. Here, we will be programming parameters related to
  5923. * the Flow Search Table.
  5924. *
  5925. * @soc: data path SoC handle
  5926. *
  5927. * Return: zero on success, non-zero on failure
  5928. */
  5929. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  5930. static QDF_STATUS
  5931. dp_rx_target_fst_config(struct dp_soc *soc)
  5932. {
  5933. int i;
  5934. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5935. for (i = 0; i < MAX_PDEV_CNT; i++) {
  5936. struct dp_pdev *pdev = soc->pdev_list[i];
  5937. /* Flow search is not enabled if NSS offload is enabled */
  5938. if (pdev &&
  5939. !wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  5940. status = dp_rx_flow_send_fst_fw_setup(pdev->soc, pdev);
  5941. if (status != QDF_STATUS_SUCCESS)
  5942. break;
  5943. }
  5944. }
  5945. return status;
  5946. }
  5947. #elif defined(WLAN_SUPPORT_RX_FISA)
  5948. /**
  5949. * dp_rx_target_fst_config() - Configure RX OLE FSE engine in HW
  5950. * @soc: SoC handle
  5951. *
  5952. * Return: Success
  5953. */
  5954. static inline QDF_STATUS dp_rx_target_fst_config(struct dp_soc *soc)
  5955. {
  5956. QDF_STATUS status;
  5957. struct dp_rx_fst *fst = soc->rx_fst;
  5958. /* Check if it is enabled in the INI */
  5959. if (!soc->fisa_enable) {
  5960. dp_err("RX FISA feature is disabled");
  5961. return QDF_STATUS_E_NOSUPPORT;
  5962. }
  5963. status = dp_rx_flow_send_fst_fw_setup(soc, soc->pdev_list[0]);
  5964. if (QDF_IS_STATUS_ERROR(status)) {
  5965. dp_err("dp_rx_flow_send_fst_fw_setup failed %d",
  5966. status);
  5967. return status;
  5968. }
  5969. if (soc->fst_cmem_base) {
  5970. soc->fst_in_cmem = true;
  5971. dp_rx_fst_update_cmem_params(soc, fst->max_entries,
  5972. soc->fst_cmem_base & 0xffffffff,
  5973. soc->fst_cmem_base >> 32);
  5974. }
  5975. return status;
  5976. }
  5977. #define FISA_MAX_TIMEOUT 0xffffffff
  5978. #define FISA_DISABLE_TIMEOUT 0
  5979. static QDF_STATUS dp_rx_fisa_config(struct dp_soc *soc)
  5980. {
  5981. struct dp_htt_rx_fisa_cfg fisa_config;
  5982. fisa_config.pdev_id = 0;
  5983. fisa_config.fisa_timeout = FISA_MAX_TIMEOUT;
  5984. return dp_htt_rx_fisa_config(soc->pdev_list[0], &fisa_config);
  5985. }
  5986. #else /* !WLAN_SUPPORT_RX_FISA */
  5987. static inline QDF_STATUS dp_rx_target_fst_config(struct dp_soc *soc)
  5988. {
  5989. return QDF_STATUS_SUCCESS;
  5990. }
  5991. #endif /* !WLAN_SUPPORT_RX_FISA */
  5992. #ifndef WLAN_SUPPORT_RX_FISA
  5993. static QDF_STATUS dp_rx_fisa_config(struct dp_soc *soc)
  5994. {
  5995. return QDF_STATUS_SUCCESS;
  5996. }
  5997. static QDF_STATUS dp_rx_dump_fisa_stats(struct dp_soc *soc)
  5998. {
  5999. return QDF_STATUS_SUCCESS;
  6000. }
  6001. static void dp_rx_dump_fisa_table(struct dp_soc *soc)
  6002. {
  6003. }
  6004. static void dp_suspend_fse_cache_flush(struct dp_soc *soc)
  6005. {
  6006. }
  6007. static void dp_resume_fse_cache_flush(struct dp_soc *soc)
  6008. {
  6009. }
  6010. #endif /* !WLAN_SUPPORT_RX_FISA */
  6011. #ifndef WLAN_DP_FEATURE_SW_LATENCY_MGR
  6012. static inline QDF_STATUS dp_print_swlm_stats(struct dp_soc *soc)
  6013. {
  6014. return QDF_STATUS_SUCCESS;
  6015. }
  6016. #endif /* !WLAN_DP_FEATURE_SW_LATENCY_MGR */
  6017. #ifdef WLAN_SUPPORT_PPEDS
  6018. /*
  6019. * dp_soc_target_ppe_rxole_rxdma_cfg() - Configure the RxOLe and RxDMA for PPE
  6020. * @soc: DP Tx/Rx handle
  6021. *
  6022. * Return: QDF_STATUS
  6023. */
  6024. static
  6025. QDF_STATUS dp_soc_target_ppe_rxole_rxdma_cfg(struct dp_soc *soc)
  6026. {
  6027. struct dp_htt_rxdma_rxole_ppe_config htt_cfg = {0};
  6028. QDF_STATUS status;
  6029. /*
  6030. * Program RxDMA to override the reo destination indication
  6031. * with REO2PPE_DST_IND, when use_ppe is set to 1 in RX_MSDU_END,
  6032. * thereby driving the packet to REO2PPE ring.
  6033. * If the MSDU is spanning more than 1 buffer, then this
  6034. * override is not done.
  6035. */
  6036. htt_cfg.override = 1;
  6037. htt_cfg.reo_destination_indication = REO2PPE_DST_IND;
  6038. htt_cfg.multi_buffer_msdu_override_en = 0;
  6039. /*
  6040. * Override use_ppe to 0 in RxOLE for the following
  6041. * cases.
  6042. */
  6043. htt_cfg.intra_bss_override = 1;
  6044. htt_cfg.decap_raw_override = 1;
  6045. htt_cfg.decap_nwifi_override = 1;
  6046. htt_cfg.ip_frag_override = 1;
  6047. status = dp_htt_rxdma_rxole_ppe_cfg_set(soc, &htt_cfg);
  6048. if (status != QDF_STATUS_SUCCESS)
  6049. dp_err("RxOLE and RxDMA PPE config failed %d", status);
  6050. return status;
  6051. }
  6052. static inline
  6053. void dp_soc_txrx_peer_setup(enum wlan_op_mode vdev_opmode, struct dp_soc *soc,
  6054. struct dp_peer *peer)
  6055. {
  6056. if (((vdev_opmode == wlan_op_mode_ap) ||
  6057. (vdev_opmode == wlan_op_mode_sta)) &&
  6058. (soc->arch_ops.txrx_peer_setup)) {
  6059. if (soc->arch_ops.txrx_peer_setup(soc, peer)
  6060. != QDF_STATUS_SUCCESS) {
  6061. dp_err("unable to setup target peer features");
  6062. qdf_assert_always(0);
  6063. }
  6064. }
  6065. }
  6066. #else
  6067. static inline
  6068. QDF_STATUS dp_soc_target_ppe_rxole_rxdma_cfg(struct dp_soc *soc)
  6069. {
  6070. return QDF_STATUS_SUCCESS;
  6071. }
  6072. static inline
  6073. void dp_soc_txrx_peer_setup(enum wlan_op_mode vdev_opmode, struct dp_soc *soc,
  6074. struct dp_peer *peer)
  6075. {
  6076. }
  6077. #endif /* WLAN_SUPPORT_PPEDS */
  6078. #ifdef DP_UMAC_HW_RESET_SUPPORT
  6079. static void dp_register_umac_reset_handlers(struct dp_soc *soc)
  6080. {
  6081. dp_umac_reset_register_rx_action_callback(soc,
  6082. dp_umac_reset_handle_pre_reset, UMAC_RESET_ACTION_DO_PRE_RESET);
  6083. dp_umac_reset_register_rx_action_callback(soc,
  6084. dp_umac_reset_handle_post_reset,
  6085. UMAC_RESET_ACTION_DO_POST_RESET_START);
  6086. dp_umac_reset_register_rx_action_callback(soc,
  6087. dp_umac_reset_handle_post_reset_complete,
  6088. UMAC_RESET_ACTION_DO_POST_RESET_COMPLETE);
  6089. }
  6090. #else
  6091. static void dp_register_umac_reset_handlers(struct dp_soc *soc)
  6092. {
  6093. }
  6094. #endif
  6095. /*
  6096. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  6097. * @cdp_soc: Opaque Datapath SOC handle
  6098. *
  6099. * Return: zero on success, non-zero on failure
  6100. */
  6101. static QDF_STATUS
  6102. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  6103. {
  6104. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  6105. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6106. struct hal_reo_params reo_params;
  6107. htt_soc_attach_target(soc->htt_handle);
  6108. status = dp_soc_target_ppe_rxole_rxdma_cfg(soc);
  6109. if (status != QDF_STATUS_SUCCESS) {
  6110. dp_err("Failed to send htt RxOLE and RxDMA messages to target");
  6111. return status;
  6112. }
  6113. status = dp_rxdma_ring_config(soc);
  6114. if (status != QDF_STATUS_SUCCESS) {
  6115. dp_err("Failed to send htt srng setup messages to target");
  6116. return status;
  6117. }
  6118. status = soc->arch_ops.dp_rxdma_ring_sel_cfg(soc);
  6119. if (status != QDF_STATUS_SUCCESS) {
  6120. dp_err("Failed to send htt ring config message to target");
  6121. return status;
  6122. }
  6123. status = dp_soc_umac_reset_init(soc);
  6124. if (status != QDF_STATUS_SUCCESS &&
  6125. status != QDF_STATUS_E_NOSUPPORT) {
  6126. dp_err("Failed to initialize UMAC reset");
  6127. return status;
  6128. }
  6129. dp_register_umac_reset_handlers(soc);
  6130. status = dp_rx_target_fst_config(soc);
  6131. if (status != QDF_STATUS_SUCCESS &&
  6132. status != QDF_STATUS_E_NOSUPPORT) {
  6133. dp_err("Failed to send htt fst setup config message to target");
  6134. return status;
  6135. }
  6136. if (status == QDF_STATUS_SUCCESS) {
  6137. status = dp_rx_fisa_config(soc);
  6138. if (status != QDF_STATUS_SUCCESS) {
  6139. dp_err("Failed to send htt FISA config message to target");
  6140. return status;
  6141. }
  6142. }
  6143. DP_STATS_INIT(soc);
  6144. dp_runtime_init(soc);
  6145. /* Enable HW vdev offload stats if feature is supported */
  6146. dp_vdev_stats_hw_offload_target_config(soc, INVALID_PDEV_ID, true);
  6147. /* initialize work queue for stats processing */
  6148. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  6149. wlan_cfg_soc_update_tgt_params(soc->wlan_cfg_ctx,
  6150. soc->ctrl_psoc);
  6151. /* Setup HW REO */
  6152. qdf_mem_zero(&reo_params, sizeof(reo_params));
  6153. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  6154. /*
  6155. * Reo ring remap is not required if both radios
  6156. * are offloaded to NSS
  6157. */
  6158. if (soc->arch_ops.reo_remap_config(soc, &reo_params.remap0,
  6159. &reo_params.remap1,
  6160. &reo_params.remap2))
  6161. reo_params.rx_hash_enabled = true;
  6162. else
  6163. reo_params.rx_hash_enabled = false;
  6164. }
  6165. /*
  6166. * set the fragment destination ring
  6167. */
  6168. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  6169. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx))
  6170. reo_params.alt_dst_ind_0 = REO_REMAP_RELEASE;
  6171. hal_reo_setup(soc->hal_soc, &reo_params, 1);
  6172. hal_reo_set_err_dst_remap(soc->hal_soc);
  6173. soc->features.pn_in_reo_dest = hal_reo_enable_pn_in_dest(soc->hal_soc);
  6174. return QDF_STATUS_SUCCESS;
  6175. }
  6176. /*
  6177. * dp_vdev_id_map_tbl_add() - Add vdev into vdev_id table
  6178. * @soc: SoC handle
  6179. * @vdev: vdev handle
  6180. * @vdev_id: vdev_id
  6181. *
  6182. * Return: None
  6183. */
  6184. static void dp_vdev_id_map_tbl_add(struct dp_soc *soc,
  6185. struct dp_vdev *vdev,
  6186. uint8_t vdev_id)
  6187. {
  6188. QDF_ASSERT(vdev_id <= MAX_VDEV_CNT);
  6189. qdf_spin_lock_bh(&soc->vdev_map_lock);
  6190. if (dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CONFIG) !=
  6191. QDF_STATUS_SUCCESS) {
  6192. dp_vdev_info("%pK: unable to get vdev reference at MAP vdev %pK vdev_id %u",
  6193. soc, vdev, vdev_id);
  6194. qdf_spin_unlock_bh(&soc->vdev_map_lock);
  6195. return;
  6196. }
  6197. if (!soc->vdev_id_map[vdev_id])
  6198. soc->vdev_id_map[vdev_id] = vdev;
  6199. else
  6200. QDF_ASSERT(0);
  6201. qdf_spin_unlock_bh(&soc->vdev_map_lock);
  6202. }
  6203. /*
  6204. * dp_vdev_id_map_tbl_remove() - remove vdev from vdev_id table
  6205. * @soc: SoC handle
  6206. * @vdev: vdev handle
  6207. *
  6208. * Return: None
  6209. */
  6210. static void dp_vdev_id_map_tbl_remove(struct dp_soc *soc,
  6211. struct dp_vdev *vdev)
  6212. {
  6213. qdf_spin_lock_bh(&soc->vdev_map_lock);
  6214. QDF_ASSERT(soc->vdev_id_map[vdev->vdev_id] == vdev);
  6215. soc->vdev_id_map[vdev->vdev_id] = NULL;
  6216. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CONFIG);
  6217. qdf_spin_unlock_bh(&soc->vdev_map_lock);
  6218. }
  6219. /*
  6220. * dp_vdev_pdev_list_add() - add vdev into pdev's list
  6221. * @soc: soc handle
  6222. * @pdev: pdev handle
  6223. * @vdev: vdev handle
  6224. *
  6225. * return: none
  6226. */
  6227. static void dp_vdev_pdev_list_add(struct dp_soc *soc,
  6228. struct dp_pdev *pdev,
  6229. struct dp_vdev *vdev)
  6230. {
  6231. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  6232. if (dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CONFIG) !=
  6233. QDF_STATUS_SUCCESS) {
  6234. dp_vdev_info("%pK: unable to get vdev reference at MAP vdev %pK",
  6235. soc, vdev);
  6236. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  6237. return;
  6238. }
  6239. /* add this vdev into the pdev's list */
  6240. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  6241. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  6242. }
  6243. /*
  6244. * dp_vdev_pdev_list_remove() - remove vdev from pdev's list
  6245. * @soc: SoC handle
  6246. * @pdev: pdev handle
  6247. * @vdev: VDEV handle
  6248. *
  6249. * Return: none
  6250. */
  6251. static void dp_vdev_pdev_list_remove(struct dp_soc *soc,
  6252. struct dp_pdev *pdev,
  6253. struct dp_vdev *vdev)
  6254. {
  6255. uint8_t found = 0;
  6256. struct dp_vdev *tmpvdev = NULL;
  6257. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  6258. TAILQ_FOREACH(tmpvdev, &pdev->vdev_list, vdev_list_elem) {
  6259. if (tmpvdev == vdev) {
  6260. found = 1;
  6261. break;
  6262. }
  6263. }
  6264. if (found) {
  6265. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  6266. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CONFIG);
  6267. } else {
  6268. dp_vdev_debug("%pK: vdev:%pK not found in pdev:%pK vdevlist:%pK",
  6269. soc, vdev, pdev, &pdev->vdev_list);
  6270. QDF_ASSERT(0);
  6271. }
  6272. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  6273. }
  6274. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  6275. /*
  6276. * dp_vdev_init_rx_eapol() - initializing osif_rx_eapol
  6277. * @vdev: Datapath VDEV handle
  6278. *
  6279. * Return: None
  6280. */
  6281. static inline void dp_vdev_init_rx_eapol(struct dp_vdev *vdev)
  6282. {
  6283. vdev->osif_rx_eapol = NULL;
  6284. }
  6285. /*
  6286. * dp_vdev_register_rx_eapol() - Register VDEV operations for rx_eapol
  6287. * @vdev: DP vdev handle
  6288. * @txrx_ops: Tx and Rx operations
  6289. *
  6290. * Return: None
  6291. */
  6292. static inline void dp_vdev_register_rx_eapol(struct dp_vdev *vdev,
  6293. struct ol_txrx_ops *txrx_ops)
  6294. {
  6295. vdev->osif_rx_eapol = txrx_ops->rx.rx_eapol;
  6296. }
  6297. #else
  6298. static inline void dp_vdev_init_rx_eapol(struct dp_vdev *vdev)
  6299. {
  6300. }
  6301. static inline void dp_vdev_register_rx_eapol(struct dp_vdev *vdev,
  6302. struct ol_txrx_ops *txrx_ops)
  6303. {
  6304. }
  6305. #endif
  6306. #ifdef WLAN_FEATURE_11BE_MLO
  6307. static inline void dp_vdev_save_mld_addr(struct dp_vdev *vdev,
  6308. struct cdp_vdev_info *vdev_info)
  6309. {
  6310. if (vdev_info->mld_mac_addr)
  6311. qdf_mem_copy(&vdev->mld_mac_addr.raw[0],
  6312. vdev_info->mld_mac_addr, QDF_MAC_ADDR_SIZE);
  6313. }
  6314. #else
  6315. static inline void dp_vdev_save_mld_addr(struct dp_vdev *vdev,
  6316. struct cdp_vdev_info *vdev_info)
  6317. {
  6318. }
  6319. #endif
  6320. #ifdef DP_TRAFFIC_END_INDICATION
  6321. /*
  6322. * dp_tx_traffic_end_indication_attach() - Initialize data end indication
  6323. * related members in VDEV
  6324. * @vdev: DP vdev handle
  6325. *
  6326. * Return: None
  6327. */
  6328. static inline void
  6329. dp_tx_vdev_traffic_end_indication_attach(struct dp_vdev *vdev)
  6330. {
  6331. qdf_nbuf_queue_init(&vdev->end_ind_pkt_q);
  6332. }
  6333. /*
  6334. * dp_tx_vdev_traffic_end_indication_detach() - De-init data end indication
  6335. * related members in VDEV
  6336. * @vdev: DP vdev handle
  6337. *
  6338. * Return: None
  6339. */
  6340. static inline void
  6341. dp_tx_vdev_traffic_end_indication_detach(struct dp_vdev *vdev)
  6342. {
  6343. qdf_nbuf_t nbuf;
  6344. while ((nbuf = qdf_nbuf_queue_remove(&vdev->end_ind_pkt_q)) != NULL)
  6345. qdf_nbuf_free(nbuf);
  6346. }
  6347. #else
  6348. static inline void
  6349. dp_tx_vdev_traffic_end_indication_attach(struct dp_vdev *vdev)
  6350. {}
  6351. static inline void
  6352. dp_tx_vdev_traffic_end_indication_detach(struct dp_vdev *vdev)
  6353. {}
  6354. #endif
  6355. /*
  6356. * dp_vdev_attach_wifi3() - attach txrx vdev
  6357. * @txrx_pdev: Datapath PDEV handle
  6358. * @pdev_id: PDEV ID for vdev creation
  6359. * @vdev_info: parameters used for vdev creation
  6360. *
  6361. * Return: status
  6362. */
  6363. static QDF_STATUS dp_vdev_attach_wifi3(struct cdp_soc_t *cdp_soc,
  6364. uint8_t pdev_id,
  6365. struct cdp_vdev_info *vdev_info)
  6366. {
  6367. int i = 0;
  6368. qdf_size_t vdev_context_size;
  6369. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  6370. struct dp_pdev *pdev =
  6371. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  6372. pdev_id);
  6373. struct dp_vdev *vdev;
  6374. uint8_t *vdev_mac_addr = vdev_info->vdev_mac_addr;
  6375. uint8_t vdev_id = vdev_info->vdev_id;
  6376. enum wlan_op_mode op_mode = vdev_info->op_mode;
  6377. enum wlan_op_subtype subtype = vdev_info->subtype;
  6378. uint8_t vdev_stats_id = vdev_info->vdev_stats_id;
  6379. vdev_context_size =
  6380. soc->arch_ops.txrx_get_context_size(DP_CONTEXT_TYPE_VDEV);
  6381. vdev = qdf_mem_malloc(vdev_context_size);
  6382. if (!pdev) {
  6383. dp_init_err("%pK: DP PDEV is Null for pdev id %d",
  6384. cdp_soc, pdev_id);
  6385. qdf_mem_free(vdev);
  6386. goto fail0;
  6387. }
  6388. if (!vdev) {
  6389. dp_init_err("%pK: DP VDEV memory allocation failed",
  6390. cdp_soc);
  6391. goto fail0;
  6392. }
  6393. wlan_minidump_log(vdev, sizeof(*vdev), soc->ctrl_psoc,
  6394. WLAN_MD_DP_VDEV, "dp_vdev");
  6395. vdev->pdev = pdev;
  6396. vdev->vdev_id = vdev_id;
  6397. vdev->vdev_stats_id = vdev_stats_id;
  6398. vdev->opmode = op_mode;
  6399. vdev->subtype = subtype;
  6400. vdev->osdev = soc->osdev;
  6401. vdev->osif_rx = NULL;
  6402. vdev->osif_rsim_rx_decap = NULL;
  6403. vdev->osif_get_key = NULL;
  6404. vdev->osif_tx_free_ext = NULL;
  6405. vdev->osif_vdev = NULL;
  6406. vdev->delete.pending = 0;
  6407. vdev->safemode = 0;
  6408. vdev->drop_unenc = 1;
  6409. vdev->sec_type = cdp_sec_type_none;
  6410. vdev->multipass_en = false;
  6411. vdev->wrap_vdev = false;
  6412. dp_vdev_init_rx_eapol(vdev);
  6413. qdf_atomic_init(&vdev->ref_cnt);
  6414. for (i = 0; i < DP_MOD_ID_MAX; i++)
  6415. qdf_atomic_init(&vdev->mod_refs[i]);
  6416. /* Take one reference for create*/
  6417. qdf_atomic_inc(&vdev->ref_cnt);
  6418. qdf_atomic_inc(&vdev->mod_refs[DP_MOD_ID_CONFIG]);
  6419. vdev->num_peers = 0;
  6420. #ifdef notyet
  6421. vdev->filters_num = 0;
  6422. #endif
  6423. vdev->lmac_id = pdev->lmac_id;
  6424. qdf_mem_copy(&vdev->mac_addr.raw[0], vdev_mac_addr, QDF_MAC_ADDR_SIZE);
  6425. dp_vdev_save_mld_addr(vdev, vdev_info);
  6426. /* TODO: Initialize default HTT meta data that will be used in
  6427. * TCL descriptors for packets transmitted from this VDEV
  6428. */
  6429. qdf_spinlock_create(&vdev->peer_list_lock);
  6430. TAILQ_INIT(&vdev->peer_list);
  6431. dp_peer_multipass_list_init(vdev);
  6432. if ((soc->intr_mode == DP_INTR_POLL) &&
  6433. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  6434. if ((pdev->vdev_count == 0) ||
  6435. (wlan_op_mode_monitor == vdev->opmode))
  6436. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6437. } else if (dp_soc_get_con_mode(soc) == QDF_GLOBAL_MISSION_MODE &&
  6438. soc->intr_mode == DP_INTR_MSI &&
  6439. wlan_op_mode_monitor == vdev->opmode) {
  6440. /* Timer to reap status ring in mission mode */
  6441. dp_monitor_vdev_timer_start(soc);
  6442. }
  6443. dp_vdev_id_map_tbl_add(soc, vdev, vdev_id);
  6444. if (wlan_op_mode_monitor == vdev->opmode) {
  6445. if (dp_monitor_vdev_attach(vdev) == QDF_STATUS_SUCCESS) {
  6446. dp_monitor_pdev_set_mon_vdev(vdev);
  6447. return dp_monitor_vdev_set_monitor_mode_buf_rings(pdev);
  6448. }
  6449. return QDF_STATUS_E_FAILURE;
  6450. }
  6451. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  6452. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  6453. vdev->dscp_tid_map_id = 0;
  6454. vdev->mcast_enhancement_en = 0;
  6455. vdev->igmp_mcast_enhanc_en = 0;
  6456. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  6457. vdev->prev_tx_enq_tstamp = 0;
  6458. vdev->prev_rx_deliver_tstamp = 0;
  6459. vdev->skip_sw_tid_classification = DP_TX_HW_DSCP_TID_MAP_VALID;
  6460. dp_tx_vdev_traffic_end_indication_attach(vdev);
  6461. dp_vdev_pdev_list_add(soc, pdev, vdev);
  6462. pdev->vdev_count++;
  6463. if (wlan_op_mode_sta != vdev->opmode &&
  6464. wlan_op_mode_ndi != vdev->opmode)
  6465. vdev->ap_bridge_enabled = true;
  6466. else
  6467. vdev->ap_bridge_enabled = false;
  6468. dp_init_info("%pK: wlan_cfg_ap_bridge_enabled %d",
  6469. cdp_soc, vdev->ap_bridge_enabled);
  6470. dp_tx_vdev_attach(vdev);
  6471. dp_monitor_vdev_attach(vdev);
  6472. if (!pdev->is_lro_hash_configured) {
  6473. if (QDF_IS_STATUS_SUCCESS(dp_lro_hash_setup(soc, pdev)))
  6474. pdev->is_lro_hash_configured = true;
  6475. else
  6476. dp_err("LRO hash setup failure!");
  6477. }
  6478. dp_cfg_event_record_vdev_evt(soc, DP_CFG_EVENT_VDEV_ATTACH, vdev);
  6479. dp_info("Created vdev %pK ("QDF_MAC_ADDR_FMT") vdev_id %d", vdev,
  6480. QDF_MAC_ADDR_REF(vdev->mac_addr.raw), vdev->vdev_id);
  6481. DP_STATS_INIT(vdev);
  6482. if (QDF_IS_STATUS_ERROR(soc->arch_ops.txrx_vdev_attach(soc, vdev)))
  6483. goto fail0;
  6484. if (wlan_op_mode_sta == vdev->opmode)
  6485. dp_peer_create_wifi3((struct cdp_soc_t *)soc, vdev_id,
  6486. vdev->mac_addr.raw, CDP_LINK_PEER_TYPE);
  6487. dp_pdev_update_fast_rx_flag(soc, pdev);
  6488. return QDF_STATUS_SUCCESS;
  6489. fail0:
  6490. return QDF_STATUS_E_FAILURE;
  6491. }
  6492. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  6493. /**
  6494. * dp_vdev_fetch_tx_handlers() - Fetch Tx handlers
  6495. * @vdev: struct dp_vdev *
  6496. * @soc: struct dp_soc *
  6497. * @ctx: struct ol_txrx_hardtart_ctxt *
  6498. */
  6499. static inline void dp_vdev_fetch_tx_handler(struct dp_vdev *vdev,
  6500. struct dp_soc *soc,
  6501. struct ol_txrx_hardtart_ctxt *ctx)
  6502. {
  6503. /* Enable vdev_id check only for ap, if flag is enabled */
  6504. if (vdev->mesh_vdev)
  6505. ctx->tx = dp_tx_send_mesh;
  6506. else if ((wlan_cfg_is_tx_per_pkt_vdev_id_check_enabled(soc->wlan_cfg_ctx)) &&
  6507. (vdev->opmode == wlan_op_mode_ap)) {
  6508. ctx->tx = dp_tx_send_vdev_id_check;
  6509. ctx->tx_fast = dp_tx_send_vdev_id_check;
  6510. } else {
  6511. ctx->tx = dp_tx_send;
  6512. ctx->tx_fast = soc->arch_ops.dp_tx_send_fast;
  6513. }
  6514. /* Avoid check in regular exception Path */
  6515. if ((wlan_cfg_is_tx_per_pkt_vdev_id_check_enabled(soc->wlan_cfg_ctx)) &&
  6516. (vdev->opmode == wlan_op_mode_ap))
  6517. ctx->tx_exception = dp_tx_send_exception_vdev_id_check;
  6518. else
  6519. ctx->tx_exception = dp_tx_send_exception;
  6520. }
  6521. /**
  6522. * dp_vdev_register_tx_handler() - Register Tx handler
  6523. * @vdev: struct dp_vdev *
  6524. * @soc: struct dp_soc *
  6525. * @txrx_ops: struct ol_txrx_ops *
  6526. */
  6527. static inline void dp_vdev_register_tx_handler(struct dp_vdev *vdev,
  6528. struct dp_soc *soc,
  6529. struct ol_txrx_ops *txrx_ops)
  6530. {
  6531. struct ol_txrx_hardtart_ctxt ctx = {0};
  6532. dp_vdev_fetch_tx_handler(vdev, soc, &ctx);
  6533. txrx_ops->tx.tx = ctx.tx;
  6534. txrx_ops->tx.tx_fast = ctx.tx_fast;
  6535. txrx_ops->tx.tx_exception = ctx.tx_exception;
  6536. dp_info("Configure tx_vdev_id_chk_handler Feature Flag: %d and mode:%d for vdev_id:%d",
  6537. wlan_cfg_is_tx_per_pkt_vdev_id_check_enabled(soc->wlan_cfg_ctx),
  6538. vdev->opmode, vdev->vdev_id);
  6539. }
  6540. #else /* QCA_HOST_MODE_WIFI_DISABLED */
  6541. static inline void dp_vdev_register_tx_handler(struct dp_vdev *vdev,
  6542. struct dp_soc *soc,
  6543. struct ol_txrx_ops *txrx_ops)
  6544. {
  6545. }
  6546. static inline void dp_vdev_fetch_tx_handler(struct dp_vdev *vdev,
  6547. struct dp_soc *soc,
  6548. struct ol_txrx_hardtart_ctxt *ctx)
  6549. {
  6550. }
  6551. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  6552. /**
  6553. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  6554. * @soc: Datapath soc handle
  6555. * @vdev_id: id of Datapath VDEV handle
  6556. * @osif_vdev: OSIF vdev handle
  6557. * @txrx_ops: Tx and Rx operations
  6558. *
  6559. * Return: DP VDEV handle on success, NULL on failure
  6560. */
  6561. static QDF_STATUS dp_vdev_register_wifi3(struct cdp_soc_t *soc_hdl,
  6562. uint8_t vdev_id,
  6563. ol_osif_vdev_handle osif_vdev,
  6564. struct ol_txrx_ops *txrx_ops)
  6565. {
  6566. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6567. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  6568. DP_MOD_ID_CDP);
  6569. if (!vdev)
  6570. return QDF_STATUS_E_FAILURE;
  6571. vdev->osif_vdev = osif_vdev;
  6572. vdev->osif_rx = txrx_ops->rx.rx;
  6573. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  6574. vdev->osif_rx_flush = txrx_ops->rx.rx_flush;
  6575. vdev->osif_gro_flush = txrx_ops->rx.rx_gro_flush;
  6576. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  6577. vdev->osif_fisa_rx = txrx_ops->rx.osif_fisa_rx;
  6578. vdev->osif_fisa_flush = txrx_ops->rx.osif_fisa_flush;
  6579. vdev->osif_get_key = txrx_ops->get_key;
  6580. dp_monitor_vdev_register_osif(vdev, txrx_ops);
  6581. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  6582. vdev->tx_comp = txrx_ops->tx.tx_comp;
  6583. vdev->stats_cb = txrx_ops->rx.stats_rx;
  6584. vdev->tx_classify_critical_pkt_cb =
  6585. txrx_ops->tx.tx_classify_critical_pkt_cb;
  6586. #ifdef notyet
  6587. #if ATH_SUPPORT_WAPI
  6588. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  6589. #endif
  6590. #endif
  6591. #ifdef UMAC_SUPPORT_PROXY_ARP
  6592. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  6593. #endif
  6594. vdev->me_convert = txrx_ops->me_convert;
  6595. vdev->get_tsf_time = txrx_ops->get_tsf_time;
  6596. dp_vdev_register_rx_eapol(vdev, txrx_ops);
  6597. dp_vdev_register_tx_handler(vdev, soc, txrx_ops);
  6598. dp_init_info("%pK: DP Vdev Register success", soc);
  6599. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6600. return QDF_STATUS_SUCCESS;
  6601. }
  6602. #ifdef WLAN_FEATURE_11BE_MLO
  6603. void dp_peer_delete(struct dp_soc *soc,
  6604. struct dp_peer *peer,
  6605. void *arg)
  6606. {
  6607. if (!peer->valid)
  6608. return;
  6609. dp_peer_delete_wifi3((struct cdp_soc_t *)soc,
  6610. peer->vdev->vdev_id,
  6611. peer->mac_addr.raw, 0,
  6612. peer->peer_type);
  6613. }
  6614. #else
  6615. void dp_peer_delete(struct dp_soc *soc,
  6616. struct dp_peer *peer,
  6617. void *arg)
  6618. {
  6619. if (!peer->valid)
  6620. return;
  6621. dp_peer_delete_wifi3((struct cdp_soc_t *)soc,
  6622. peer->vdev->vdev_id,
  6623. peer->mac_addr.raw, 0,
  6624. CDP_LINK_PEER_TYPE);
  6625. }
  6626. #endif
  6627. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  6628. void dp_mlo_peer_delete(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  6629. {
  6630. if (!peer->valid)
  6631. return;
  6632. if (IS_MLO_DP_LINK_PEER(peer))
  6633. dp_peer_delete_wifi3((struct cdp_soc_t *)soc,
  6634. peer->vdev->vdev_id,
  6635. peer->mac_addr.raw, 0,
  6636. CDP_LINK_PEER_TYPE);
  6637. }
  6638. #else
  6639. void dp_mlo_peer_delete(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  6640. {
  6641. }
  6642. #endif
  6643. /**
  6644. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  6645. * @vdev: Datapath VDEV handle
  6646. * @unmap_only: Flag to indicate "only unmap"
  6647. *
  6648. * Return: void
  6649. */
  6650. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle,
  6651. bool unmap_only,
  6652. bool mlo_peers_only)
  6653. {
  6654. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6655. struct dp_pdev *pdev = vdev->pdev;
  6656. struct dp_soc *soc = pdev->soc;
  6657. struct dp_peer *peer;
  6658. uint32_t i = 0;
  6659. if (!unmap_only) {
  6660. if (!mlo_peers_only)
  6661. dp_vdev_iterate_peer_lock_safe(vdev,
  6662. dp_peer_delete,
  6663. NULL,
  6664. DP_MOD_ID_CDP);
  6665. else
  6666. dp_vdev_iterate_peer_lock_safe(vdev,
  6667. dp_mlo_peer_delete,
  6668. NULL,
  6669. DP_MOD_ID_CDP);
  6670. }
  6671. for (i = 0; i < soc->max_peer_id ; i++) {
  6672. peer = __dp_peer_get_ref_by_id(soc, i, DP_MOD_ID_CDP);
  6673. if (!peer)
  6674. continue;
  6675. if (peer->vdev != vdev) {
  6676. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  6677. continue;
  6678. }
  6679. if (!mlo_peers_only) {
  6680. dp_info("peer: " QDF_MAC_ADDR_FMT " is getting unmap",
  6681. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  6682. dp_rx_peer_unmap_handler(soc, i,
  6683. vdev->vdev_id,
  6684. peer->mac_addr.raw, 0,
  6685. DP_PEER_WDS_COUNT_INVALID);
  6686. SET_PEER_REF_CNT_ONE(peer);
  6687. } else if (IS_MLO_DP_LINK_PEER(peer) ||
  6688. IS_MLO_DP_MLD_PEER(peer)) {
  6689. dp_info("peer: " QDF_MAC_ADDR_FMT " is getting unmap",
  6690. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  6691. dp_rx_peer_unmap_handler(soc, i,
  6692. vdev->vdev_id,
  6693. peer->mac_addr.raw, 0,
  6694. DP_PEER_WDS_COUNT_INVALID);
  6695. SET_PEER_REF_CNT_ONE(peer);
  6696. }
  6697. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  6698. }
  6699. }
  6700. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  6701. /*
  6702. * dp_txrx_alloc_vdev_stats_id()- Allocate vdev_stats_id
  6703. * @soc_hdl: Datapath soc handle
  6704. * @vdev_stats_id: Address of vdev_stats_id
  6705. *
  6706. * Return: QDF_STATUS
  6707. */
  6708. static QDF_STATUS dp_txrx_alloc_vdev_stats_id(struct cdp_soc_t *soc_hdl,
  6709. uint8_t *vdev_stats_id)
  6710. {
  6711. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6712. uint8_t id = 0;
  6713. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  6714. *vdev_stats_id = CDP_INVALID_VDEV_STATS_ID;
  6715. return QDF_STATUS_E_FAILURE;
  6716. }
  6717. while (id < CDP_MAX_VDEV_STATS_ID) {
  6718. if (!qdf_atomic_test_and_set_bit(id, &soc->vdev_stats_id_map)) {
  6719. *vdev_stats_id = id;
  6720. return QDF_STATUS_SUCCESS;
  6721. }
  6722. id++;
  6723. }
  6724. *vdev_stats_id = CDP_INVALID_VDEV_STATS_ID;
  6725. return QDF_STATUS_E_FAILURE;
  6726. }
  6727. /*
  6728. * dp_txrx_reset_vdev_stats_id() - Reset vdev_stats_id in dp_soc
  6729. * @soc_hdl: Datapath soc handle
  6730. * @vdev_stats_id: vdev_stats_id to reset in dp_soc
  6731. *
  6732. * Return: none
  6733. */
  6734. static void dp_txrx_reset_vdev_stats_id(struct cdp_soc_t *soc_hdl,
  6735. uint8_t vdev_stats_id)
  6736. {
  6737. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6738. if ((!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) ||
  6739. (vdev_stats_id >= CDP_MAX_VDEV_STATS_ID))
  6740. return;
  6741. qdf_atomic_clear_bit(vdev_stats_id, &soc->vdev_stats_id_map);
  6742. }
  6743. #else
  6744. static void dp_txrx_reset_vdev_stats_id(struct cdp_soc_t *soc,
  6745. uint8_t vdev_stats_id)
  6746. {}
  6747. #endif
  6748. /*
  6749. * dp_vdev_detach_wifi3() - Detach txrx vdev
  6750. * @cdp_soc: Datapath soc handle
  6751. * @vdev_id: VDEV Id
  6752. * @callback: Callback OL_IF on completion of detach
  6753. * @cb_context: Callback context
  6754. *
  6755. */
  6756. static QDF_STATUS dp_vdev_detach_wifi3(struct cdp_soc_t *cdp_soc,
  6757. uint8_t vdev_id,
  6758. ol_txrx_vdev_delete_cb callback,
  6759. void *cb_context)
  6760. {
  6761. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  6762. struct dp_pdev *pdev;
  6763. struct dp_neighbour_peer *peer = NULL;
  6764. struct dp_peer *vap_self_peer = NULL;
  6765. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  6766. DP_MOD_ID_CDP);
  6767. if (!vdev)
  6768. return QDF_STATUS_E_FAILURE;
  6769. soc->arch_ops.txrx_vdev_detach(soc, vdev);
  6770. pdev = vdev->pdev;
  6771. vap_self_peer = dp_sta_vdev_self_peer_ref_n_get(soc, vdev,
  6772. DP_MOD_ID_CONFIG);
  6773. if (vap_self_peer) {
  6774. qdf_spin_lock_bh(&soc->ast_lock);
  6775. if (vap_self_peer->self_ast_entry) {
  6776. dp_peer_del_ast(soc, vap_self_peer->self_ast_entry);
  6777. vap_self_peer->self_ast_entry = NULL;
  6778. }
  6779. qdf_spin_unlock_bh(&soc->ast_lock);
  6780. dp_peer_delete_wifi3((struct cdp_soc_t *)soc, vdev->vdev_id,
  6781. vap_self_peer->mac_addr.raw, 0,
  6782. CDP_LINK_PEER_TYPE);
  6783. dp_peer_unref_delete(vap_self_peer, DP_MOD_ID_CONFIG);
  6784. }
  6785. /*
  6786. * If Target is hung, flush all peers before detaching vdev
  6787. * this will free all references held due to missing
  6788. * unmap commands from Target
  6789. */
  6790. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  6791. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false, false);
  6792. else if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  6793. dp_vdev_flush_peers((struct cdp_vdev *)vdev, true, false);
  6794. /* indicate that the vdev needs to be deleted */
  6795. vdev->delete.pending = 1;
  6796. dp_rx_vdev_detach(vdev);
  6797. /*
  6798. * move it after dp_rx_vdev_detach(),
  6799. * as the call back done in dp_rx_vdev_detach()
  6800. * still need to get vdev pointer by vdev_id.
  6801. */
  6802. dp_vdev_id_map_tbl_remove(soc, vdev);
  6803. dp_monitor_neighbour_peer_list_remove(pdev, vdev, peer);
  6804. dp_txrx_reset_vdev_stats_id(cdp_soc, vdev->vdev_stats_id);
  6805. dp_tx_vdev_multipass_deinit(vdev);
  6806. dp_tx_vdev_traffic_end_indication_detach(vdev);
  6807. if (vdev->vdev_dp_ext_handle) {
  6808. qdf_mem_free(vdev->vdev_dp_ext_handle);
  6809. vdev->vdev_dp_ext_handle = NULL;
  6810. }
  6811. vdev->delete.callback = callback;
  6812. vdev->delete.context = cb_context;
  6813. if (vdev->opmode != wlan_op_mode_monitor)
  6814. dp_vdev_pdev_list_remove(soc, pdev, vdev);
  6815. pdev->vdev_count--;
  6816. /* release reference taken above for find */
  6817. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6818. qdf_spin_lock_bh(&soc->inactive_vdev_list_lock);
  6819. TAILQ_INSERT_TAIL(&soc->inactive_vdev_list, vdev, inactive_list_elem);
  6820. qdf_spin_unlock_bh(&soc->inactive_vdev_list_lock);
  6821. dp_cfg_event_record_vdev_evt(soc, DP_CFG_EVENT_VDEV_DETACH, vdev);
  6822. dp_info("detach vdev %pK id %d pending refs %d",
  6823. vdev, vdev->vdev_id, qdf_atomic_read(&vdev->ref_cnt));
  6824. /* release reference taken at dp_vdev_create */
  6825. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CONFIG);
  6826. return QDF_STATUS_SUCCESS;
  6827. }
  6828. #ifdef WLAN_FEATURE_11BE_MLO
  6829. /**
  6830. * is_dp_peer_can_reuse() - check if the dp_peer match condition to be reused
  6831. * @vdev: Target DP vdev handle
  6832. * @peer: DP peer handle to be checked
  6833. * @peer_mac_addr: Target peer mac address
  6834. * @peer_type: Target peer type
  6835. *
  6836. * Return: true - if match, false - not match
  6837. */
  6838. static inline
  6839. bool is_dp_peer_can_reuse(struct dp_vdev *vdev,
  6840. struct dp_peer *peer,
  6841. uint8_t *peer_mac_addr,
  6842. enum cdp_peer_type peer_type)
  6843. {
  6844. if (peer->bss_peer && (peer->vdev == vdev) &&
  6845. (peer->peer_type == peer_type) &&
  6846. (qdf_mem_cmp(peer_mac_addr, peer->mac_addr.raw,
  6847. QDF_MAC_ADDR_SIZE) == 0))
  6848. return true;
  6849. return false;
  6850. }
  6851. #else
  6852. static inline
  6853. bool is_dp_peer_can_reuse(struct dp_vdev *vdev,
  6854. struct dp_peer *peer,
  6855. uint8_t *peer_mac_addr,
  6856. enum cdp_peer_type peer_type)
  6857. {
  6858. if (peer->bss_peer && (peer->vdev == vdev) &&
  6859. (qdf_mem_cmp(peer_mac_addr, peer->mac_addr.raw,
  6860. QDF_MAC_ADDR_SIZE) == 0))
  6861. return true;
  6862. return false;
  6863. }
  6864. #endif
  6865. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  6866. uint8_t *peer_mac_addr,
  6867. enum cdp_peer_type peer_type)
  6868. {
  6869. struct dp_peer *peer;
  6870. struct dp_soc *soc = vdev->pdev->soc;
  6871. qdf_spin_lock_bh(&soc->inactive_peer_list_lock);
  6872. TAILQ_FOREACH(peer, &soc->inactive_peer_list,
  6873. inactive_list_elem) {
  6874. /* reuse bss peer only when vdev matches*/
  6875. if (is_dp_peer_can_reuse(vdev, peer,
  6876. peer_mac_addr, peer_type)) {
  6877. /* increment ref count for cdp_peer_create*/
  6878. if (dp_peer_get_ref(soc, peer, DP_MOD_ID_CONFIG) ==
  6879. QDF_STATUS_SUCCESS) {
  6880. TAILQ_REMOVE(&soc->inactive_peer_list, peer,
  6881. inactive_list_elem);
  6882. qdf_spin_unlock_bh
  6883. (&soc->inactive_peer_list_lock);
  6884. return peer;
  6885. }
  6886. }
  6887. }
  6888. qdf_spin_unlock_bh(&soc->inactive_peer_list_lock);
  6889. return NULL;
  6890. }
  6891. #ifdef FEATURE_AST
  6892. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  6893. struct dp_pdev *pdev,
  6894. uint8_t *peer_mac_addr)
  6895. {
  6896. struct dp_ast_entry *ast_entry;
  6897. if (soc->ast_offload_support)
  6898. return;
  6899. qdf_spin_lock_bh(&soc->ast_lock);
  6900. if (soc->ast_override_support)
  6901. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, peer_mac_addr,
  6902. pdev->pdev_id);
  6903. else
  6904. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  6905. if (ast_entry && ast_entry->next_hop && !ast_entry->delete_in_progress)
  6906. dp_peer_del_ast(soc, ast_entry);
  6907. qdf_spin_unlock_bh(&soc->ast_lock);
  6908. }
  6909. #else
  6910. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  6911. struct dp_pdev *pdev,
  6912. uint8_t *peer_mac_addr)
  6913. {
  6914. }
  6915. #endif
  6916. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  6917. /*
  6918. * dp_peer_hw_txrx_stats_init() - Initialize hw_txrx_stats_en in dp_peer
  6919. * @soc: Datapath soc handle
  6920. * @peer: Datapath peer handle
  6921. *
  6922. * Return: none
  6923. */
  6924. static inline
  6925. void dp_peer_hw_txrx_stats_init(struct dp_soc *soc,
  6926. struct dp_txrx_peer *txrx_peer)
  6927. {
  6928. txrx_peer->hw_txrx_stats_en =
  6929. wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx);
  6930. }
  6931. #else
  6932. static inline
  6933. void dp_peer_hw_txrx_stats_init(struct dp_soc *soc,
  6934. struct dp_txrx_peer *txrx_peer)
  6935. {
  6936. txrx_peer->hw_txrx_stats_en = 0;
  6937. }
  6938. #endif
  6939. static QDF_STATUS dp_txrx_peer_detach(struct dp_soc *soc, struct dp_peer *peer)
  6940. {
  6941. struct dp_txrx_peer *txrx_peer;
  6942. struct dp_pdev *pdev;
  6943. /* dp_txrx_peer exists for mld peer and legacy peer */
  6944. if (peer->txrx_peer) {
  6945. txrx_peer = peer->txrx_peer;
  6946. peer->txrx_peer = NULL;
  6947. pdev = txrx_peer->vdev->pdev;
  6948. dp_peer_defrag_rx_tids_deinit(txrx_peer);
  6949. /*
  6950. * Deallocate the extended stats contenxt
  6951. */
  6952. dp_peer_delay_stats_ctx_dealloc(soc, txrx_peer);
  6953. dp_peer_rx_bufq_resources_deinit(txrx_peer);
  6954. dp_peer_jitter_stats_ctx_dealloc(pdev, txrx_peer);
  6955. dp_peer_sawf_stats_ctx_free(soc, txrx_peer);
  6956. qdf_mem_free(txrx_peer);
  6957. }
  6958. return QDF_STATUS_SUCCESS;
  6959. }
  6960. static QDF_STATUS dp_txrx_peer_attach(struct dp_soc *soc, struct dp_peer *peer)
  6961. {
  6962. struct dp_txrx_peer *txrx_peer;
  6963. struct dp_pdev *pdev;
  6964. txrx_peer = (struct dp_txrx_peer *)qdf_mem_malloc(sizeof(*txrx_peer));
  6965. if (!txrx_peer)
  6966. return QDF_STATUS_E_NOMEM; /* failure */
  6967. txrx_peer->peer_id = HTT_INVALID_PEER;
  6968. /* initialize the peer_id */
  6969. txrx_peer->vdev = peer->vdev;
  6970. pdev = peer->vdev->pdev;
  6971. DP_STATS_INIT(txrx_peer);
  6972. dp_wds_ext_peer_init(txrx_peer);
  6973. dp_peer_rx_bufq_resources_init(txrx_peer);
  6974. dp_peer_hw_txrx_stats_init(soc, txrx_peer);
  6975. /*
  6976. * Allocate peer extended stats context. Fall through in
  6977. * case of failure as its not an implicit requirement to have
  6978. * this object for regular statistics updates.
  6979. */
  6980. if (dp_peer_delay_stats_ctx_alloc(soc, txrx_peer) !=
  6981. QDF_STATUS_SUCCESS)
  6982. dp_warn("peer delay_stats ctx alloc failed");
  6983. /*
  6984. * Alloctate memory for jitter stats. Fall through in
  6985. * case of failure as its not an implicit requirement to have
  6986. * this object for regular statistics updates.
  6987. */
  6988. if (dp_peer_jitter_stats_ctx_alloc(pdev, txrx_peer) !=
  6989. QDF_STATUS_SUCCESS)
  6990. dp_warn("peer jitter_stats ctx alloc failed");
  6991. dp_set_peer_isolation(txrx_peer, false);
  6992. dp_peer_defrag_rx_tids_init(txrx_peer);
  6993. if (dp_peer_sawf_stats_ctx_alloc(soc, txrx_peer) != QDF_STATUS_SUCCESS)
  6994. dp_warn("peer sawf stats alloc failed");
  6995. dp_txrx_peer_attach_add(soc, peer, txrx_peer);
  6996. return QDF_STATUS_SUCCESS;
  6997. }
  6998. static inline
  6999. void dp_txrx_peer_stats_clr(struct dp_txrx_peer *txrx_peer)
  7000. {
  7001. if (!txrx_peer)
  7002. return;
  7003. txrx_peer->tx_failed = 0;
  7004. txrx_peer->comp_pkt.num = 0;
  7005. txrx_peer->comp_pkt.bytes = 0;
  7006. txrx_peer->to_stack.num = 0;
  7007. txrx_peer->to_stack.bytes = 0;
  7008. DP_STATS_CLR(txrx_peer);
  7009. dp_peer_delay_stats_ctx_clr(txrx_peer);
  7010. dp_peer_jitter_stats_ctx_clr(txrx_peer);
  7011. }
  7012. /*
  7013. * dp_peer_create_wifi3() - attach txrx peer
  7014. * @soc_hdl: Datapath soc handle
  7015. * @vdev_id: id of vdev
  7016. * @peer_mac_addr: Peer MAC address
  7017. * @peer_type: link or MLD peer type
  7018. *
  7019. * Return: 0 on success, -1 on failure
  7020. */
  7021. static QDF_STATUS
  7022. dp_peer_create_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7023. uint8_t *peer_mac_addr, enum cdp_peer_type peer_type)
  7024. {
  7025. struct dp_peer *peer;
  7026. int i;
  7027. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7028. struct dp_pdev *pdev;
  7029. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  7030. struct dp_vdev *vdev = NULL;
  7031. if (!peer_mac_addr)
  7032. return QDF_STATUS_E_FAILURE;
  7033. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  7034. if (!vdev)
  7035. return QDF_STATUS_E_FAILURE;
  7036. pdev = vdev->pdev;
  7037. soc = pdev->soc;
  7038. /*
  7039. * If a peer entry with given MAC address already exists,
  7040. * reuse the peer and reset the state of peer.
  7041. */
  7042. peer = dp_peer_can_reuse(vdev, peer_mac_addr, peer_type);
  7043. if (peer) {
  7044. qdf_atomic_init(&peer->is_default_route_set);
  7045. dp_peer_cleanup(vdev, peer);
  7046. dp_peer_vdev_list_add(soc, vdev, peer);
  7047. dp_peer_find_hash_add(soc, peer);
  7048. if (dp_peer_rx_tids_create(peer) != QDF_STATUS_SUCCESS) {
  7049. dp_alert("RX tid alloc fail for peer %pK (" QDF_MAC_ADDR_FMT ")",
  7050. peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  7051. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7052. return QDF_STATUS_E_FAILURE;
  7053. }
  7054. if (IS_MLO_DP_MLD_PEER(peer))
  7055. dp_mld_peer_init_link_peers_info(peer);
  7056. qdf_spin_lock_bh(&soc->ast_lock);
  7057. dp_peer_delete_ast_entries(soc, peer);
  7058. qdf_spin_unlock_bh(&soc->ast_lock);
  7059. if ((vdev->opmode == wlan_op_mode_sta) &&
  7060. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  7061. QDF_MAC_ADDR_SIZE)) {
  7062. ast_type = CDP_TXRX_AST_TYPE_SELF;
  7063. }
  7064. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  7065. peer->valid = 1;
  7066. peer->is_tdls_peer = false;
  7067. dp_local_peer_id_alloc(pdev, peer);
  7068. qdf_spinlock_create(&peer->peer_info_lock);
  7069. DP_STATS_INIT(peer);
  7070. /*
  7071. * In tx_monitor mode, filter may be set for unassociated peer
  7072. * when unassociated peer get associated peer need to
  7073. * update tx_cap_enabled flag to support peer filter.
  7074. */
  7075. if (!IS_MLO_DP_MLD_PEER(peer)) {
  7076. dp_monitor_peer_tx_capture_filter_check(pdev, peer);
  7077. dp_monitor_peer_reset_stats(soc, peer);
  7078. }
  7079. if (peer->txrx_peer) {
  7080. dp_peer_rx_bufq_resources_init(peer->txrx_peer);
  7081. dp_txrx_peer_stats_clr(peer->txrx_peer);
  7082. dp_set_peer_isolation(peer->txrx_peer, false);
  7083. dp_wds_ext_peer_init(peer->txrx_peer);
  7084. dp_peer_hw_txrx_stats_init(soc, peer->txrx_peer);
  7085. }
  7086. dp_cfg_event_record_peer_evt(soc, DP_CFG_EVENT_PEER_CREATE,
  7087. peer, vdev, 1);
  7088. dp_info("vdev %pK Reused peer %pK ("QDF_MAC_ADDR_FMT
  7089. ") vdev_ref_cnt "
  7090. "%d peer_ref_cnt: %d",
  7091. vdev, peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  7092. qdf_atomic_read(&vdev->ref_cnt),
  7093. qdf_atomic_read(&peer->ref_cnt));
  7094. dp_peer_update_state(soc, peer, DP_PEER_STATE_INIT);
  7095. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7096. return QDF_STATUS_SUCCESS;
  7097. } else {
  7098. /*
  7099. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  7100. * need to remove the AST entry which was earlier added as a WDS
  7101. * entry.
  7102. * If an AST entry exists, but no peer entry exists with a given
  7103. * MAC addresses, we could deduce it as a WDS entry
  7104. */
  7105. dp_peer_ast_handle_roam_del(soc, pdev, peer_mac_addr);
  7106. }
  7107. #ifdef notyet
  7108. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  7109. soc->mempool_ol_ath_peer);
  7110. #else
  7111. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  7112. #endif
  7113. wlan_minidump_log(peer,
  7114. sizeof(*peer),
  7115. soc->ctrl_psoc,
  7116. WLAN_MD_DP_PEER, "dp_peer");
  7117. if (!peer) {
  7118. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7119. return QDF_STATUS_E_FAILURE; /* failure */
  7120. }
  7121. qdf_mem_zero(peer, sizeof(struct dp_peer));
  7122. /* store provided params */
  7123. peer->vdev = vdev;
  7124. /* initialize the peer_id */
  7125. peer->peer_id = HTT_INVALID_PEER;
  7126. qdf_mem_copy(
  7127. &peer->mac_addr.raw[0], peer_mac_addr, QDF_MAC_ADDR_SIZE);
  7128. DP_PEER_SET_TYPE(peer, peer_type);
  7129. if (IS_MLO_DP_MLD_PEER(peer)) {
  7130. if (dp_txrx_peer_attach(soc, peer) !=
  7131. QDF_STATUS_SUCCESS)
  7132. goto fail; /* failure */
  7133. dp_mld_peer_init_link_peers_info(peer);
  7134. } else if (dp_monitor_peer_attach(soc, peer) !=
  7135. QDF_STATUS_SUCCESS)
  7136. dp_warn("peer monitor ctx alloc failed");
  7137. TAILQ_INIT(&peer->ast_entry_list);
  7138. /* get the vdev reference for new peer */
  7139. dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CHILD);
  7140. if ((vdev->opmode == wlan_op_mode_sta) &&
  7141. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  7142. QDF_MAC_ADDR_SIZE)) {
  7143. ast_type = CDP_TXRX_AST_TYPE_SELF;
  7144. }
  7145. qdf_spinlock_create(&peer->peer_state_lock);
  7146. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  7147. qdf_spinlock_create(&peer->peer_info_lock);
  7148. /* reset the ast index to flowid table */
  7149. dp_peer_reset_flowq_map(peer);
  7150. qdf_atomic_init(&peer->ref_cnt);
  7151. for (i = 0; i < DP_MOD_ID_MAX; i++)
  7152. qdf_atomic_init(&peer->mod_refs[i]);
  7153. /* keep one reference for attach */
  7154. qdf_atomic_inc(&peer->ref_cnt);
  7155. qdf_atomic_inc(&peer->mod_refs[DP_MOD_ID_CONFIG]);
  7156. dp_peer_vdev_list_add(soc, vdev, peer);
  7157. /* TODO: See if hash based search is required */
  7158. dp_peer_find_hash_add(soc, peer);
  7159. /* Initialize the peer state */
  7160. peer->state = OL_TXRX_PEER_STATE_DISC;
  7161. dp_cfg_event_record_peer_evt(soc, DP_CFG_EVENT_PEER_CREATE,
  7162. peer, vdev, 0);
  7163. dp_info("vdev %pK created peer %pK ("QDF_MAC_ADDR_FMT") vdev_ref_cnt "
  7164. "%d peer_ref_cnt: %d",
  7165. vdev, peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  7166. qdf_atomic_read(&vdev->ref_cnt),
  7167. qdf_atomic_read(&peer->ref_cnt));
  7168. /*
  7169. * For every peer MAp message search and set if bss_peer
  7170. */
  7171. if (qdf_mem_cmp(peer->mac_addr.raw, vdev->mac_addr.raw,
  7172. QDF_MAC_ADDR_SIZE) == 0 &&
  7173. (wlan_op_mode_sta != vdev->opmode)) {
  7174. dp_info("vdev bss_peer!!");
  7175. peer->bss_peer = 1;
  7176. if (peer->txrx_peer)
  7177. peer->txrx_peer->bss_peer = 1;
  7178. }
  7179. if (wlan_op_mode_sta == vdev->opmode &&
  7180. qdf_mem_cmp(peer->mac_addr.raw, vdev->mac_addr.raw,
  7181. QDF_MAC_ADDR_SIZE) == 0) {
  7182. peer->sta_self_peer = 1;
  7183. }
  7184. if (dp_peer_rx_tids_create(peer) != QDF_STATUS_SUCCESS) {
  7185. dp_alert("RX tid alloc fail for peer %pK (" QDF_MAC_ADDR_FMT ")",
  7186. peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  7187. goto fail;
  7188. }
  7189. peer->valid = 1;
  7190. dp_local_peer_id_alloc(pdev, peer);
  7191. DP_STATS_INIT(peer);
  7192. if (dp_peer_sawf_ctx_alloc(soc, peer) != QDF_STATUS_SUCCESS)
  7193. dp_warn("peer sawf context alloc failed");
  7194. dp_peer_update_state(soc, peer, DP_PEER_STATE_INIT);
  7195. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7196. return QDF_STATUS_SUCCESS;
  7197. fail:
  7198. qdf_mem_free(peer);
  7199. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7200. return QDF_STATUS_E_FAILURE;
  7201. }
  7202. static QDF_STATUS dp_peer_legacy_setup(struct dp_soc *soc, struct dp_peer *peer)
  7203. {
  7204. /* txrx_peer might exist already in peer reuse case */
  7205. if (peer->txrx_peer)
  7206. return QDF_STATUS_SUCCESS;
  7207. if (dp_txrx_peer_attach(soc, peer) !=
  7208. QDF_STATUS_SUCCESS) {
  7209. dp_err("peer txrx ctx alloc failed");
  7210. return QDF_STATUS_E_FAILURE;
  7211. }
  7212. return QDF_STATUS_SUCCESS;
  7213. }
  7214. #ifdef WLAN_FEATURE_11BE_MLO
  7215. QDF_STATUS dp_peer_mlo_setup(
  7216. struct dp_soc *soc,
  7217. struct dp_peer *peer,
  7218. uint8_t vdev_id,
  7219. struct cdp_peer_setup_info *setup_info)
  7220. {
  7221. struct dp_peer *mld_peer = NULL;
  7222. /* Non-MLO connection, do nothing */
  7223. if (!setup_info || !setup_info->mld_peer_mac)
  7224. return QDF_STATUS_SUCCESS;
  7225. dp_cfg_event_record_peer_setup_evt(soc, DP_CFG_EVENT_MLO_SETUP,
  7226. peer, NULL, vdev_id, setup_info);
  7227. dp_info("link peer: " QDF_MAC_ADDR_FMT "mld peer: " QDF_MAC_ADDR_FMT
  7228. "first_link %d, primary_link %d",
  7229. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  7230. QDF_MAC_ADDR_REF(setup_info->mld_peer_mac),
  7231. setup_info->is_first_link,
  7232. setup_info->is_primary_link);
  7233. /* if this is the first link peer */
  7234. if (setup_info->is_first_link)
  7235. /* create MLD peer */
  7236. dp_peer_create_wifi3((struct cdp_soc_t *)soc,
  7237. vdev_id,
  7238. setup_info->mld_peer_mac,
  7239. CDP_MLD_PEER_TYPE);
  7240. peer->first_link = setup_info->is_first_link;
  7241. peer->primary_link = setup_info->is_primary_link;
  7242. mld_peer = dp_mld_peer_find_hash_find(soc,
  7243. setup_info->mld_peer_mac,
  7244. 0, vdev_id, DP_MOD_ID_CDP);
  7245. if (mld_peer) {
  7246. if (setup_info->is_first_link) {
  7247. /* assign rx_tid to mld peer */
  7248. mld_peer->rx_tid = peer->rx_tid;
  7249. /* no cdp_peer_setup for MLD peer,
  7250. * set it for addba processing
  7251. */
  7252. qdf_atomic_set(&mld_peer->is_default_route_set, 1);
  7253. } else {
  7254. /* free link peer original rx_tids mem */
  7255. dp_peer_rx_tids_destroy(peer);
  7256. /* assign mld peer rx_tid to link peer */
  7257. peer->rx_tid = mld_peer->rx_tid;
  7258. }
  7259. if (setup_info->is_primary_link &&
  7260. !setup_info->is_first_link) {
  7261. struct dp_vdev *prev_vdev;
  7262. /*
  7263. * if first link is not the primary link,
  7264. * then need to change mld_peer->vdev as
  7265. * primary link dp_vdev is not same one
  7266. * during mld peer creation.
  7267. */
  7268. prev_vdev = mld_peer->vdev;
  7269. dp_info("Primary link is not the first link. vdev: %pK,"
  7270. "vdev_id %d vdev_ref_cnt %d",
  7271. mld_peer->vdev, vdev_id,
  7272. qdf_atomic_read(&mld_peer->vdev->ref_cnt));
  7273. /* release the ref to original dp_vdev */
  7274. dp_vdev_unref_delete(soc, mld_peer->vdev,
  7275. DP_MOD_ID_CHILD);
  7276. /*
  7277. * get the ref to new dp_vdev,
  7278. * increase dp_vdev ref_cnt
  7279. */
  7280. mld_peer->vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7281. DP_MOD_ID_CHILD);
  7282. mld_peer->txrx_peer->vdev = mld_peer->vdev;
  7283. dp_cfg_event_record_mlo_setup_vdev_update_evt(
  7284. soc, mld_peer, prev_vdev,
  7285. mld_peer->vdev);
  7286. }
  7287. /* associate mld and link peer */
  7288. dp_link_peer_add_mld_peer(peer, mld_peer);
  7289. dp_mld_peer_add_link_peer(mld_peer, peer);
  7290. mld_peer->txrx_peer->mld_peer = 1;
  7291. dp_peer_unref_delete(mld_peer, DP_MOD_ID_CDP);
  7292. } else {
  7293. peer->mld_peer = NULL;
  7294. dp_err("mld peer" QDF_MAC_ADDR_FMT "not found!",
  7295. QDF_MAC_ADDR_REF(setup_info->mld_peer_mac));
  7296. return QDF_STATUS_E_FAILURE;
  7297. }
  7298. return QDF_STATUS_SUCCESS;
  7299. }
  7300. /*
  7301. * dp_mlo_peer_authorize() - authorize MLO peer
  7302. * @soc: soc handle
  7303. * @peer: pointer to link peer
  7304. *
  7305. * return void
  7306. */
  7307. static void dp_mlo_peer_authorize(struct dp_soc *soc,
  7308. struct dp_peer *peer)
  7309. {
  7310. int i;
  7311. struct dp_peer *link_peer = NULL;
  7312. struct dp_peer *mld_peer = peer->mld_peer;
  7313. struct dp_mld_link_peers link_peers_info;
  7314. if (!mld_peer)
  7315. return;
  7316. /* get link peers with reference */
  7317. dp_get_link_peers_ref_from_mld_peer(soc, mld_peer,
  7318. &link_peers_info,
  7319. DP_MOD_ID_CDP);
  7320. for (i = 0; i < link_peers_info.num_links; i++) {
  7321. link_peer = link_peers_info.link_peers[i];
  7322. if (!link_peer->authorize) {
  7323. dp_release_link_peers_ref(&link_peers_info,
  7324. DP_MOD_ID_CDP);
  7325. mld_peer->authorize = false;
  7326. return;
  7327. }
  7328. }
  7329. /* if we are here all link peers are authorized,
  7330. * authorize ml_peer also
  7331. */
  7332. mld_peer->authorize = true;
  7333. /* release link peers reference */
  7334. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  7335. }
  7336. #endif
  7337. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  7338. enum cdp_host_reo_dest_ring *reo_dest,
  7339. bool *hash_based)
  7340. {
  7341. struct dp_soc *soc;
  7342. struct dp_pdev *pdev;
  7343. pdev = vdev->pdev;
  7344. soc = pdev->soc;
  7345. /*
  7346. * hash based steering is disabled for Radios which are offloaded
  7347. * to NSS
  7348. */
  7349. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  7350. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  7351. /*
  7352. * Below line of code will ensure the proper reo_dest ring is chosen
  7353. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  7354. */
  7355. *reo_dest = pdev->reo_dest;
  7356. }
  7357. #ifdef IPA_OFFLOAD
  7358. /**
  7359. * dp_is_vdev_subtype_p2p() - Check if the subtype for vdev is P2P
  7360. * @vdev: Virtual device
  7361. *
  7362. * Return: true if the vdev is of subtype P2P
  7363. * false if the vdev is of any other subtype
  7364. */
  7365. static inline bool dp_is_vdev_subtype_p2p(struct dp_vdev *vdev)
  7366. {
  7367. if (vdev->subtype == wlan_op_subtype_p2p_device ||
  7368. vdev->subtype == wlan_op_subtype_p2p_cli ||
  7369. vdev->subtype == wlan_op_subtype_p2p_go)
  7370. return true;
  7371. return false;
  7372. }
  7373. /*
  7374. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  7375. * @vdev: Datapath VDEV handle
  7376. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  7377. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  7378. *
  7379. * If IPA is enabled in ini, for SAP mode, disable hash based
  7380. * steering, use default reo_dst ring for RX. Use config values for other modes.
  7381. * Return: None
  7382. */
  7383. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  7384. struct cdp_peer_setup_info *setup_info,
  7385. enum cdp_host_reo_dest_ring *reo_dest,
  7386. bool *hash_based,
  7387. uint8_t *lmac_peer_id_msb)
  7388. {
  7389. struct dp_soc *soc;
  7390. struct dp_pdev *pdev;
  7391. pdev = vdev->pdev;
  7392. soc = pdev->soc;
  7393. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  7394. /* For P2P-GO interfaces we do not need to change the REO
  7395. * configuration even if IPA config is enabled
  7396. */
  7397. if (dp_is_vdev_subtype_p2p(vdev))
  7398. return;
  7399. /*
  7400. * If IPA is enabled, disable hash-based flow steering and set
  7401. * reo_dest_ring_4 as the REO ring to receive packets on.
  7402. * IPA is configured to reap reo_dest_ring_4.
  7403. *
  7404. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  7405. * value enum value is from 1 - 4.
  7406. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  7407. */
  7408. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  7409. if (vdev->opmode == wlan_op_mode_ap) {
  7410. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  7411. *hash_based = 0;
  7412. } else if (vdev->opmode == wlan_op_mode_sta &&
  7413. dp_ipa_is_mdm_platform()) {
  7414. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  7415. }
  7416. }
  7417. }
  7418. #else
  7419. /*
  7420. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  7421. * @vdev: Datapath VDEV handle
  7422. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  7423. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  7424. *
  7425. * Use system config values for hash based steering.
  7426. * Return: None
  7427. */
  7428. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  7429. struct cdp_peer_setup_info *setup_info,
  7430. enum cdp_host_reo_dest_ring *reo_dest,
  7431. bool *hash_based,
  7432. uint8_t *lmac_peer_id_msb)
  7433. {
  7434. struct dp_soc *soc = vdev->pdev->soc;
  7435. soc->arch_ops.peer_get_reo_hash(vdev, setup_info, reo_dest, hash_based,
  7436. lmac_peer_id_msb);
  7437. }
  7438. #endif /* IPA_OFFLOAD */
  7439. /*
  7440. * dp_peer_setup_wifi3() - initialize the peer
  7441. * @soc_hdl: soc handle object
  7442. * @vdev_id : vdev_id of vdev object
  7443. * @peer_mac: Peer's mac address
  7444. * @peer_setup_info: peer setup info for MLO
  7445. *
  7446. * Return: QDF_STATUS
  7447. */
  7448. static QDF_STATUS
  7449. dp_peer_setup_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7450. uint8_t *peer_mac,
  7451. struct cdp_peer_setup_info *setup_info)
  7452. {
  7453. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7454. struct dp_pdev *pdev;
  7455. bool hash_based = 0;
  7456. enum cdp_host_reo_dest_ring reo_dest;
  7457. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7458. struct dp_vdev *vdev = NULL;
  7459. struct dp_peer *peer =
  7460. dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  7461. DP_MOD_ID_CDP);
  7462. struct dp_peer *mld_peer = NULL;
  7463. enum wlan_op_mode vdev_opmode;
  7464. uint8_t lmac_peer_id_msb = 0;
  7465. if (!peer)
  7466. return QDF_STATUS_E_FAILURE;
  7467. vdev = peer->vdev;
  7468. if (!vdev) {
  7469. status = QDF_STATUS_E_FAILURE;
  7470. goto fail;
  7471. }
  7472. /* save vdev related member in case vdev freed */
  7473. vdev_opmode = vdev->opmode;
  7474. pdev = vdev->pdev;
  7475. dp_peer_setup_get_reo_hash(vdev, setup_info,
  7476. &reo_dest, &hash_based,
  7477. &lmac_peer_id_msb);
  7478. dp_cfg_event_record_peer_setup_evt(soc, DP_CFG_EVENT_PEER_SETUP,
  7479. peer, vdev, vdev->vdev_id,
  7480. setup_info);
  7481. dp_info("pdev: %d vdev :%d opmode:%u peer %pK (" QDF_MAC_ADDR_FMT ") "
  7482. "hash-based-steering:%d default-reo_dest:%u",
  7483. pdev->pdev_id, vdev->vdev_id,
  7484. vdev->opmode, peer,
  7485. QDF_MAC_ADDR_REF(peer->mac_addr.raw), hash_based, reo_dest);
  7486. /*
  7487. * There are corner cases where the AD1 = AD2 = "VAPs address"
  7488. * i.e both the devices have same MAC address. In these
  7489. * cases we want such pkts to be processed in NULL Q handler
  7490. * which is REO2TCL ring. for this reason we should
  7491. * not setup reo_queues and default route for bss_peer.
  7492. */
  7493. if (!IS_MLO_DP_MLD_PEER(peer))
  7494. dp_monitor_peer_tx_init(pdev, peer);
  7495. if (!setup_info)
  7496. if (dp_peer_legacy_setup(soc, peer) !=
  7497. QDF_STATUS_SUCCESS) {
  7498. status = QDF_STATUS_E_RESOURCES;
  7499. goto fail;
  7500. }
  7501. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap) {
  7502. status = QDF_STATUS_E_FAILURE;
  7503. goto fail;
  7504. }
  7505. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  7506. /* TODO: Check the destination ring number to be passed to FW */
  7507. soc->cdp_soc.ol_ops->peer_set_default_routing(
  7508. soc->ctrl_psoc,
  7509. peer->vdev->pdev->pdev_id,
  7510. peer->mac_addr.raw,
  7511. peer->vdev->vdev_id, hash_based, reo_dest,
  7512. lmac_peer_id_msb);
  7513. }
  7514. qdf_atomic_set(&peer->is_default_route_set, 1);
  7515. status = dp_peer_mlo_setup(soc, peer, vdev->vdev_id, setup_info);
  7516. if (QDF_IS_STATUS_ERROR(status)) {
  7517. dp_peer_err("peer mlo setup failed");
  7518. qdf_assert_always(0);
  7519. }
  7520. if (vdev_opmode != wlan_op_mode_monitor) {
  7521. /* In case of MLD peer, switch peer to mld peer and
  7522. * do peer_rx_init.
  7523. */
  7524. if (hal_reo_shared_qaddr_is_enable(soc->hal_soc) &&
  7525. IS_MLO_DP_LINK_PEER(peer)) {
  7526. if (setup_info && setup_info->is_first_link) {
  7527. mld_peer = DP_GET_MLD_PEER_FROM_PEER(peer);
  7528. if (mld_peer)
  7529. dp_peer_rx_init(pdev, mld_peer);
  7530. else
  7531. dp_peer_err("MLD peer null. Primary link peer:%pK", peer);
  7532. }
  7533. } else {
  7534. dp_peer_rx_init(pdev, peer);
  7535. }
  7536. }
  7537. dp_soc_txrx_peer_setup(vdev_opmode, soc, peer);
  7538. if (!IS_MLO_DP_MLD_PEER(peer))
  7539. dp_peer_ppdu_delayed_ba_init(peer);
  7540. fail:
  7541. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7542. return status;
  7543. }
  7544. /*
  7545. * dp_cp_peer_del_resp_handler - Handle the peer delete response
  7546. * @soc_hdl: Datapath SOC handle
  7547. * @vdev_id: id of virtual device object
  7548. * @mac_addr: Mac address of the peer
  7549. *
  7550. * Return: QDF_STATUS
  7551. */
  7552. static QDF_STATUS dp_cp_peer_del_resp_handler(struct cdp_soc_t *soc_hdl,
  7553. uint8_t vdev_id,
  7554. uint8_t *mac_addr)
  7555. {
  7556. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7557. struct dp_ast_entry *ast_entry = NULL;
  7558. txrx_ast_free_cb cb = NULL;
  7559. void *cookie;
  7560. if (soc->ast_offload_support)
  7561. return QDF_STATUS_E_INVAL;
  7562. qdf_spin_lock_bh(&soc->ast_lock);
  7563. ast_entry =
  7564. dp_peer_ast_hash_find_by_vdevid(soc, mac_addr,
  7565. vdev_id);
  7566. /* in case of qwrap we have multiple BSS peers
  7567. * with same mac address
  7568. *
  7569. * AST entry for this mac address will be created
  7570. * only for one peer hence it will be NULL here
  7571. */
  7572. if ((!ast_entry || !ast_entry->delete_in_progress) ||
  7573. (ast_entry->peer_id != HTT_INVALID_PEER)) {
  7574. qdf_spin_unlock_bh(&soc->ast_lock);
  7575. return QDF_STATUS_E_FAILURE;
  7576. }
  7577. if (ast_entry->is_mapped)
  7578. soc->ast_table[ast_entry->ast_idx] = NULL;
  7579. DP_STATS_INC(soc, ast.deleted, 1);
  7580. dp_peer_ast_hash_remove(soc, ast_entry);
  7581. cb = ast_entry->callback;
  7582. cookie = ast_entry->cookie;
  7583. ast_entry->callback = NULL;
  7584. ast_entry->cookie = NULL;
  7585. soc->num_ast_entries--;
  7586. qdf_spin_unlock_bh(&soc->ast_lock);
  7587. if (cb) {
  7588. cb(soc->ctrl_psoc,
  7589. dp_soc_to_cdp_soc(soc),
  7590. cookie,
  7591. CDP_TXRX_AST_DELETED);
  7592. }
  7593. qdf_mem_free(ast_entry);
  7594. return QDF_STATUS_SUCCESS;
  7595. }
  7596. /*
  7597. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  7598. * @txrx_soc: cdp soc handle
  7599. * @ac: Access category
  7600. * @value: timeout value in millisec
  7601. *
  7602. * Return: void
  7603. */
  7604. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  7605. uint8_t ac, uint32_t value)
  7606. {
  7607. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  7608. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  7609. }
  7610. /*
  7611. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  7612. * @txrx_soc: cdp soc handle
  7613. * @ac: access category
  7614. * @value: timeout value in millisec
  7615. *
  7616. * Return: void
  7617. */
  7618. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  7619. uint8_t ac, uint32_t *value)
  7620. {
  7621. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  7622. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  7623. }
  7624. /*
  7625. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  7626. * @txrx_soc: cdp soc handle
  7627. * @pdev_id: id of physical device object
  7628. * @val: reo destination ring index (1 - 4)
  7629. *
  7630. * Return: QDF_STATUS
  7631. */
  7632. static QDF_STATUS
  7633. dp_set_pdev_reo_dest(struct cdp_soc_t *txrx_soc, uint8_t pdev_id,
  7634. enum cdp_host_reo_dest_ring val)
  7635. {
  7636. struct dp_pdev *pdev =
  7637. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)txrx_soc,
  7638. pdev_id);
  7639. if (pdev) {
  7640. pdev->reo_dest = val;
  7641. return QDF_STATUS_SUCCESS;
  7642. }
  7643. return QDF_STATUS_E_FAILURE;
  7644. }
  7645. /*
  7646. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  7647. * @txrx_soc: cdp soc handle
  7648. * @pdev_id: id of physical device object
  7649. *
  7650. * Return: reo destination ring index
  7651. */
  7652. static enum cdp_host_reo_dest_ring
  7653. dp_get_pdev_reo_dest(struct cdp_soc_t *txrx_soc, uint8_t pdev_id)
  7654. {
  7655. struct dp_pdev *pdev =
  7656. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)txrx_soc,
  7657. pdev_id);
  7658. if (pdev)
  7659. return pdev->reo_dest;
  7660. else
  7661. return cdp_host_reo_dest_ring_unknown;
  7662. }
  7663. #ifdef WLAN_SUPPORT_MSCS
  7664. /*
  7665. * dp_record_mscs_params - MSCS parameters sent by the STA in
  7666. * the MSCS Request to the AP. The AP makes a note of these
  7667. * parameters while comparing the MSDUs sent by the STA, to
  7668. * send the downlink traffic with correct User priority.
  7669. * @soc - Datapath soc handle
  7670. * @peer_mac - STA Mac address
  7671. * @vdev_id - ID of the vdev handle
  7672. * @mscs_params - Structure having MSCS parameters obtained
  7673. * from handshake
  7674. * @active - Flag to set MSCS active/inactive
  7675. * return type - QDF_STATUS - Success/Invalid
  7676. */
  7677. static QDF_STATUS
  7678. dp_record_mscs_params(struct cdp_soc_t *soc_hdl, uint8_t *peer_mac,
  7679. uint8_t vdev_id, struct cdp_mscs_params *mscs_params,
  7680. bool active)
  7681. {
  7682. struct dp_peer *peer;
  7683. QDF_STATUS status = QDF_STATUS_E_INVAL;
  7684. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7685. peer = dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  7686. DP_MOD_ID_CDP);
  7687. if (!peer) {
  7688. dp_err("Peer is NULL!");
  7689. goto fail;
  7690. }
  7691. if (!active) {
  7692. dp_info("MSCS Procedure is terminated");
  7693. peer->mscs_active = active;
  7694. goto fail;
  7695. }
  7696. if (mscs_params->classifier_type == IEEE80211_TCLAS_MASK_CLA_TYPE_4) {
  7697. /* Populate entries inside IPV4 database first */
  7698. peer->mscs_ipv4_parameter.user_priority_bitmap =
  7699. mscs_params->user_pri_bitmap;
  7700. peer->mscs_ipv4_parameter.user_priority_limit =
  7701. mscs_params->user_pri_limit;
  7702. peer->mscs_ipv4_parameter.classifier_mask =
  7703. mscs_params->classifier_mask;
  7704. /* Populate entries inside IPV6 database */
  7705. peer->mscs_ipv6_parameter.user_priority_bitmap =
  7706. mscs_params->user_pri_bitmap;
  7707. peer->mscs_ipv6_parameter.user_priority_limit =
  7708. mscs_params->user_pri_limit;
  7709. peer->mscs_ipv6_parameter.classifier_mask =
  7710. mscs_params->classifier_mask;
  7711. peer->mscs_active = 1;
  7712. dp_info("\n\tMSCS Procedure request based parameters for "QDF_MAC_ADDR_FMT"\n"
  7713. "\tClassifier_type = %d\tUser priority bitmap = %x\n"
  7714. "\tUser priority limit = %x\tClassifier mask = %x",
  7715. QDF_MAC_ADDR_REF(peer_mac),
  7716. mscs_params->classifier_type,
  7717. peer->mscs_ipv4_parameter.user_priority_bitmap,
  7718. peer->mscs_ipv4_parameter.user_priority_limit,
  7719. peer->mscs_ipv4_parameter.classifier_mask);
  7720. }
  7721. status = QDF_STATUS_SUCCESS;
  7722. fail:
  7723. if (peer)
  7724. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7725. return status;
  7726. }
  7727. #endif
  7728. /*
  7729. * dp_get_sec_type() - Get the security type
  7730. * @soc: soc handle
  7731. * @vdev_id: id of dp handle
  7732. * @peer_mac: mac of datapath PEER handle
  7733. * @sec_idx: Security id (mcast, ucast)
  7734. *
  7735. * return sec_type: Security type
  7736. */
  7737. static int dp_get_sec_type(struct cdp_soc_t *soc, uint8_t vdev_id,
  7738. uint8_t *peer_mac, uint8_t sec_idx)
  7739. {
  7740. int sec_type = 0;
  7741. struct dp_peer *peer =
  7742. dp_peer_get_tgt_peer_hash_find((struct dp_soc *)soc,
  7743. peer_mac, 0, vdev_id,
  7744. DP_MOD_ID_CDP);
  7745. if (!peer) {
  7746. dp_cdp_err("%pK: Peer is NULL!\n", (struct dp_soc *)soc);
  7747. return sec_type;
  7748. }
  7749. if (!peer->txrx_peer) {
  7750. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7751. dp_peer_debug("%pK: txrx peer is NULL!\n", soc);
  7752. return sec_type;
  7753. }
  7754. sec_type = peer->txrx_peer->security[sec_idx].sec_type;
  7755. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7756. return sec_type;
  7757. }
  7758. /*
  7759. * dp_peer_authorize() - authorize txrx peer
  7760. * @soc: soc handle
  7761. * @vdev_id: id of dp handle
  7762. * @peer_mac: mac of datapath PEER handle
  7763. * @authorize
  7764. *
  7765. */
  7766. static QDF_STATUS
  7767. dp_peer_authorize(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7768. uint8_t *peer_mac, uint32_t authorize)
  7769. {
  7770. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7771. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7772. struct dp_peer *peer = dp_peer_get_tgt_peer_hash_find(soc, peer_mac,
  7773. 0, vdev_id,
  7774. DP_MOD_ID_CDP);
  7775. if (!peer) {
  7776. dp_cdp_debug("%pK: Peer is NULL!\n", soc);
  7777. status = QDF_STATUS_E_FAILURE;
  7778. } else {
  7779. peer->authorize = authorize ? 1 : 0;
  7780. if (peer->txrx_peer)
  7781. peer->txrx_peer->authorize = peer->authorize;
  7782. if (!peer->authorize)
  7783. dp_peer_flush_frags(soc_hdl, vdev_id, peer_mac);
  7784. dp_mlo_peer_authorize(soc, peer);
  7785. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7786. }
  7787. return status;
  7788. }
  7789. /*
  7790. * dp_peer_get_authorize() - get peer authorize status
  7791. * @soc: soc handle
  7792. * @vdev_id: id of dp handle
  7793. * @peer_mac: mac of datapath PEER handle
  7794. *
  7795. * Retusn: true is peer is authorized, false otherwise
  7796. */
  7797. static bool
  7798. dp_peer_get_authorize(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7799. uint8_t *peer_mac)
  7800. {
  7801. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7802. bool authorize = false;
  7803. struct dp_peer *peer = dp_peer_find_hash_find(soc, peer_mac,
  7804. 0, vdev_id,
  7805. DP_MOD_ID_CDP);
  7806. if (!peer) {
  7807. dp_cdp_debug("%pK: Peer is NULL!\n", soc);
  7808. return authorize;
  7809. }
  7810. authorize = peer->authorize;
  7811. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7812. return authorize;
  7813. }
  7814. /**
  7815. * dp_vdev_unref_delete() - check and process vdev delete
  7816. * @soc : DP specific soc pointer
  7817. * @vdev: DP specific vdev pointer
  7818. * @mod_id: module id
  7819. *
  7820. */
  7821. void dp_vdev_unref_delete(struct dp_soc *soc, struct dp_vdev *vdev,
  7822. enum dp_mod_id mod_id)
  7823. {
  7824. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  7825. void *vdev_delete_context = NULL;
  7826. uint8_t vdev_id = vdev->vdev_id;
  7827. struct dp_pdev *pdev = vdev->pdev;
  7828. struct dp_vdev *tmp_vdev = NULL;
  7829. uint8_t found = 0;
  7830. QDF_ASSERT(qdf_atomic_dec_return(&vdev->mod_refs[mod_id]) >= 0);
  7831. /* Return if this is not the last reference*/
  7832. if (!qdf_atomic_dec_and_test(&vdev->ref_cnt))
  7833. return;
  7834. /*
  7835. * This should be set as last reference need to released
  7836. * after cdp_vdev_detach() is called
  7837. *
  7838. * if this assert is hit there is a ref count issue
  7839. */
  7840. QDF_ASSERT(vdev->delete.pending);
  7841. vdev_delete_cb = vdev->delete.callback;
  7842. vdev_delete_context = vdev->delete.context;
  7843. dp_info("deleting vdev object %pK ("QDF_MAC_ADDR_FMT")- its last peer is done",
  7844. vdev, QDF_MAC_ADDR_REF(vdev->mac_addr.raw));
  7845. if (wlan_op_mode_monitor == vdev->opmode) {
  7846. dp_monitor_vdev_delete(soc, vdev);
  7847. goto free_vdev;
  7848. }
  7849. /* all peers are gone, go ahead and delete it */
  7850. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  7851. FLOW_TYPE_VDEV, vdev_id);
  7852. dp_tx_vdev_detach(vdev);
  7853. dp_monitor_vdev_detach(vdev);
  7854. free_vdev:
  7855. qdf_spinlock_destroy(&vdev->peer_list_lock);
  7856. qdf_spin_lock_bh(&soc->inactive_vdev_list_lock);
  7857. TAILQ_FOREACH(tmp_vdev, &soc->inactive_vdev_list,
  7858. inactive_list_elem) {
  7859. if (tmp_vdev == vdev) {
  7860. found = 1;
  7861. break;
  7862. }
  7863. }
  7864. if (found)
  7865. TAILQ_REMOVE(&soc->inactive_vdev_list, vdev,
  7866. inactive_list_elem);
  7867. /* delete this peer from the list */
  7868. qdf_spin_unlock_bh(&soc->inactive_vdev_list_lock);
  7869. dp_cfg_event_record_vdev_evt(soc, DP_CFG_EVENT_VDEV_UNREF_DEL,
  7870. vdev);
  7871. dp_info("deleting vdev object %pK ("QDF_MAC_ADDR_FMT")",
  7872. vdev, QDF_MAC_ADDR_REF(vdev->mac_addr.raw));
  7873. wlan_minidump_remove(vdev, sizeof(*vdev), soc->ctrl_psoc,
  7874. WLAN_MD_DP_VDEV, "dp_vdev");
  7875. qdf_mem_free(vdev);
  7876. vdev = NULL;
  7877. if (vdev_delete_cb)
  7878. vdev_delete_cb(vdev_delete_context);
  7879. }
  7880. qdf_export_symbol(dp_vdev_unref_delete);
  7881. /*
  7882. * dp_peer_unref_delete() - unref and delete peer
  7883. * @peer_handle: Datapath peer handle
  7884. * @mod_id: ID of module releasing reference
  7885. *
  7886. */
  7887. void dp_peer_unref_delete(struct dp_peer *peer, enum dp_mod_id mod_id)
  7888. {
  7889. struct dp_vdev *vdev = peer->vdev;
  7890. struct dp_pdev *pdev = vdev->pdev;
  7891. struct dp_soc *soc = pdev->soc;
  7892. uint16_t peer_id;
  7893. struct dp_peer *tmp_peer;
  7894. bool found = false;
  7895. if (mod_id > DP_MOD_ID_RX)
  7896. QDF_ASSERT(qdf_atomic_dec_return(&peer->mod_refs[mod_id]) >= 0);
  7897. /*
  7898. * Hold the lock all the way from checking if the peer ref count
  7899. * is zero until the peer references are removed from the hash
  7900. * table and vdev list (if the peer ref count is zero).
  7901. * This protects against a new HL tx operation starting to use the
  7902. * peer object just after this function concludes it's done being used.
  7903. * Furthermore, the lock needs to be held while checking whether the
  7904. * vdev's list of peers is empty, to make sure that list is not modified
  7905. * concurrently with the empty check.
  7906. */
  7907. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  7908. peer_id = peer->peer_id;
  7909. /*
  7910. * Make sure that the reference to the peer in
  7911. * peer object map is removed
  7912. */
  7913. QDF_ASSERT(peer_id == HTT_INVALID_PEER);
  7914. dp_peer_info("Deleting peer %pK ("QDF_MAC_ADDR_FMT")", peer,
  7915. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  7916. dp_peer_sawf_ctx_free(soc, peer);
  7917. wlan_minidump_remove(peer, sizeof(*peer), soc->ctrl_psoc,
  7918. WLAN_MD_DP_PEER, "dp_peer");
  7919. qdf_spin_lock_bh(&soc->inactive_peer_list_lock);
  7920. TAILQ_FOREACH(tmp_peer, &soc->inactive_peer_list,
  7921. inactive_list_elem) {
  7922. if (tmp_peer == peer) {
  7923. found = 1;
  7924. break;
  7925. }
  7926. }
  7927. if (found)
  7928. TAILQ_REMOVE(&soc->inactive_peer_list, peer,
  7929. inactive_list_elem);
  7930. /* delete this peer from the list */
  7931. qdf_spin_unlock_bh(&soc->inactive_peer_list_lock);
  7932. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  7933. dp_peer_update_state(soc, peer, DP_PEER_STATE_FREED);
  7934. /* cleanup the peer data */
  7935. dp_peer_cleanup(vdev, peer);
  7936. if (!IS_MLO_DP_MLD_PEER(peer))
  7937. dp_monitor_peer_detach(soc, peer);
  7938. qdf_spinlock_destroy(&peer->peer_state_lock);
  7939. dp_txrx_peer_detach(soc, peer);
  7940. dp_cfg_event_record_peer_evt(soc, DP_CFG_EVENT_PEER_UNREF_DEL,
  7941. peer, vdev, 0);
  7942. qdf_mem_free(peer);
  7943. /*
  7944. * Decrement ref count taken at peer create
  7945. */
  7946. dp_peer_info("Deleted peer. Unref vdev %pK, vdev_ref_cnt %d",
  7947. vdev, qdf_atomic_read(&vdev->ref_cnt));
  7948. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CHILD);
  7949. }
  7950. }
  7951. qdf_export_symbol(dp_peer_unref_delete);
  7952. /*
  7953. * dp_txrx_peer_unref_delete() - unref and delete peer
  7954. * @handle: Datapath txrx ref handle
  7955. * @mod_id: Module ID of the caller
  7956. *
  7957. */
  7958. void dp_txrx_peer_unref_delete(dp_txrx_ref_handle handle,
  7959. enum dp_mod_id mod_id)
  7960. {
  7961. dp_peer_unref_delete((struct dp_peer *)handle, mod_id);
  7962. }
  7963. qdf_export_symbol(dp_txrx_peer_unref_delete);
  7964. /*
  7965. * dp_peer_delete_wifi3() – Delete txrx peer
  7966. * @soc_hdl: soc handle
  7967. * @vdev_id: id of dp handle
  7968. * @peer_mac: mac of datapath PEER handle
  7969. * @bitmap: bitmap indicating special handling of request.
  7970. * @peer_type: peer type (link or MLD)
  7971. *
  7972. */
  7973. static QDF_STATUS dp_peer_delete_wifi3(struct cdp_soc_t *soc_hdl,
  7974. uint8_t vdev_id,
  7975. uint8_t *peer_mac, uint32_t bitmap,
  7976. enum cdp_peer_type peer_type)
  7977. {
  7978. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7979. struct dp_peer *peer;
  7980. struct cdp_peer_info peer_info = { 0 };
  7981. struct dp_vdev *vdev = NULL;
  7982. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac,
  7983. false, peer_type);
  7984. peer = dp_peer_hash_find_wrapper(soc, &peer_info, DP_MOD_ID_CDP);
  7985. /* Peer can be null for monitor vap mac address */
  7986. if (!peer) {
  7987. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7988. "%s: Invalid peer\n", __func__);
  7989. return QDF_STATUS_E_FAILURE;
  7990. }
  7991. if (!peer->valid) {
  7992. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7993. dp_err("Invalid peer: "QDF_MAC_ADDR_FMT,
  7994. QDF_MAC_ADDR_REF(peer_mac));
  7995. return QDF_STATUS_E_ALREADY;
  7996. }
  7997. vdev = peer->vdev;
  7998. if (!vdev) {
  7999. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  8000. return QDF_STATUS_E_FAILURE;
  8001. }
  8002. peer->valid = 0;
  8003. dp_cfg_event_record_peer_evt(soc, DP_CFG_EVENT_PEER_DELETE, peer,
  8004. vdev, 0);
  8005. dp_init_info("%pK: peer %pK (" QDF_MAC_ADDR_FMT ") pending-refs %d",
  8006. soc, peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  8007. qdf_atomic_read(&peer->ref_cnt));
  8008. dp_peer_rx_reo_shared_qaddr_delete(soc, peer);
  8009. dp_local_peer_id_free(peer->vdev->pdev, peer);
  8010. /* Drop all rx packets before deleting peer */
  8011. dp_clear_peer_internal(soc, peer);
  8012. qdf_spinlock_destroy(&peer->peer_info_lock);
  8013. dp_peer_multipass_list_remove(peer);
  8014. /* remove the reference to the peer from the hash table */
  8015. dp_peer_find_hash_remove(soc, peer);
  8016. dp_peer_vdev_list_remove(soc, vdev, peer);
  8017. dp_peer_mlo_delete(peer);
  8018. qdf_spin_lock_bh(&soc->inactive_peer_list_lock);
  8019. TAILQ_INSERT_TAIL(&soc->inactive_peer_list, peer,
  8020. inactive_list_elem);
  8021. qdf_spin_unlock_bh(&soc->inactive_peer_list_lock);
  8022. /*
  8023. * Remove the reference added during peer_attach.
  8024. * The peer will still be left allocated until the
  8025. * PEER_UNMAP message arrives to remove the other
  8026. * reference, added by the PEER_MAP message.
  8027. */
  8028. dp_peer_unref_delete(peer, DP_MOD_ID_CONFIG);
  8029. /*
  8030. * Remove the reference taken above
  8031. */
  8032. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  8033. return QDF_STATUS_SUCCESS;
  8034. }
  8035. #ifdef DP_RX_UDP_OVER_PEER_ROAM
  8036. static QDF_STATUS dp_update_roaming_peer_wifi3(struct cdp_soc_t *soc_hdl,
  8037. uint8_t vdev_id,
  8038. uint8_t *peer_mac,
  8039. uint32_t auth_status)
  8040. {
  8041. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8042. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  8043. DP_MOD_ID_CDP);
  8044. if (!vdev)
  8045. return QDF_STATUS_E_FAILURE;
  8046. vdev->roaming_peer_status = auth_status;
  8047. qdf_mem_copy(vdev->roaming_peer_mac.raw, peer_mac,
  8048. QDF_MAC_ADDR_SIZE);
  8049. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8050. return QDF_STATUS_SUCCESS;
  8051. }
  8052. #endif
  8053. /*
  8054. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  8055. * @soc_hdl: Datapath soc handle
  8056. * @vdev_id: virtual interface id
  8057. *
  8058. * Return: MAC address on success, NULL on failure.
  8059. *
  8060. */
  8061. static uint8_t *dp_get_vdev_mac_addr_wifi3(struct cdp_soc_t *soc_hdl,
  8062. uint8_t vdev_id)
  8063. {
  8064. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8065. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  8066. DP_MOD_ID_CDP);
  8067. uint8_t *mac = NULL;
  8068. if (!vdev)
  8069. return NULL;
  8070. mac = vdev->mac_addr.raw;
  8071. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8072. return mac;
  8073. }
  8074. /*
  8075. * dp_vdev_set_wds() - Enable per packet stats
  8076. * @soc: DP soc handle
  8077. * @vdev_id: id of DP VDEV handle
  8078. * @val: value
  8079. *
  8080. * Return: none
  8081. */
  8082. static int dp_vdev_set_wds(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  8083. uint32_t val)
  8084. {
  8085. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8086. struct dp_vdev *vdev =
  8087. dp_vdev_get_ref_by_id((struct dp_soc *)soc, vdev_id,
  8088. DP_MOD_ID_CDP);
  8089. if (!vdev)
  8090. return QDF_STATUS_E_FAILURE;
  8091. vdev->wds_enabled = val;
  8092. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8093. return QDF_STATUS_SUCCESS;
  8094. }
  8095. static int dp_get_opmode(struct cdp_soc_t *soc_hdl, uint8_t vdev_id)
  8096. {
  8097. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8098. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  8099. DP_MOD_ID_CDP);
  8100. int opmode;
  8101. if (!vdev) {
  8102. dp_err_rl("vdev for id %d is NULL", vdev_id);
  8103. return -EINVAL;
  8104. }
  8105. opmode = vdev->opmode;
  8106. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8107. return opmode;
  8108. }
  8109. /**
  8110. * dp_get_os_rx_handles_from_vdev_wifi3() - Get os rx handles for a vdev
  8111. * @soc_hdl: ol_txrx_soc_handle handle
  8112. * @vdev_id: vdev id for which os rx handles are needed
  8113. * @stack_fn_p: pointer to stack function pointer
  8114. * @osif_handle_p: pointer to ol_osif_vdev_handle
  8115. *
  8116. * Return: void
  8117. */
  8118. static
  8119. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_soc_t *soc_hdl,
  8120. uint8_t vdev_id,
  8121. ol_txrx_rx_fp *stack_fn_p,
  8122. ol_osif_vdev_handle *osif_vdev_p)
  8123. {
  8124. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8125. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  8126. DP_MOD_ID_CDP);
  8127. if (qdf_unlikely(!vdev)) {
  8128. *stack_fn_p = NULL;
  8129. *osif_vdev_p = NULL;
  8130. return;
  8131. }
  8132. *stack_fn_p = vdev->osif_rx_stack;
  8133. *osif_vdev_p = vdev->osif_vdev;
  8134. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8135. }
  8136. /**
  8137. * dp_get_ctrl_pdev_from_vdev() - Get control pdev of vdev
  8138. * @soc_hdl: datapath soc handle
  8139. * @vdev_id: virtual device/interface id
  8140. *
  8141. * Return: Handle to control pdev
  8142. */
  8143. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(
  8144. struct cdp_soc_t *soc_hdl,
  8145. uint8_t vdev_id)
  8146. {
  8147. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8148. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  8149. DP_MOD_ID_CDP);
  8150. struct dp_pdev *pdev;
  8151. if (!vdev)
  8152. return NULL;
  8153. pdev = vdev->pdev;
  8154. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8155. return pdev ? (struct cdp_cfg *)pdev->wlan_cfg_ctx : NULL;
  8156. }
  8157. /**
  8158. * dp_get_tx_pending() - read pending tx
  8159. * @pdev_handle: Datapath PDEV handle
  8160. *
  8161. * Return: outstanding tx
  8162. */
  8163. static int32_t dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  8164. {
  8165. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8166. return qdf_atomic_read(&pdev->num_tx_outstanding);
  8167. }
  8168. /**
  8169. * dp_get_peer_mac_from_peer_id() - get peer mac
  8170. * @pdev_handle: Datapath PDEV handle
  8171. * @peer_id: Peer ID
  8172. * @peer_mac: MAC addr of PEER
  8173. *
  8174. * Return: QDF_STATUS
  8175. */
  8176. static QDF_STATUS dp_get_peer_mac_from_peer_id(struct cdp_soc_t *soc,
  8177. uint32_t peer_id,
  8178. uint8_t *peer_mac)
  8179. {
  8180. struct dp_peer *peer;
  8181. if (soc && peer_mac) {
  8182. peer = dp_peer_get_ref_by_id((struct dp_soc *)soc,
  8183. (uint16_t)peer_id,
  8184. DP_MOD_ID_CDP);
  8185. if (peer) {
  8186. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  8187. QDF_MAC_ADDR_SIZE);
  8188. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  8189. return QDF_STATUS_SUCCESS;
  8190. }
  8191. }
  8192. return QDF_STATUS_E_FAILURE;
  8193. }
  8194. #ifdef MESH_MODE_SUPPORT
  8195. static
  8196. void dp_vdev_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  8197. {
  8198. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8199. dp_cdp_info("%pK: val %d", vdev->pdev->soc, val);
  8200. vdev->mesh_vdev = val;
  8201. if (val)
  8202. vdev->skip_sw_tid_classification |=
  8203. DP_TX_MESH_ENABLED;
  8204. else
  8205. vdev->skip_sw_tid_classification &=
  8206. ~DP_TX_MESH_ENABLED;
  8207. }
  8208. /*
  8209. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  8210. * @vdev_hdl: virtual device object
  8211. * @val: value to be set
  8212. *
  8213. * Return: void
  8214. */
  8215. static
  8216. void dp_vdev_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  8217. {
  8218. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8219. dp_cdp_info("%pK: val %d", vdev->pdev->soc, val);
  8220. vdev->mesh_rx_filter = val;
  8221. }
  8222. #endif
  8223. /*
  8224. * dp_vdev_set_hlos_tid_override() - to set hlos tid override
  8225. * @vdev_hdl: virtual device object
  8226. * @val: value to be set
  8227. *
  8228. * Return: void
  8229. */
  8230. static
  8231. void dp_vdev_set_hlos_tid_override(struct dp_vdev *vdev, uint32_t val)
  8232. {
  8233. dp_cdp_info("%pK: val %d", vdev->pdev->soc, val);
  8234. if (val)
  8235. vdev->skip_sw_tid_classification |=
  8236. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED;
  8237. else
  8238. vdev->skip_sw_tid_classification &=
  8239. ~DP_TXRX_HLOS_TID_OVERRIDE_ENABLED;
  8240. }
  8241. /*
  8242. * dp_vdev_get_hlos_tid_override() - to get hlos tid override flag
  8243. * @vdev_hdl: virtual device object
  8244. * @val: value to be set
  8245. *
  8246. * Return: 1 if this flag is set
  8247. */
  8248. static
  8249. uint8_t dp_vdev_get_hlos_tid_override(struct cdp_vdev *vdev_hdl)
  8250. {
  8251. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8252. return !!(vdev->skip_sw_tid_classification &
  8253. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED);
  8254. }
  8255. #ifdef VDEV_PEER_PROTOCOL_COUNT
  8256. static void dp_enable_vdev_peer_protocol_count(struct cdp_soc_t *soc_hdl,
  8257. int8_t vdev_id,
  8258. bool enable)
  8259. {
  8260. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8261. struct dp_vdev *vdev;
  8262. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8263. if (!vdev)
  8264. return;
  8265. dp_info("enable %d vdev_id %d", enable, vdev_id);
  8266. vdev->peer_protocol_count_track = enable;
  8267. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8268. }
  8269. static void dp_enable_vdev_peer_protocol_drop_mask(struct cdp_soc_t *soc_hdl,
  8270. int8_t vdev_id,
  8271. int drop_mask)
  8272. {
  8273. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8274. struct dp_vdev *vdev;
  8275. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8276. if (!vdev)
  8277. return;
  8278. dp_info("drop_mask %d vdev_id %d", drop_mask, vdev_id);
  8279. vdev->peer_protocol_count_dropmask = drop_mask;
  8280. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8281. }
  8282. static int dp_is_vdev_peer_protocol_count_enabled(struct cdp_soc_t *soc_hdl,
  8283. int8_t vdev_id)
  8284. {
  8285. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8286. struct dp_vdev *vdev;
  8287. int peer_protocol_count_track;
  8288. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8289. if (!vdev)
  8290. return 0;
  8291. dp_info("enable %d vdev_id %d", vdev->peer_protocol_count_track,
  8292. vdev_id);
  8293. peer_protocol_count_track =
  8294. vdev->peer_protocol_count_track;
  8295. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8296. return peer_protocol_count_track;
  8297. }
  8298. static int dp_get_vdev_peer_protocol_drop_mask(struct cdp_soc_t *soc_hdl,
  8299. int8_t vdev_id)
  8300. {
  8301. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8302. struct dp_vdev *vdev;
  8303. int peer_protocol_count_dropmask;
  8304. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8305. if (!vdev)
  8306. return 0;
  8307. dp_info("drop_mask %d vdev_id %d", vdev->peer_protocol_count_dropmask,
  8308. vdev_id);
  8309. peer_protocol_count_dropmask =
  8310. vdev->peer_protocol_count_dropmask;
  8311. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8312. return peer_protocol_count_dropmask;
  8313. }
  8314. #endif
  8315. bool dp_check_pdev_exists(struct dp_soc *soc, struct dp_pdev *data)
  8316. {
  8317. uint8_t pdev_count;
  8318. for (pdev_count = 0; pdev_count < MAX_PDEV_CNT; pdev_count++) {
  8319. if (soc->pdev_list[pdev_count] &&
  8320. soc->pdev_list[pdev_count] == data)
  8321. return true;
  8322. }
  8323. return false;
  8324. }
  8325. /**
  8326. * dp_rx_bar_stats_cb(): BAR received stats callback
  8327. * @soc: SOC handle
  8328. * @cb_ctxt: Call back context
  8329. * @reo_status: Reo status
  8330. *
  8331. * return: void
  8332. */
  8333. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  8334. union hal_reo_status *reo_status)
  8335. {
  8336. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  8337. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  8338. if (!dp_check_pdev_exists(soc, pdev)) {
  8339. dp_err_rl("pdev doesn't exist");
  8340. return;
  8341. }
  8342. if (!qdf_atomic_read(&soc->cmn_init_done))
  8343. return;
  8344. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  8345. DP_PRINT_STATS("REO stats failure %d",
  8346. queue_status->header.status);
  8347. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  8348. return;
  8349. }
  8350. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  8351. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  8352. }
  8353. /**
  8354. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  8355. * @vdev: DP VDEV handle
  8356. *
  8357. * return: void
  8358. */
  8359. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  8360. struct cdp_vdev_stats *vdev_stats)
  8361. {
  8362. if (!vdev || !vdev->pdev)
  8363. return;
  8364. dp_update_vdev_ingress_stats(vdev);
  8365. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  8366. dp_vdev_iterate_peer(vdev, dp_update_vdev_stats, vdev_stats,
  8367. DP_MOD_ID_GENERIC_STATS);
  8368. dp_update_vdev_rate_stats(vdev_stats, &vdev->stats);
  8369. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8370. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  8371. vdev_stats, vdev->vdev_id,
  8372. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  8373. #endif
  8374. }
  8375. void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  8376. {
  8377. struct dp_vdev *vdev = NULL;
  8378. struct dp_soc *soc;
  8379. struct cdp_vdev_stats *vdev_stats =
  8380. qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  8381. if (!vdev_stats) {
  8382. dp_cdp_err("%pK: DP alloc failure - unable to get alloc vdev stats",
  8383. pdev->soc);
  8384. return;
  8385. }
  8386. soc = pdev->soc;
  8387. qdf_mem_zero(&pdev->stats.tx, sizeof(pdev->stats.tx));
  8388. qdf_mem_zero(&pdev->stats.rx, sizeof(pdev->stats.rx));
  8389. qdf_mem_zero(&pdev->stats.tx_i, sizeof(pdev->stats.tx_i));
  8390. qdf_mem_zero(&pdev->stats.rx_i, sizeof(pdev->stats.rx_i));
  8391. if (dp_monitor_is_enable_mcopy_mode(pdev))
  8392. dp_monitor_invalid_peer_update_pdev_stats(soc, pdev);
  8393. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  8394. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  8395. dp_aggregate_vdev_stats(vdev, vdev_stats);
  8396. dp_update_pdev_stats(pdev, vdev_stats);
  8397. dp_update_pdev_ingress_stats(pdev, vdev);
  8398. }
  8399. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  8400. qdf_mem_free(vdev_stats);
  8401. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8402. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  8403. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  8404. #endif
  8405. }
  8406. /**
  8407. * dp_vdev_getstats() - get vdev packet level stats
  8408. * @vdev_handle: Datapath VDEV handle
  8409. * @stats: cdp network device stats structure
  8410. *
  8411. * Return: QDF_STATUS
  8412. */
  8413. static QDF_STATUS dp_vdev_getstats(struct cdp_vdev *vdev_handle,
  8414. struct cdp_dev_stats *stats)
  8415. {
  8416. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8417. struct dp_pdev *pdev;
  8418. struct dp_soc *soc;
  8419. struct cdp_vdev_stats *vdev_stats;
  8420. if (!vdev)
  8421. return QDF_STATUS_E_FAILURE;
  8422. pdev = vdev->pdev;
  8423. if (!pdev)
  8424. return QDF_STATUS_E_FAILURE;
  8425. soc = pdev->soc;
  8426. vdev_stats = qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  8427. if (!vdev_stats) {
  8428. dp_cdp_err("%pK: DP alloc failure - unable to get alloc vdev stats",
  8429. soc);
  8430. return QDF_STATUS_E_FAILURE;
  8431. }
  8432. dp_aggregate_vdev_stats(vdev, vdev_stats);
  8433. stats->tx_packets = vdev_stats->tx.comp_pkt.num;
  8434. stats->tx_bytes = vdev_stats->tx.comp_pkt.bytes;
  8435. stats->tx_errors = vdev_stats->tx.tx_failed;
  8436. stats->tx_dropped = vdev_stats->tx_i.dropped.dropped_pkt.num +
  8437. vdev_stats->tx_i.sg.dropped_host.num +
  8438. vdev_stats->tx_i.mcast_en.dropped_map_error +
  8439. vdev_stats->tx_i.mcast_en.dropped_self_mac +
  8440. vdev_stats->tx_i.mcast_en.dropped_send_fail +
  8441. vdev_stats->tx.nawds_mcast_drop;
  8442. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  8443. stats->rx_packets = vdev_stats->rx.to_stack.num;
  8444. stats->rx_bytes = vdev_stats->rx.to_stack.bytes;
  8445. } else {
  8446. stats->rx_packets = vdev_stats->rx_i.reo_rcvd_pkt.num +
  8447. vdev_stats->rx_i.null_q_desc_pkt.num +
  8448. vdev_stats->rx_i.routed_eapol_pkt.num;
  8449. stats->rx_bytes = vdev_stats->rx_i.reo_rcvd_pkt.bytes +
  8450. vdev_stats->rx_i.null_q_desc_pkt.bytes +
  8451. vdev_stats->rx_i.routed_eapol_pkt.bytes;
  8452. }
  8453. stats->rx_errors = vdev_stats->rx.err.mic_err +
  8454. vdev_stats->rx.err.decrypt_err +
  8455. vdev_stats->rx.err.fcserr +
  8456. vdev_stats->rx.err.pn_err +
  8457. vdev_stats->rx.err.oor_err +
  8458. vdev_stats->rx.err.jump_2k_err +
  8459. vdev_stats->rx.err.rxdma_wifi_parse_err;
  8460. stats->rx_dropped = vdev_stats->rx.mec_drop.num +
  8461. vdev_stats->rx.multipass_rx_pkt_drop +
  8462. vdev_stats->rx.peer_unauth_rx_pkt_drop +
  8463. vdev_stats->rx.policy_check_drop +
  8464. vdev_stats->rx.nawds_mcast_drop +
  8465. vdev_stats->rx.mcast_3addr_drop;
  8466. qdf_mem_free(vdev_stats);
  8467. return QDF_STATUS_SUCCESS;
  8468. }
  8469. /**
  8470. * dp_pdev_getstats() - get pdev packet level stats
  8471. * @pdev_handle: Datapath PDEV handle
  8472. * @stats: cdp network device stats structure
  8473. *
  8474. * Return: QDF_STATUS
  8475. */
  8476. static void dp_pdev_getstats(struct cdp_pdev *pdev_handle,
  8477. struct cdp_dev_stats *stats)
  8478. {
  8479. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8480. dp_aggregate_pdev_stats(pdev);
  8481. stats->tx_packets = pdev->stats.tx.comp_pkt.num;
  8482. stats->tx_bytes = pdev->stats.tx.comp_pkt.bytes;
  8483. stats->tx_errors = pdev->stats.tx.tx_failed;
  8484. stats->tx_dropped = pdev->stats.tx_i.dropped.dropped_pkt.num +
  8485. pdev->stats.tx_i.sg.dropped_host.num +
  8486. pdev->stats.tx_i.mcast_en.dropped_map_error +
  8487. pdev->stats.tx_i.mcast_en.dropped_self_mac +
  8488. pdev->stats.tx_i.mcast_en.dropped_send_fail +
  8489. pdev->stats.tx.nawds_mcast_drop +
  8490. pdev->stats.tso_stats.dropped_host.num;
  8491. if (!wlan_cfg_get_vdev_stats_hw_offload_config(pdev->soc->wlan_cfg_ctx)) {
  8492. stats->rx_packets = pdev->stats.rx.to_stack.num;
  8493. stats->rx_bytes = pdev->stats.rx.to_stack.bytes;
  8494. } else {
  8495. stats->rx_packets = pdev->stats.rx_i.reo_rcvd_pkt.num +
  8496. pdev->stats.rx_i.null_q_desc_pkt.num +
  8497. pdev->stats.rx_i.routed_eapol_pkt.num;
  8498. stats->rx_bytes = pdev->stats.rx_i.reo_rcvd_pkt.bytes +
  8499. pdev->stats.rx_i.null_q_desc_pkt.bytes +
  8500. pdev->stats.rx_i.routed_eapol_pkt.bytes;
  8501. }
  8502. stats->rx_errors = pdev->stats.err.ip_csum_err +
  8503. pdev->stats.err.tcp_udp_csum_err +
  8504. pdev->stats.rx.err.mic_err +
  8505. pdev->stats.rx.err.decrypt_err +
  8506. pdev->stats.rx.err.fcserr +
  8507. pdev->stats.rx.err.pn_err +
  8508. pdev->stats.rx.err.oor_err +
  8509. pdev->stats.rx.err.jump_2k_err +
  8510. pdev->stats.rx.err.rxdma_wifi_parse_err;
  8511. stats->rx_dropped = pdev->stats.dropped.msdu_not_done +
  8512. pdev->stats.dropped.mec +
  8513. pdev->stats.dropped.mesh_filter +
  8514. pdev->stats.dropped.wifi_parse +
  8515. pdev->stats.dropped.mon_rx_drop +
  8516. pdev->stats.dropped.mon_radiotap_update_err +
  8517. pdev->stats.rx.mec_drop.num +
  8518. pdev->stats.rx.multipass_rx_pkt_drop +
  8519. pdev->stats.rx.peer_unauth_rx_pkt_drop +
  8520. pdev->stats.rx.policy_check_drop +
  8521. pdev->stats.rx.nawds_mcast_drop +
  8522. pdev->stats.rx.mcast_3addr_drop;
  8523. }
  8524. /**
  8525. * dp_get_device_stats() - get interface level packet stats
  8526. * @soc: soc handle
  8527. * @id : vdev_id or pdev_id based on type
  8528. * @stats: cdp network device stats structure
  8529. * @type: device type pdev/vdev
  8530. *
  8531. * Return: QDF_STATUS
  8532. */
  8533. static QDF_STATUS dp_get_device_stats(struct cdp_soc_t *soc_hdl, uint8_t id,
  8534. struct cdp_dev_stats *stats,
  8535. uint8_t type)
  8536. {
  8537. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8538. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  8539. struct dp_vdev *vdev;
  8540. switch (type) {
  8541. case UPDATE_VDEV_STATS:
  8542. vdev = dp_vdev_get_ref_by_id(soc, id, DP_MOD_ID_CDP);
  8543. if (vdev) {
  8544. status = dp_vdev_getstats((struct cdp_vdev *)vdev,
  8545. stats);
  8546. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8547. }
  8548. return status;
  8549. case UPDATE_PDEV_STATS:
  8550. {
  8551. struct dp_pdev *pdev =
  8552. dp_get_pdev_from_soc_pdev_id_wifi3(
  8553. (struct dp_soc *)soc,
  8554. id);
  8555. if (pdev) {
  8556. dp_pdev_getstats((struct cdp_pdev *)pdev,
  8557. stats);
  8558. return QDF_STATUS_SUCCESS;
  8559. }
  8560. }
  8561. break;
  8562. default:
  8563. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8564. "apstats cannot be updated for this input "
  8565. "type %d", type);
  8566. break;
  8567. }
  8568. return QDF_STATUS_E_FAILURE;
  8569. }
  8570. const
  8571. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  8572. {
  8573. switch (ring_type) {
  8574. case REO_DST:
  8575. return "Reo_dst";
  8576. case REO_EXCEPTION:
  8577. return "Reo_exception";
  8578. case REO_CMD:
  8579. return "Reo_cmd";
  8580. case REO_REINJECT:
  8581. return "Reo_reinject";
  8582. case REO_STATUS:
  8583. return "Reo_status";
  8584. case WBM2SW_RELEASE:
  8585. return "wbm2sw_release";
  8586. case TCL_DATA:
  8587. return "tcl_data";
  8588. case TCL_CMD_CREDIT:
  8589. return "tcl_cmd_credit";
  8590. case TCL_STATUS:
  8591. return "tcl_status";
  8592. case SW2WBM_RELEASE:
  8593. return "sw2wbm_release";
  8594. case RXDMA_BUF:
  8595. return "Rxdma_buf";
  8596. case RXDMA_DST:
  8597. return "Rxdma_dst";
  8598. case RXDMA_MONITOR_BUF:
  8599. return "Rxdma_monitor_buf";
  8600. case RXDMA_MONITOR_DESC:
  8601. return "Rxdma_monitor_desc";
  8602. case RXDMA_MONITOR_STATUS:
  8603. return "Rxdma_monitor_status";
  8604. case RXDMA_MONITOR_DST:
  8605. return "Rxdma_monitor_destination";
  8606. case WBM_IDLE_LINK:
  8607. return "WBM_hw_idle_link";
  8608. case PPE2TCL:
  8609. return "PPE2TCL";
  8610. case REO2PPE:
  8611. return "REO2PPE";
  8612. case TX_MONITOR_DST:
  8613. return "tx_monitor_destination";
  8614. case TX_MONITOR_BUF:
  8615. return "tx_monitor_buf";
  8616. default:
  8617. dp_err("Invalid ring type");
  8618. break;
  8619. }
  8620. return "Invalid";
  8621. }
  8622. /*
  8623. * dp_print_napi_stats(): NAPI stats
  8624. * @soc - soc handle
  8625. */
  8626. void dp_print_napi_stats(struct dp_soc *soc)
  8627. {
  8628. hif_print_napi_stats(soc->hif_handle);
  8629. }
  8630. /**
  8631. * dp_txrx_host_peer_stats_clr): Reinitialize the txrx peer stats
  8632. * @soc: Datapath soc
  8633. * @peer: Datatpath peer
  8634. * @arg: argument to iter function
  8635. *
  8636. * Return: QDF_STATUS
  8637. */
  8638. static inline void
  8639. dp_txrx_host_peer_stats_clr(struct dp_soc *soc,
  8640. struct dp_peer *peer,
  8641. void *arg)
  8642. {
  8643. struct dp_txrx_peer *txrx_peer = NULL;
  8644. struct dp_peer *tgt_peer = NULL;
  8645. struct cdp_interface_peer_stats peer_stats_intf;
  8646. qdf_mem_zero(&peer_stats_intf, sizeof(struct cdp_interface_peer_stats));
  8647. DP_STATS_CLR(peer);
  8648. /* Clear monitor peer stats */
  8649. dp_monitor_peer_reset_stats(soc, peer);
  8650. /* Clear MLD peer stats only when link peer is primary */
  8651. if (dp_peer_is_primary_link_peer(peer)) {
  8652. tgt_peer = dp_get_tgt_peer_from_peer(peer);
  8653. if (tgt_peer) {
  8654. DP_STATS_CLR(tgt_peer);
  8655. txrx_peer = tgt_peer->txrx_peer;
  8656. dp_txrx_peer_stats_clr(txrx_peer);
  8657. }
  8658. }
  8659. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8660. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, peer->vdev->pdev->soc,
  8661. &peer_stats_intf, peer->peer_id,
  8662. UPDATE_PEER_STATS, peer->vdev->pdev->pdev_id);
  8663. #endif
  8664. }
  8665. #ifdef WLAN_DP_SRNG_USAGE_WM_TRACKING
  8666. static inline void dp_srng_clear_ring_usage_wm_stats(struct dp_soc *soc)
  8667. {
  8668. int ring;
  8669. for (ring = 0; ring < soc->num_reo_dest_rings; ring++)
  8670. hal_srng_clear_ring_usage_wm_locked(soc->hal_soc,
  8671. soc->reo_dest_ring[ring].hal_srng);
  8672. }
  8673. #else
  8674. static inline void dp_srng_clear_ring_usage_wm_stats(struct dp_soc *soc)
  8675. {
  8676. }
  8677. #endif
  8678. /**
  8679. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  8680. * @vdev: DP_VDEV handle
  8681. * @dp_soc: DP_SOC handle
  8682. *
  8683. * Return: QDF_STATUS
  8684. */
  8685. static inline QDF_STATUS
  8686. dp_txrx_host_stats_clr(struct dp_vdev *vdev, struct dp_soc *soc)
  8687. {
  8688. if (!vdev || !vdev->pdev)
  8689. return QDF_STATUS_E_FAILURE;
  8690. /*
  8691. * if NSS offload is enabled, then send message
  8692. * to NSS FW to clear the stats. Once NSS FW clears the statistics
  8693. * then clear host statistics.
  8694. */
  8695. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  8696. if (soc->cdp_soc.ol_ops->nss_stats_clr)
  8697. soc->cdp_soc.ol_ops->nss_stats_clr(soc->ctrl_psoc,
  8698. vdev->vdev_id);
  8699. }
  8700. dp_vdev_stats_hw_offload_target_clear(soc, vdev->pdev->pdev_id,
  8701. (1 << vdev->vdev_id));
  8702. DP_STATS_CLR(vdev->pdev);
  8703. DP_STATS_CLR(vdev->pdev->soc);
  8704. DP_STATS_CLR(vdev);
  8705. hif_clear_napi_stats(vdev->pdev->soc->hif_handle);
  8706. dp_vdev_iterate_peer(vdev, dp_txrx_host_peer_stats_clr, NULL,
  8707. DP_MOD_ID_GENERIC_STATS);
  8708. dp_srng_clear_ring_usage_wm_stats(soc);
  8709. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8710. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  8711. &vdev->stats, vdev->vdev_id,
  8712. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  8713. #endif
  8714. return QDF_STATUS_SUCCESS;
  8715. }
  8716. /**
  8717. * dp_get_peer_calibr_stats()- Get peer calibrated stats
  8718. * @peer: Datapath peer
  8719. * @peer_stats: buffer for peer stats
  8720. *
  8721. * Return: none
  8722. */
  8723. static inline
  8724. void dp_get_peer_calibr_stats(struct dp_peer *peer,
  8725. struct cdp_peer_stats *peer_stats)
  8726. {
  8727. struct dp_peer *tgt_peer;
  8728. tgt_peer = dp_get_tgt_peer_from_peer(peer);
  8729. if (!tgt_peer)
  8730. return;
  8731. peer_stats->tx.last_per = tgt_peer->stats.tx.last_per;
  8732. peer_stats->tx.tx_bytes_success_last =
  8733. tgt_peer->stats.tx.tx_bytes_success_last;
  8734. peer_stats->tx.tx_data_success_last =
  8735. tgt_peer->stats.tx.tx_data_success_last;
  8736. peer_stats->tx.tx_byte_rate = tgt_peer->stats.tx.tx_byte_rate;
  8737. peer_stats->tx.tx_data_rate = tgt_peer->stats.tx.tx_data_rate;
  8738. peer_stats->tx.tx_data_ucast_last =
  8739. tgt_peer->stats.tx.tx_data_ucast_last;
  8740. peer_stats->tx.tx_data_ucast_rate =
  8741. tgt_peer->stats.tx.tx_data_ucast_rate;
  8742. peer_stats->tx.inactive_time = tgt_peer->stats.tx.inactive_time;
  8743. peer_stats->rx.rx_bytes_success_last =
  8744. tgt_peer->stats.rx.rx_bytes_success_last;
  8745. peer_stats->rx.rx_data_success_last =
  8746. tgt_peer->stats.rx.rx_data_success_last;
  8747. peer_stats->rx.rx_byte_rate = tgt_peer->stats.rx.rx_byte_rate;
  8748. peer_stats->rx.rx_data_rate = tgt_peer->stats.rx.rx_data_rate;
  8749. }
  8750. /**
  8751. * dp_get_peer_basic_stats()- Get peer basic stats
  8752. * @peer: Datapath peer
  8753. * @peer_stats: buffer for peer stats
  8754. *
  8755. * Return: none
  8756. */
  8757. static inline
  8758. void dp_get_peer_basic_stats(struct dp_peer *peer,
  8759. struct cdp_peer_stats *peer_stats)
  8760. {
  8761. struct dp_txrx_peer *txrx_peer;
  8762. txrx_peer = dp_get_txrx_peer(peer);
  8763. if (!txrx_peer)
  8764. return;
  8765. peer_stats->tx.comp_pkt.num += txrx_peer->comp_pkt.num;
  8766. peer_stats->tx.comp_pkt.bytes += txrx_peer->comp_pkt.bytes;
  8767. peer_stats->tx.tx_failed += txrx_peer->tx_failed;
  8768. peer_stats->rx.to_stack.num += txrx_peer->to_stack.num;
  8769. peer_stats->rx.to_stack.bytes += txrx_peer->to_stack.bytes;
  8770. }
  8771. /**
  8772. * dp_get_peer_per_pkt_stats()- Get peer per pkt stats
  8773. * @peer: Datapath peer
  8774. * @peer_stats: buffer for peer stats
  8775. *
  8776. * Return: none
  8777. */
  8778. static inline
  8779. void dp_get_peer_per_pkt_stats(struct dp_peer *peer,
  8780. struct cdp_peer_stats *peer_stats)
  8781. {
  8782. struct dp_txrx_peer *txrx_peer;
  8783. struct dp_peer_per_pkt_stats *per_pkt_stats;
  8784. txrx_peer = dp_get_txrx_peer(peer);
  8785. if (!txrx_peer)
  8786. return;
  8787. per_pkt_stats = &txrx_peer->stats.per_pkt_stats;
  8788. DP_UPDATE_PER_PKT_STATS(peer_stats, per_pkt_stats);
  8789. }
  8790. /**
  8791. * dp_get_peer_extd_stats()- Get peer extd stats
  8792. * @peer: Datapath peer
  8793. * @peer_stats: buffer for peer stats
  8794. *
  8795. * Return: none
  8796. */
  8797. #ifdef QCA_ENHANCED_STATS_SUPPORT
  8798. #ifdef WLAN_FEATURE_11BE_MLO
  8799. static inline
  8800. void dp_get_peer_extd_stats(struct dp_peer *peer,
  8801. struct cdp_peer_stats *peer_stats)
  8802. {
  8803. struct dp_soc *soc = peer->vdev->pdev->soc;
  8804. if (IS_MLO_DP_MLD_PEER(peer)) {
  8805. uint8_t i;
  8806. struct dp_peer *link_peer;
  8807. struct dp_soc *link_peer_soc;
  8808. struct dp_mld_link_peers link_peers_info;
  8809. dp_get_link_peers_ref_from_mld_peer(soc, peer,
  8810. &link_peers_info,
  8811. DP_MOD_ID_CDP);
  8812. for (i = 0; i < link_peers_info.num_links; i++) {
  8813. link_peer = link_peers_info.link_peers[i];
  8814. link_peer_soc = link_peer->vdev->pdev->soc;
  8815. dp_monitor_peer_get_stats(link_peer_soc, link_peer,
  8816. peer_stats,
  8817. UPDATE_PEER_STATS);
  8818. }
  8819. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  8820. } else {
  8821. dp_monitor_peer_get_stats(soc, peer, peer_stats,
  8822. UPDATE_PEER_STATS);
  8823. }
  8824. }
  8825. #else
  8826. static inline
  8827. void dp_get_peer_extd_stats(struct dp_peer *peer,
  8828. struct cdp_peer_stats *peer_stats)
  8829. {
  8830. struct dp_soc *soc = peer->vdev->pdev->soc;
  8831. dp_monitor_peer_get_stats(soc, peer, peer_stats, UPDATE_PEER_STATS);
  8832. }
  8833. #endif
  8834. #else
  8835. static inline
  8836. void dp_get_peer_extd_stats(struct dp_peer *peer,
  8837. struct cdp_peer_stats *peer_stats)
  8838. {
  8839. struct dp_txrx_peer *txrx_peer;
  8840. struct dp_peer_extd_stats *extd_stats;
  8841. txrx_peer = dp_get_txrx_peer(peer);
  8842. if (qdf_unlikely(!txrx_peer)) {
  8843. dp_err_rl("txrx_peer NULL");
  8844. return;
  8845. }
  8846. extd_stats = &txrx_peer->stats.extd_stats;
  8847. DP_UPDATE_EXTD_STATS(peer_stats, extd_stats);
  8848. }
  8849. #endif
  8850. /**
  8851. * dp_get_peer_tx_per()- Get peer packet error ratio
  8852. * @peer_stats: buffer for peer stats
  8853. *
  8854. * Return: none
  8855. */
  8856. static inline
  8857. void dp_get_peer_tx_per(struct cdp_peer_stats *peer_stats)
  8858. {
  8859. if (peer_stats->tx.tx_success.num + peer_stats->tx.retries > 0)
  8860. peer_stats->tx.per = (peer_stats->tx.retries * 100) /
  8861. (peer_stats->tx.tx_success.num +
  8862. peer_stats->tx.retries);
  8863. else
  8864. peer_stats->tx.per = 0;
  8865. }
  8866. /**
  8867. * dp_get_peer_stats()- Get peer stats
  8868. * @peer: Datapath peer
  8869. * @peer_stats: buffer for peer stats
  8870. *
  8871. * Return: none
  8872. */
  8873. void dp_get_peer_stats(struct dp_peer *peer, struct cdp_peer_stats *peer_stats)
  8874. {
  8875. dp_get_peer_calibr_stats(peer, peer_stats);
  8876. dp_get_peer_basic_stats(peer, peer_stats);
  8877. dp_get_peer_per_pkt_stats(peer, peer_stats);
  8878. dp_get_peer_extd_stats(peer, peer_stats);
  8879. dp_get_peer_tx_per(peer_stats);
  8880. }
  8881. /*
  8882. * dp_get_host_peer_stats()- function to print peer stats
  8883. * @soc: dp_soc handle
  8884. * @mac_addr: mac address of the peer
  8885. *
  8886. * Return: QDF_STATUS
  8887. */
  8888. static QDF_STATUS
  8889. dp_get_host_peer_stats(struct cdp_soc_t *soc, uint8_t *mac_addr)
  8890. {
  8891. struct dp_peer *peer = NULL;
  8892. struct cdp_peer_stats *peer_stats = NULL;
  8893. struct cdp_peer_info peer_info = { 0 };
  8894. if (!mac_addr) {
  8895. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8896. "%s: NULL peer mac addr\n", __func__);
  8897. return QDF_STATUS_E_FAILURE;
  8898. }
  8899. DP_PEER_INFO_PARAMS_INIT(&peer_info, DP_VDEV_ALL, mac_addr, false,
  8900. CDP_WILD_PEER_TYPE);
  8901. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  8902. DP_MOD_ID_CDP);
  8903. if (!peer) {
  8904. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8905. "%s: Invalid peer\n", __func__);
  8906. return QDF_STATUS_E_FAILURE;
  8907. }
  8908. peer_stats = qdf_mem_malloc(sizeof(struct cdp_peer_stats));
  8909. if (!peer_stats) {
  8910. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8911. "%s: Memory allocation failed for cdp_peer_stats\n",
  8912. __func__);
  8913. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  8914. return QDF_STATUS_E_NOMEM;
  8915. }
  8916. qdf_mem_zero(peer_stats, sizeof(struct cdp_peer_stats));
  8917. dp_get_peer_stats(peer, peer_stats);
  8918. dp_print_peer_stats(peer, peer_stats);
  8919. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  8920. qdf_mem_free(peer_stats);
  8921. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  8922. return QDF_STATUS_SUCCESS;
  8923. }
  8924. /* *
  8925. * dp_dump_wbm_idle_hptp() -dump wbm idle ring, hw hp tp info.
  8926. * @soc: dp soc.
  8927. * @pdev: dp pdev.
  8928. *
  8929. * Return: None.
  8930. */
  8931. static void
  8932. dp_dump_wbm_idle_hptp(struct dp_soc *soc, struct dp_pdev *pdev)
  8933. {
  8934. uint32_t hw_head;
  8935. uint32_t hw_tail;
  8936. struct dp_srng *srng;
  8937. if (!soc) {
  8938. dp_err("soc is NULL");
  8939. return;
  8940. }
  8941. if (!pdev) {
  8942. dp_err("pdev is NULL");
  8943. return;
  8944. }
  8945. srng = &pdev->soc->wbm_idle_link_ring;
  8946. if (!srng) {
  8947. dp_err("wbm_idle_link_ring srng is NULL");
  8948. return;
  8949. }
  8950. hal_get_hw_hptp(soc->hal_soc, srng->hal_srng, &hw_head,
  8951. &hw_tail, WBM_IDLE_LINK);
  8952. dp_debug("WBM_IDLE_LINK: HW hp: %d, HW tp: %d",
  8953. hw_head, hw_tail);
  8954. }
  8955. /**
  8956. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  8957. *
  8958. * Return: None
  8959. */
  8960. static void dp_txrx_stats_help(void)
  8961. {
  8962. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  8963. dp_info("stats_option:");
  8964. dp_info(" 1 -- HTT Tx Statistics");
  8965. dp_info(" 2 -- HTT Rx Statistics");
  8966. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  8967. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  8968. dp_info(" 5 -- HTT Error Statistics");
  8969. dp_info(" 6 -- HTT TQM Statistics");
  8970. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  8971. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  8972. dp_info(" 9 -- HTT Tx Rate Statistics");
  8973. dp_info(" 10 -- HTT Rx Rate Statistics");
  8974. dp_info(" 11 -- HTT Peer Statistics");
  8975. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  8976. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  8977. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  8978. dp_info(" 15 -- HTT SRNG Statistics");
  8979. dp_info(" 16 -- HTT SFM Info Statistics");
  8980. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  8981. dp_info(" 18 -- HTT Peer List Details");
  8982. dp_info(" 20 -- Clear Host Statistics");
  8983. dp_info(" 21 -- Host Rx Rate Statistics");
  8984. dp_info(" 22 -- Host Tx Rate Statistics");
  8985. dp_info(" 23 -- Host Tx Statistics");
  8986. dp_info(" 24 -- Host Rx Statistics");
  8987. dp_info(" 25 -- Host AST Statistics");
  8988. dp_info(" 26 -- Host SRNG PTR Statistics");
  8989. dp_info(" 27 -- Host Mon Statistics");
  8990. dp_info(" 28 -- Host REO Queue Statistics");
  8991. dp_info(" 29 -- Host Soc cfg param Statistics");
  8992. dp_info(" 30 -- Host pdev cfg param Statistics");
  8993. dp_info(" 31 -- Host NAPI stats");
  8994. dp_info(" 32 -- Host Interrupt stats");
  8995. dp_info(" 33 -- Host FISA stats");
  8996. dp_info(" 34 -- Host Register Work stats");
  8997. dp_info(" 35 -- HW REO Queue stats");
  8998. dp_info(" 36 -- Host WBM IDLE link desc ring HP/TP");
  8999. dp_info(" 37 -- Host SRNG usage watermark stats");
  9000. }
  9001. #ifdef DP_UMAC_HW_RESET_SUPPORT
  9002. /**
  9003. * dp_umac_rst_skel_enable_update(): Update skel dbg flag for umac reset
  9004. * @soc: dp soc handle
  9005. * @en: ebable/disable
  9006. *
  9007. * Return: void
  9008. */
  9009. static void dp_umac_rst_skel_enable_update(struct dp_soc *soc, bool en)
  9010. {
  9011. soc->umac_reset_ctx.skel_enable = en;
  9012. dp_cdp_debug("UMAC HW reset debug skeleton code enabled :%u",
  9013. soc->umac_reset_ctx.skel_enable);
  9014. }
  9015. /**
  9016. * dp_umac_rst_skel_enable_get(): Get skel dbg flag for umac reset
  9017. * @soc: dp soc handle
  9018. *
  9019. * Return: enable/disable flag
  9020. */
  9021. static bool dp_umac_rst_skel_enable_get(struct dp_soc *soc)
  9022. {
  9023. return soc->umac_reset_ctx.skel_enable;
  9024. }
  9025. #else
  9026. static void dp_umac_rst_skel_enable_update(struct dp_soc *soc, bool en)
  9027. {
  9028. }
  9029. static bool dp_umac_rst_skel_enable_get(struct dp_soc *soc)
  9030. {
  9031. return false;
  9032. }
  9033. #endif
  9034. /**
  9035. * dp_print_host_stats()- Function to print the stats aggregated at host
  9036. * @vdev_handle: DP_VDEV handle
  9037. * @req: host stats type
  9038. * @soc: dp soc handler
  9039. *
  9040. * Return: 0 on success, print error message in case of failure
  9041. */
  9042. static int
  9043. dp_print_host_stats(struct dp_vdev *vdev,
  9044. struct cdp_txrx_stats_req *req,
  9045. struct dp_soc *soc)
  9046. {
  9047. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  9048. enum cdp_host_txrx_stats type =
  9049. dp_stats_mapping_table[req->stats][STATS_HOST];
  9050. dp_aggregate_pdev_stats(pdev);
  9051. switch (type) {
  9052. case TXRX_CLEAR_STATS:
  9053. dp_txrx_host_stats_clr(vdev, soc);
  9054. break;
  9055. case TXRX_RX_RATE_STATS:
  9056. dp_print_rx_rates(vdev);
  9057. break;
  9058. case TXRX_TX_RATE_STATS:
  9059. dp_print_tx_rates(vdev);
  9060. break;
  9061. case TXRX_TX_HOST_STATS:
  9062. dp_print_pdev_tx_stats(pdev);
  9063. dp_print_soc_tx_stats(pdev->soc);
  9064. break;
  9065. case TXRX_RX_HOST_STATS:
  9066. dp_print_pdev_rx_stats(pdev);
  9067. dp_print_soc_rx_stats(pdev->soc);
  9068. break;
  9069. case TXRX_AST_STATS:
  9070. dp_print_ast_stats(pdev->soc);
  9071. dp_print_mec_stats(pdev->soc);
  9072. dp_print_peer_table(vdev);
  9073. break;
  9074. case TXRX_SRNG_PTR_STATS:
  9075. dp_print_ring_stats(pdev);
  9076. break;
  9077. case TXRX_RX_MON_STATS:
  9078. dp_monitor_print_pdev_rx_mon_stats(pdev);
  9079. break;
  9080. case TXRX_REO_QUEUE_STATS:
  9081. dp_get_host_peer_stats((struct cdp_soc_t *)pdev->soc,
  9082. req->peer_addr);
  9083. break;
  9084. case TXRX_SOC_CFG_PARAMS:
  9085. dp_print_soc_cfg_params(pdev->soc);
  9086. break;
  9087. case TXRX_PDEV_CFG_PARAMS:
  9088. dp_print_pdev_cfg_params(pdev);
  9089. break;
  9090. case TXRX_NAPI_STATS:
  9091. dp_print_napi_stats(pdev->soc);
  9092. break;
  9093. case TXRX_SOC_INTERRUPT_STATS:
  9094. dp_print_soc_interrupt_stats(pdev->soc);
  9095. break;
  9096. case TXRX_SOC_FSE_STATS:
  9097. dp_rx_dump_fisa_table(pdev->soc);
  9098. break;
  9099. case TXRX_HAL_REG_WRITE_STATS:
  9100. hal_dump_reg_write_stats(pdev->soc->hal_soc);
  9101. hal_dump_reg_write_srng_stats(pdev->soc->hal_soc);
  9102. break;
  9103. case TXRX_SOC_REO_HW_DESC_DUMP:
  9104. dp_get_rx_reo_queue_info((struct cdp_soc_t *)pdev->soc,
  9105. vdev->vdev_id);
  9106. break;
  9107. case TXRX_SOC_WBM_IDLE_HPTP_DUMP:
  9108. dp_dump_wbm_idle_hptp(pdev->soc, pdev);
  9109. break;
  9110. case TXRX_SRNG_USAGE_WM_STATS:
  9111. /* Dump usage watermark stats for all SRNGs */
  9112. dp_dump_srng_high_wm_stats(soc, 0xFF);
  9113. break;
  9114. default:
  9115. dp_info("Wrong Input For TxRx Host Stats");
  9116. dp_txrx_stats_help();
  9117. break;
  9118. }
  9119. return 0;
  9120. }
  9121. /*
  9122. * dp_pdev_tid_stats_ingress_inc
  9123. * @pdev: pdev handle
  9124. * @val: increase in value
  9125. *
  9126. * Return: void
  9127. */
  9128. static void
  9129. dp_pdev_tid_stats_ingress_inc(struct dp_pdev *pdev, uint32_t val)
  9130. {
  9131. pdev->stats.tid_stats.ingress_stack += val;
  9132. }
  9133. /*
  9134. * dp_pdev_tid_stats_osif_drop
  9135. * @pdev: pdev handle
  9136. * @val: increase in value
  9137. *
  9138. * Return: void
  9139. */
  9140. static void
  9141. dp_pdev_tid_stats_osif_drop(struct dp_pdev *pdev, uint32_t val)
  9142. {
  9143. pdev->stats.tid_stats.osif_drop += val;
  9144. }
  9145. /*
  9146. * dp_get_fw_peer_stats()- function to print peer stats
  9147. * @soc: soc handle
  9148. * @pdev_id : id of the pdev handle
  9149. * @mac_addr: mac address of the peer
  9150. * @cap: Type of htt stats requested
  9151. * @is_wait: if set, wait on completion from firmware response
  9152. *
  9153. * Currently Supporting only MAC ID based requests Only
  9154. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  9155. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  9156. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  9157. *
  9158. * Return: QDF_STATUS
  9159. */
  9160. static QDF_STATUS
  9161. dp_get_fw_peer_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  9162. uint8_t *mac_addr,
  9163. uint32_t cap, uint32_t is_wait)
  9164. {
  9165. int i;
  9166. uint32_t config_param0 = 0;
  9167. uint32_t config_param1 = 0;
  9168. uint32_t config_param2 = 0;
  9169. uint32_t config_param3 = 0;
  9170. struct dp_pdev *pdev =
  9171. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  9172. pdev_id);
  9173. if (!pdev)
  9174. return QDF_STATUS_E_FAILURE;
  9175. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  9176. config_param0 |= (1 << (cap + 1));
  9177. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  9178. config_param1 |= (1 << i);
  9179. }
  9180. config_param2 |= (mac_addr[0] & 0x000000ff);
  9181. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  9182. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  9183. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  9184. config_param3 |= (mac_addr[4] & 0x000000ff);
  9185. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  9186. if (is_wait) {
  9187. qdf_event_reset(&pdev->fw_peer_stats_event);
  9188. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  9189. config_param0, config_param1,
  9190. config_param2, config_param3,
  9191. 0, DBG_STATS_COOKIE_DP_STATS, 0);
  9192. qdf_wait_single_event(&pdev->fw_peer_stats_event,
  9193. DP_FW_PEER_STATS_CMP_TIMEOUT_MSEC);
  9194. } else {
  9195. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  9196. config_param0, config_param1,
  9197. config_param2, config_param3,
  9198. 0, DBG_STATS_COOKIE_DEFAULT, 0);
  9199. }
  9200. return QDF_STATUS_SUCCESS;
  9201. }
  9202. /* This struct definition will be removed from here
  9203. * once it get added in FW headers*/
  9204. struct httstats_cmd_req {
  9205. uint32_t config_param0;
  9206. uint32_t config_param1;
  9207. uint32_t config_param2;
  9208. uint32_t config_param3;
  9209. int cookie;
  9210. u_int8_t stats_id;
  9211. };
  9212. /*
  9213. * dp_get_htt_stats: function to process the httstas request
  9214. * @soc: DP soc handle
  9215. * @pdev_id: id of pdev handle
  9216. * @data: pointer to request data
  9217. * @data_len: length for request data
  9218. *
  9219. * return: QDF_STATUS
  9220. */
  9221. static QDF_STATUS
  9222. dp_get_htt_stats(struct cdp_soc_t *soc, uint8_t pdev_id, void *data,
  9223. uint32_t data_len)
  9224. {
  9225. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  9226. struct dp_pdev *pdev =
  9227. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  9228. pdev_id);
  9229. if (!pdev)
  9230. return QDF_STATUS_E_FAILURE;
  9231. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  9232. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  9233. req->config_param0, req->config_param1,
  9234. req->config_param2, req->config_param3,
  9235. req->cookie, DBG_STATS_COOKIE_DEFAULT, 0);
  9236. return QDF_STATUS_SUCCESS;
  9237. }
  9238. /**
  9239. * dp_set_pdev_tidmap_prty_wifi3(): update tidmap priority in pdev
  9240. * @pdev: DP_PDEV handle
  9241. * @prio: tidmap priority value passed by the user
  9242. *
  9243. * Return: QDF_STATUS_SUCCESS on success
  9244. */
  9245. static QDF_STATUS dp_set_pdev_tidmap_prty_wifi3(struct dp_pdev *pdev,
  9246. uint8_t prio)
  9247. {
  9248. struct dp_soc *soc = pdev->soc;
  9249. soc->tidmap_prty = prio;
  9250. hal_tx_set_tidmap_prty(soc->hal_soc, prio);
  9251. return QDF_STATUS_SUCCESS;
  9252. }
  9253. /*
  9254. * dp_get_peer_param: function to get parameters in peer
  9255. * @cdp_soc: DP soc handle
  9256. * @vdev_id: id of vdev handle
  9257. * @peer_mac: peer mac address
  9258. * @param: parameter type to be set
  9259. * @val : address of buffer
  9260. *
  9261. * Return: val
  9262. */
  9263. static QDF_STATUS dp_get_peer_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9264. uint8_t *peer_mac,
  9265. enum cdp_peer_param_type param,
  9266. cdp_config_param_type *val)
  9267. {
  9268. return QDF_STATUS_SUCCESS;
  9269. }
  9270. /*
  9271. * dp_set_peer_param: function to set parameters in peer
  9272. * @cdp_soc: DP soc handle
  9273. * @vdev_id: id of vdev handle
  9274. * @peer_mac: peer mac address
  9275. * @param: parameter type to be set
  9276. * @val: value of parameter to be set
  9277. *
  9278. * Return: 0 for success. nonzero for failure.
  9279. */
  9280. static QDF_STATUS dp_set_peer_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9281. uint8_t *peer_mac,
  9282. enum cdp_peer_param_type param,
  9283. cdp_config_param_type val)
  9284. {
  9285. struct dp_peer *peer =
  9286. dp_peer_get_tgt_peer_hash_find((struct dp_soc *)cdp_soc,
  9287. peer_mac, 0, vdev_id,
  9288. DP_MOD_ID_CDP);
  9289. struct dp_txrx_peer *txrx_peer;
  9290. if (!peer)
  9291. return QDF_STATUS_E_FAILURE;
  9292. txrx_peer = peer->txrx_peer;
  9293. if (!txrx_peer) {
  9294. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9295. return QDF_STATUS_E_FAILURE;
  9296. }
  9297. switch (param) {
  9298. case CDP_CONFIG_NAWDS:
  9299. txrx_peer->nawds_enabled = val.cdp_peer_param_nawds;
  9300. break;
  9301. case CDP_CONFIG_ISOLATION:
  9302. dp_set_peer_isolation(txrx_peer, val.cdp_peer_param_isolation);
  9303. break;
  9304. case CDP_CONFIG_IN_TWT:
  9305. txrx_peer->in_twt = !!(val.cdp_peer_param_in_twt);
  9306. break;
  9307. default:
  9308. break;
  9309. }
  9310. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9311. return QDF_STATUS_SUCCESS;
  9312. }
  9313. /*
  9314. * dp_get_pdev_param: function to get parameters from pdev
  9315. * @cdp_soc: DP soc handle
  9316. * @pdev_id: id of pdev handle
  9317. * @param: parameter type to be get
  9318. * @value : buffer for value
  9319. *
  9320. * Return: status
  9321. */
  9322. static QDF_STATUS dp_get_pdev_param(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  9323. enum cdp_pdev_param_type param,
  9324. cdp_config_param_type *val)
  9325. {
  9326. struct cdp_pdev *pdev = (struct cdp_pdev *)
  9327. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9328. pdev_id);
  9329. if (!pdev)
  9330. return QDF_STATUS_E_FAILURE;
  9331. switch (param) {
  9332. case CDP_CONFIG_VOW:
  9333. val->cdp_pdev_param_cfg_vow =
  9334. ((struct dp_pdev *)pdev)->delay_stats_flag;
  9335. break;
  9336. case CDP_TX_PENDING:
  9337. val->cdp_pdev_param_tx_pending = dp_get_tx_pending(pdev);
  9338. break;
  9339. case CDP_FILTER_MCAST_DATA:
  9340. val->cdp_pdev_param_fltr_mcast =
  9341. dp_monitor_pdev_get_filter_mcast_data(pdev);
  9342. break;
  9343. case CDP_FILTER_NO_DATA:
  9344. val->cdp_pdev_param_fltr_none =
  9345. dp_monitor_pdev_get_filter_non_data(pdev);
  9346. break;
  9347. case CDP_FILTER_UCAST_DATA:
  9348. val->cdp_pdev_param_fltr_ucast =
  9349. dp_monitor_pdev_get_filter_ucast_data(pdev);
  9350. break;
  9351. case CDP_MONITOR_CHANNEL:
  9352. val->cdp_pdev_param_monitor_chan =
  9353. dp_monitor_get_chan_num((struct dp_pdev *)pdev);
  9354. break;
  9355. case CDP_MONITOR_FREQUENCY:
  9356. val->cdp_pdev_param_mon_freq =
  9357. dp_monitor_get_chan_freq((struct dp_pdev *)pdev);
  9358. break;
  9359. default:
  9360. return QDF_STATUS_E_FAILURE;
  9361. }
  9362. return QDF_STATUS_SUCCESS;
  9363. }
  9364. /*
  9365. * dp_set_pdev_param: function to set parameters in pdev
  9366. * @cdp_soc: DP soc handle
  9367. * @pdev_id: id of pdev handle
  9368. * @param: parameter type to be set
  9369. * @val: value of parameter to be set
  9370. *
  9371. * Return: 0 for success. nonzero for failure.
  9372. */
  9373. static QDF_STATUS dp_set_pdev_param(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  9374. enum cdp_pdev_param_type param,
  9375. cdp_config_param_type val)
  9376. {
  9377. int target_type;
  9378. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  9379. struct dp_pdev *pdev =
  9380. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9381. pdev_id);
  9382. enum reg_wifi_band chan_band;
  9383. if (!pdev)
  9384. return QDF_STATUS_E_FAILURE;
  9385. target_type = hal_get_target_type(soc->hal_soc);
  9386. switch (target_type) {
  9387. case TARGET_TYPE_QCA6750:
  9388. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MAC0_LMAC_ID;
  9389. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MAC0_LMAC_ID;
  9390. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MAC0_LMAC_ID;
  9391. break;
  9392. case TARGET_TYPE_KIWI:
  9393. case TARGET_TYPE_MANGO:
  9394. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MAC0_LMAC_ID;
  9395. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MAC0_LMAC_ID;
  9396. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MAC0_LMAC_ID;
  9397. break;
  9398. default:
  9399. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MAC1_LMAC_ID;
  9400. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MAC0_LMAC_ID;
  9401. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MAC0_LMAC_ID;
  9402. break;
  9403. }
  9404. switch (param) {
  9405. case CDP_CONFIG_TX_CAPTURE:
  9406. return dp_monitor_config_debug_sniffer(pdev,
  9407. val.cdp_pdev_param_tx_capture);
  9408. case CDP_CONFIG_DEBUG_SNIFFER:
  9409. return dp_monitor_config_debug_sniffer(pdev,
  9410. val.cdp_pdev_param_dbg_snf);
  9411. case CDP_CONFIG_BPR_ENABLE:
  9412. return dp_monitor_set_bpr_enable(pdev,
  9413. val.cdp_pdev_param_bpr_enable);
  9414. case CDP_CONFIG_PRIMARY_RADIO:
  9415. pdev->is_primary = val.cdp_pdev_param_primary_radio;
  9416. break;
  9417. case CDP_CONFIG_CAPTURE_LATENCY:
  9418. pdev->latency_capture_enable = val.cdp_pdev_param_cptr_latcy;
  9419. break;
  9420. case CDP_INGRESS_STATS:
  9421. dp_pdev_tid_stats_ingress_inc(pdev,
  9422. val.cdp_pdev_param_ingrs_stats);
  9423. break;
  9424. case CDP_OSIF_DROP:
  9425. dp_pdev_tid_stats_osif_drop(pdev,
  9426. val.cdp_pdev_param_osif_drop);
  9427. break;
  9428. case CDP_CONFIG_ENH_RX_CAPTURE:
  9429. return dp_monitor_config_enh_rx_capture(pdev,
  9430. val.cdp_pdev_param_en_rx_cap);
  9431. case CDP_CONFIG_ENH_TX_CAPTURE:
  9432. return dp_monitor_config_enh_tx_capture(pdev,
  9433. val.cdp_pdev_param_en_tx_cap);
  9434. case CDP_CONFIG_HMMC_TID_OVERRIDE:
  9435. pdev->hmmc_tid_override_en = val.cdp_pdev_param_hmmc_tid_ovrd;
  9436. break;
  9437. case CDP_CONFIG_HMMC_TID_VALUE:
  9438. pdev->hmmc_tid = val.cdp_pdev_param_hmmc_tid;
  9439. break;
  9440. case CDP_CHAN_NOISE_FLOOR:
  9441. pdev->chan_noise_floor = val.cdp_pdev_param_chn_noise_flr;
  9442. break;
  9443. case CDP_TIDMAP_PRTY:
  9444. dp_set_pdev_tidmap_prty_wifi3(pdev,
  9445. val.cdp_pdev_param_tidmap_prty);
  9446. break;
  9447. case CDP_FILTER_NEIGH_PEERS:
  9448. dp_monitor_set_filter_neigh_peers(pdev,
  9449. val.cdp_pdev_param_fltr_neigh_peers);
  9450. break;
  9451. case CDP_MONITOR_CHANNEL:
  9452. dp_monitor_set_chan_num(pdev, val.cdp_pdev_param_monitor_chan);
  9453. break;
  9454. case CDP_MONITOR_FREQUENCY:
  9455. chan_band = wlan_reg_freq_to_band(val.cdp_pdev_param_mon_freq);
  9456. dp_monitor_set_chan_freq(pdev, val.cdp_pdev_param_mon_freq);
  9457. dp_monitor_set_chan_band(pdev, chan_band);
  9458. break;
  9459. case CDP_CONFIG_BSS_COLOR:
  9460. dp_monitor_set_bsscolor(pdev, val.cdp_pdev_param_bss_color);
  9461. break;
  9462. case CDP_SET_ATF_STATS_ENABLE:
  9463. dp_monitor_set_atf_stats_enable(pdev,
  9464. val.cdp_pdev_param_atf_stats_enable);
  9465. break;
  9466. case CDP_CONFIG_SPECIAL_VAP:
  9467. dp_monitor_pdev_config_scan_spcl_vap(pdev,
  9468. val.cdp_pdev_param_config_special_vap);
  9469. dp_monitor_vdev_set_monitor_mode_buf_rings(pdev);
  9470. break;
  9471. case CDP_RESET_SCAN_SPCL_VAP_STATS_ENABLE:
  9472. dp_monitor_pdev_reset_scan_spcl_vap_stats_enable(pdev,
  9473. val.cdp_pdev_param_reset_scan_spcl_vap_stats_enable);
  9474. break;
  9475. case CDP_CONFIG_ENHANCED_STATS_ENABLE:
  9476. pdev->enhanced_stats_en = val.cdp_pdev_param_enhanced_stats_enable;
  9477. break;
  9478. case CDP_ISOLATION:
  9479. pdev->isolation = val.cdp_pdev_param_isolation;
  9480. break;
  9481. case CDP_CONFIG_UNDECODED_METADATA_CAPTURE_ENABLE:
  9482. return dp_monitor_config_undecoded_metadata_capture(pdev,
  9483. val.cdp_pdev_param_undecoded_metadata_enable);
  9484. break;
  9485. default:
  9486. return QDF_STATUS_E_INVAL;
  9487. }
  9488. return QDF_STATUS_SUCCESS;
  9489. }
  9490. #ifdef QCA_UNDECODED_METADATA_SUPPORT
  9491. static
  9492. QDF_STATUS dp_set_pdev_phyrx_error_mask(struct cdp_soc_t *cdp_soc,
  9493. uint8_t pdev_id, uint32_t mask,
  9494. uint32_t mask_cont)
  9495. {
  9496. struct dp_pdev *pdev =
  9497. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9498. pdev_id);
  9499. if (!pdev)
  9500. return QDF_STATUS_E_FAILURE;
  9501. return dp_monitor_config_undecoded_metadata_phyrx_error_mask(pdev,
  9502. mask, mask_cont);
  9503. }
  9504. static
  9505. QDF_STATUS dp_get_pdev_phyrx_error_mask(struct cdp_soc_t *cdp_soc,
  9506. uint8_t pdev_id, uint32_t *mask,
  9507. uint32_t *mask_cont)
  9508. {
  9509. struct dp_pdev *pdev =
  9510. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9511. pdev_id);
  9512. if (!pdev)
  9513. return QDF_STATUS_E_FAILURE;
  9514. return dp_monitor_get_undecoded_metadata_phyrx_error_mask(pdev,
  9515. mask, mask_cont);
  9516. }
  9517. #endif
  9518. #ifdef QCA_PEER_EXT_STATS
  9519. static void dp_rx_update_peer_delay_stats(struct dp_soc *soc,
  9520. qdf_nbuf_t nbuf)
  9521. {
  9522. struct dp_peer *peer = NULL;
  9523. uint16_t peer_id, ring_id;
  9524. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  9525. struct dp_peer_delay_stats *delay_stats = NULL;
  9526. peer_id = QDF_NBUF_CB_RX_PEER_ID(nbuf);
  9527. if (peer_id > soc->max_peer_id)
  9528. return;
  9529. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_CDP);
  9530. if (qdf_unlikely(!peer))
  9531. return;
  9532. if (qdf_unlikely(!peer->txrx_peer)) {
  9533. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9534. return;
  9535. }
  9536. if (qdf_likely(peer->txrx_peer->delay_stats)) {
  9537. delay_stats = peer->txrx_peer->delay_stats;
  9538. ring_id = QDF_NBUF_CB_RX_CTX_ID(nbuf);
  9539. dp_rx_compute_tid_delay(&delay_stats->delay_tid_stats[tid][ring_id],
  9540. nbuf);
  9541. }
  9542. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9543. }
  9544. #else
  9545. static inline void dp_rx_update_peer_delay_stats(struct dp_soc *soc,
  9546. qdf_nbuf_t nbuf)
  9547. {
  9548. }
  9549. #endif
  9550. /*
  9551. * dp_calculate_delay_stats: function to get rx delay stats
  9552. * @cdp_soc: DP soc handle
  9553. * @vdev_id: id of DP vdev handle
  9554. * @nbuf: skb
  9555. *
  9556. * Return: QDF_STATUS
  9557. */
  9558. static QDF_STATUS
  9559. dp_calculate_delay_stats(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9560. qdf_nbuf_t nbuf)
  9561. {
  9562. struct dp_soc *soc = cdp_soc_t_to_dp_soc(cdp_soc);
  9563. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9564. DP_MOD_ID_CDP);
  9565. if (!vdev)
  9566. return QDF_STATUS_SUCCESS;
  9567. if (vdev->pdev->delay_stats_flag)
  9568. dp_rx_compute_delay(vdev, nbuf);
  9569. else
  9570. dp_rx_update_peer_delay_stats(soc, nbuf);
  9571. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9572. return QDF_STATUS_SUCCESS;
  9573. }
  9574. /**
  9575. * dp_get_vdev_param() - function to get parameters from vdev
  9576. * @cdp_soc: DP soc handle
  9577. * @vdev_id: id of DP vdev handle
  9578. * @param: parameter type to get value
  9579. * @val: buffer address
  9580. *
  9581. * Return: status
  9582. */
  9583. static QDF_STATUS dp_get_vdev_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9584. enum cdp_vdev_param_type param,
  9585. cdp_config_param_type *val)
  9586. {
  9587. struct dp_soc *soc = cdp_soc_t_to_dp_soc(cdp_soc);
  9588. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9589. DP_MOD_ID_CDP);
  9590. if (!vdev)
  9591. return QDF_STATUS_E_FAILURE;
  9592. switch (param) {
  9593. case CDP_ENABLE_WDS:
  9594. val->cdp_vdev_param_wds = vdev->wds_enabled;
  9595. break;
  9596. case CDP_ENABLE_MEC:
  9597. val->cdp_vdev_param_mec = vdev->mec_enabled;
  9598. break;
  9599. case CDP_ENABLE_DA_WAR:
  9600. val->cdp_vdev_param_da_war = vdev->pdev->soc->da_war_enabled;
  9601. break;
  9602. case CDP_ENABLE_IGMP_MCAST_EN:
  9603. val->cdp_vdev_param_igmp_mcast_en = vdev->igmp_mcast_enhanc_en;
  9604. break;
  9605. case CDP_ENABLE_MCAST_EN:
  9606. val->cdp_vdev_param_mcast_en = vdev->mcast_enhancement_en;
  9607. break;
  9608. case CDP_ENABLE_HLOS_TID_OVERRIDE:
  9609. val->cdp_vdev_param_hlos_tid_override =
  9610. dp_vdev_get_hlos_tid_override((struct cdp_vdev *)vdev);
  9611. break;
  9612. case CDP_ENABLE_PEER_AUTHORIZE:
  9613. val->cdp_vdev_param_peer_authorize =
  9614. vdev->peer_authorize;
  9615. break;
  9616. case CDP_TX_ENCAP_TYPE:
  9617. val->cdp_vdev_param_tx_encap = vdev->tx_encap_type;
  9618. break;
  9619. case CDP_ENABLE_CIPHER:
  9620. val->cdp_vdev_param_cipher_en = vdev->sec_type;
  9621. break;
  9622. #ifdef WLAN_SUPPORT_MESH_LATENCY
  9623. case CDP_ENABLE_PEER_TID_LATENCY:
  9624. val->cdp_vdev_param_peer_tid_latency_enable =
  9625. vdev->peer_tid_latency_enabled;
  9626. break;
  9627. case CDP_SET_VAP_MESH_TID:
  9628. val->cdp_vdev_param_mesh_tid =
  9629. vdev->mesh_tid_latency_config.latency_tid;
  9630. break;
  9631. #endif
  9632. case CDP_DROP_3ADDR_MCAST:
  9633. val->cdp_drop_3addr_mcast = vdev->drop_3addr_mcast;
  9634. break;
  9635. case CDP_SET_MCAST_VDEV:
  9636. soc->arch_ops.txrx_get_vdev_mcast_param(soc, vdev, val);
  9637. break;
  9638. #ifdef QCA_SUPPORT_WDS_EXTENDED
  9639. case CDP_DROP_TX_MCAST:
  9640. val->cdp_drop_tx_mcast = vdev->drop_tx_mcast;
  9641. break;
  9642. #endif
  9643. #ifdef MESH_MODE_SUPPORT
  9644. case CDP_MESH_RX_FILTER:
  9645. val->cdp_vdev_param_mesh_rx_filter = vdev->mesh_rx_filter;
  9646. break;
  9647. case CDP_MESH_MODE:
  9648. val->cdp_vdev_param_mesh_mode = vdev->mesh_vdev;
  9649. break;
  9650. #endif
  9651. case CDP_ENABLE_NAWDS:
  9652. val->cdp_vdev_param_nawds = vdev->nawds_enabled;
  9653. break;
  9654. case CDP_ENABLE_WRAP:
  9655. val->cdp_vdev_param_wrap = vdev->wrap_vdev;
  9656. break;
  9657. #ifdef DP_TRAFFIC_END_INDICATION
  9658. case CDP_ENABLE_TRAFFIC_END_INDICATION:
  9659. val->cdp_vdev_param_traffic_end_ind = vdev->traffic_end_ind_en;
  9660. break;
  9661. #endif
  9662. default:
  9663. dp_cdp_err("%pK: param value %d is wrong",
  9664. soc, param);
  9665. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9666. return QDF_STATUS_E_FAILURE;
  9667. }
  9668. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9669. return QDF_STATUS_SUCCESS;
  9670. }
  9671. /**
  9672. * dp_set_vdev_param() - function to set parameters in vdev
  9673. * @cdp_soc: DP soc handle
  9674. * @vdev_id: id of DP vdev handle
  9675. * @param: parameter type to get value
  9676. * @val: value
  9677. *
  9678. * Return: QDF_STATUS
  9679. */
  9680. static QDF_STATUS
  9681. dp_set_vdev_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9682. enum cdp_vdev_param_type param, cdp_config_param_type val)
  9683. {
  9684. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  9685. struct dp_vdev *vdev =
  9686. dp_vdev_get_ref_by_id(dsoc, vdev_id, DP_MOD_ID_CDP);
  9687. uint32_t var = 0;
  9688. if (!vdev)
  9689. return QDF_STATUS_E_FAILURE;
  9690. switch (param) {
  9691. case CDP_ENABLE_WDS:
  9692. dp_cdp_err("%pK: wds_enable %d for vdev(%pK) id(%d)\n",
  9693. dsoc, val.cdp_vdev_param_wds, vdev, vdev->vdev_id);
  9694. vdev->wds_enabled = val.cdp_vdev_param_wds;
  9695. break;
  9696. case CDP_ENABLE_MEC:
  9697. dp_cdp_err("%pK: mec_enable %d for vdev(%pK) id(%d)\n",
  9698. dsoc, val.cdp_vdev_param_mec, vdev, vdev->vdev_id);
  9699. vdev->mec_enabled = val.cdp_vdev_param_mec;
  9700. break;
  9701. case CDP_ENABLE_DA_WAR:
  9702. dp_cdp_err("%pK: da_war_enable %d for vdev(%pK) id(%d)\n",
  9703. dsoc, val.cdp_vdev_param_da_war, vdev, vdev->vdev_id);
  9704. vdev->pdev->soc->da_war_enabled = val.cdp_vdev_param_da_war;
  9705. dp_wds_flush_ast_table_wifi3(((struct cdp_soc_t *)
  9706. vdev->pdev->soc));
  9707. break;
  9708. case CDP_ENABLE_NAWDS:
  9709. vdev->nawds_enabled = val.cdp_vdev_param_nawds;
  9710. break;
  9711. case CDP_ENABLE_MCAST_EN:
  9712. vdev->mcast_enhancement_en = val.cdp_vdev_param_mcast_en;
  9713. break;
  9714. case CDP_ENABLE_IGMP_MCAST_EN:
  9715. vdev->igmp_mcast_enhanc_en = val.cdp_vdev_param_igmp_mcast_en;
  9716. break;
  9717. case CDP_ENABLE_PROXYSTA:
  9718. vdev->proxysta_vdev = val.cdp_vdev_param_proxysta;
  9719. break;
  9720. case CDP_UPDATE_TDLS_FLAGS:
  9721. vdev->tdls_link_connected = val.cdp_vdev_param_tdls_flags;
  9722. break;
  9723. case CDP_CFG_WDS_AGING_TIMER:
  9724. var = val.cdp_vdev_param_aging_tmr;
  9725. if (!var)
  9726. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  9727. else if (var != vdev->wds_aging_timer_val)
  9728. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, var);
  9729. vdev->wds_aging_timer_val = var;
  9730. break;
  9731. case CDP_ENABLE_AP_BRIDGE:
  9732. if (wlan_op_mode_sta != vdev->opmode)
  9733. vdev->ap_bridge_enabled = val.cdp_vdev_param_ap_brdg_en;
  9734. else
  9735. vdev->ap_bridge_enabled = false;
  9736. break;
  9737. case CDP_ENABLE_CIPHER:
  9738. vdev->sec_type = val.cdp_vdev_param_cipher_en;
  9739. break;
  9740. case CDP_ENABLE_QWRAP_ISOLATION:
  9741. vdev->isolation_vdev = val.cdp_vdev_param_qwrap_isolation;
  9742. break;
  9743. case CDP_UPDATE_MULTIPASS:
  9744. vdev->multipass_en = val.cdp_vdev_param_update_multipass;
  9745. break;
  9746. case CDP_TX_ENCAP_TYPE:
  9747. vdev->tx_encap_type = val.cdp_vdev_param_tx_encap;
  9748. break;
  9749. case CDP_RX_DECAP_TYPE:
  9750. vdev->rx_decap_type = val.cdp_vdev_param_rx_decap;
  9751. break;
  9752. case CDP_TID_VDEV_PRTY:
  9753. vdev->tidmap_prty = val.cdp_vdev_param_tidmap_prty;
  9754. break;
  9755. case CDP_TIDMAP_TBL_ID:
  9756. vdev->tidmap_tbl_id = val.cdp_vdev_param_tidmap_tbl_id;
  9757. break;
  9758. #ifdef MESH_MODE_SUPPORT
  9759. case CDP_MESH_RX_FILTER:
  9760. dp_vdev_set_mesh_rx_filter((struct cdp_vdev *)vdev,
  9761. val.cdp_vdev_param_mesh_rx_filter);
  9762. break;
  9763. case CDP_MESH_MODE:
  9764. dp_vdev_set_mesh_mode((struct cdp_vdev *)vdev,
  9765. val.cdp_vdev_param_mesh_mode);
  9766. break;
  9767. #endif
  9768. case CDP_ENABLE_HLOS_TID_OVERRIDE:
  9769. dp_info("vdev_id %d enable hlod tid override %d", vdev_id,
  9770. val.cdp_vdev_param_hlos_tid_override);
  9771. dp_vdev_set_hlos_tid_override(vdev,
  9772. val.cdp_vdev_param_hlos_tid_override);
  9773. break;
  9774. #ifdef QCA_SUPPORT_WDS_EXTENDED
  9775. case CDP_CFG_WDS_EXT:
  9776. if (vdev->opmode == wlan_op_mode_ap)
  9777. vdev->wds_ext_enabled = val.cdp_vdev_param_wds_ext;
  9778. break;
  9779. case CDP_DROP_TX_MCAST:
  9780. dp_info("vdev_id %d drop tx mcast :%d", vdev_id,
  9781. val.cdp_drop_tx_mcast);
  9782. vdev->drop_tx_mcast = val.cdp_drop_tx_mcast;
  9783. break;
  9784. #endif
  9785. case CDP_ENABLE_PEER_AUTHORIZE:
  9786. vdev->peer_authorize = val.cdp_vdev_param_peer_authorize;
  9787. break;
  9788. #ifdef WLAN_SUPPORT_MESH_LATENCY
  9789. case CDP_ENABLE_PEER_TID_LATENCY:
  9790. dp_info("vdev_id %d enable peer tid latency %d", vdev_id,
  9791. val.cdp_vdev_param_peer_tid_latency_enable);
  9792. vdev->peer_tid_latency_enabled =
  9793. val.cdp_vdev_param_peer_tid_latency_enable;
  9794. break;
  9795. case CDP_SET_VAP_MESH_TID:
  9796. dp_info("vdev_id %d enable peer tid latency %d", vdev_id,
  9797. val.cdp_vdev_param_mesh_tid);
  9798. vdev->mesh_tid_latency_config.latency_tid
  9799. = val.cdp_vdev_param_mesh_tid;
  9800. break;
  9801. #endif
  9802. #ifdef WLAN_VENDOR_SPECIFIC_BAR_UPDATE
  9803. case CDP_SKIP_BAR_UPDATE_AP:
  9804. dp_info("vdev_id %d skip BAR update: %u", vdev_id,
  9805. val.cdp_skip_bar_update);
  9806. vdev->skip_bar_update = val.cdp_skip_bar_update;
  9807. vdev->skip_bar_update_last_ts = 0;
  9808. break;
  9809. #endif
  9810. case CDP_DROP_3ADDR_MCAST:
  9811. dp_info("vdev_id %d drop 3 addr mcast :%d", vdev_id,
  9812. val.cdp_drop_3addr_mcast);
  9813. vdev->drop_3addr_mcast = val.cdp_drop_3addr_mcast;
  9814. break;
  9815. case CDP_ENABLE_WRAP:
  9816. vdev->wrap_vdev = val.cdp_vdev_param_wrap;
  9817. break;
  9818. #ifdef DP_TRAFFIC_END_INDICATION
  9819. case CDP_ENABLE_TRAFFIC_END_INDICATION:
  9820. vdev->traffic_end_ind_en = val.cdp_vdev_param_traffic_end_ind;
  9821. break;
  9822. #endif
  9823. #ifdef FEATURE_DIRECT_LINK
  9824. case CDP_VDEV_TX_TO_FW:
  9825. dp_info("vdev_id %d to_fw :%d", vdev_id, val.cdp_vdev_tx_to_fw);
  9826. vdev->to_fw = val.cdp_vdev_tx_to_fw;
  9827. break;
  9828. #endif
  9829. default:
  9830. break;
  9831. }
  9832. dp_tx_vdev_update_search_flags((struct dp_vdev *)vdev);
  9833. dsoc->arch_ops.txrx_set_vdev_param(dsoc, vdev, param, val);
  9834. /* Update PDEV flags as VDEV flags are updated */
  9835. dp_pdev_update_fast_rx_flag(dsoc, vdev->pdev);
  9836. dp_vdev_unref_delete(dsoc, vdev, DP_MOD_ID_CDP);
  9837. return QDF_STATUS_SUCCESS;
  9838. }
  9839. /*
  9840. * dp_set_psoc_param: function to set parameters in psoc
  9841. * @cdp_soc : DP soc handle
  9842. * @param: parameter type to be set
  9843. * @val: value of parameter to be set
  9844. *
  9845. * return: QDF_STATUS
  9846. */
  9847. static QDF_STATUS
  9848. dp_set_psoc_param(struct cdp_soc_t *cdp_soc,
  9849. enum cdp_psoc_param_type param, cdp_config_param_type val)
  9850. {
  9851. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  9852. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = soc->wlan_cfg_ctx;
  9853. switch (param) {
  9854. case CDP_ENABLE_RATE_STATS:
  9855. soc->peerstats_enabled = val.cdp_psoc_param_en_rate_stats;
  9856. break;
  9857. case CDP_SET_NSS_CFG:
  9858. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx,
  9859. val.cdp_psoc_param_en_nss_cfg);
  9860. /*
  9861. * TODO: masked out based on the per offloaded radio
  9862. */
  9863. switch (val.cdp_psoc_param_en_nss_cfg) {
  9864. case dp_nss_cfg_default:
  9865. break;
  9866. case dp_nss_cfg_first_radio:
  9867. /*
  9868. * This configuration is valid for single band radio which
  9869. * is also NSS offload.
  9870. */
  9871. case dp_nss_cfg_dbdc:
  9872. case dp_nss_cfg_dbtc:
  9873. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  9874. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  9875. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  9876. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  9877. break;
  9878. default:
  9879. dp_cdp_err("%pK: Invalid offload config %d",
  9880. soc, val.cdp_psoc_param_en_nss_cfg);
  9881. }
  9882. dp_cdp_err("%pK: nss-wifi<0> nss config is enabled"
  9883. , soc);
  9884. break;
  9885. case CDP_SET_PREFERRED_HW_MODE:
  9886. soc->preferred_hw_mode = val.cdp_psoc_param_preferred_hw_mode;
  9887. break;
  9888. case CDP_IPA_ENABLE:
  9889. soc->wlan_cfg_ctx->ipa_enabled = val.cdp_ipa_enabled;
  9890. break;
  9891. case CDP_CFG_VDEV_STATS_HW_OFFLOAD:
  9892. wlan_cfg_set_vdev_stats_hw_offload_config(wlan_cfg_ctx,
  9893. val.cdp_psoc_param_vdev_stats_hw_offload);
  9894. break;
  9895. case CDP_SAWF_ENABLE:
  9896. wlan_cfg_set_sawf_config(wlan_cfg_ctx, val.cdp_sawf_enabled);
  9897. break;
  9898. case CDP_UMAC_RST_SKEL_ENABLE:
  9899. dp_umac_rst_skel_enable_update(soc, val.cdp_umac_rst_skel);
  9900. break;
  9901. case CDP_SAWF_STATS:
  9902. wlan_cfg_set_sawf_stats_config(wlan_cfg_ctx,
  9903. val.cdp_sawf_stats);
  9904. break;
  9905. default:
  9906. break;
  9907. }
  9908. return QDF_STATUS_SUCCESS;
  9909. }
  9910. /*
  9911. * dp_get_psoc_param: function to get parameters in soc
  9912. * @cdp_soc : DP soc handle
  9913. * @param: parameter type to be set
  9914. * @val: address of buffer
  9915. *
  9916. * return: status
  9917. */
  9918. static QDF_STATUS dp_get_psoc_param(struct cdp_soc_t *cdp_soc,
  9919. enum cdp_psoc_param_type param,
  9920. cdp_config_param_type *val)
  9921. {
  9922. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  9923. if (!soc)
  9924. return QDF_STATUS_E_FAILURE;
  9925. switch (param) {
  9926. case CDP_CFG_PEER_EXT_STATS:
  9927. val->cdp_psoc_param_pext_stats =
  9928. wlan_cfg_is_peer_ext_stats_enabled(soc->wlan_cfg_ctx);
  9929. break;
  9930. case CDP_CFG_VDEV_STATS_HW_OFFLOAD:
  9931. val->cdp_psoc_param_vdev_stats_hw_offload =
  9932. wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx);
  9933. break;
  9934. case CDP_UMAC_RST_SKEL_ENABLE:
  9935. val->cdp_umac_rst_skel = dp_umac_rst_skel_enable_get(soc);
  9936. break;
  9937. case CDP_PPEDS_ENABLE:
  9938. val->cdp_psoc_param_ppeds_enabled =
  9939. wlan_cfg_get_dp_soc_is_ppeds_enabled(soc->wlan_cfg_ctx);
  9940. break;
  9941. default:
  9942. dp_warn("Invalid param");
  9943. break;
  9944. }
  9945. return QDF_STATUS_SUCCESS;
  9946. }
  9947. /*
  9948. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  9949. * @soc: DP_SOC handle
  9950. * @vdev_id: id of DP_VDEV handle
  9951. * @map_id:ID of map that needs to be updated
  9952. *
  9953. * Return: QDF_STATUS
  9954. */
  9955. static QDF_STATUS dp_set_vdev_dscp_tid_map_wifi3(ol_txrx_soc_handle cdp_soc,
  9956. uint8_t vdev_id,
  9957. uint8_t map_id)
  9958. {
  9959. cdp_config_param_type val;
  9960. struct dp_soc *soc = cdp_soc_t_to_dp_soc(cdp_soc);
  9961. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9962. DP_MOD_ID_CDP);
  9963. if (vdev) {
  9964. vdev->dscp_tid_map_id = map_id;
  9965. val.cdp_vdev_param_dscp_tid_map_id = map_id;
  9966. soc->arch_ops.txrx_set_vdev_param(soc,
  9967. vdev,
  9968. CDP_UPDATE_DSCP_TO_TID_MAP,
  9969. val);
  9970. /* Updatr flag for transmit tid classification */
  9971. if (vdev->dscp_tid_map_id < soc->num_hw_dscp_tid_map)
  9972. vdev->skip_sw_tid_classification |=
  9973. DP_TX_HW_DSCP_TID_MAP_VALID;
  9974. else
  9975. vdev->skip_sw_tid_classification &=
  9976. ~DP_TX_HW_DSCP_TID_MAP_VALID;
  9977. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9978. return QDF_STATUS_SUCCESS;
  9979. }
  9980. return QDF_STATUS_E_FAILURE;
  9981. }
  9982. #ifdef DP_RATETABLE_SUPPORT
  9983. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  9984. int htflag, int gintval)
  9985. {
  9986. uint32_t rix;
  9987. uint16_t ratecode;
  9988. enum cdp_punctured_modes punc_mode = NO_PUNCTURE;
  9989. return dp_getrateindex((uint32_t)gintval, (uint16_t)mcs, 1,
  9990. (uint8_t)preamb, 1, punc_mode,
  9991. &rix, &ratecode);
  9992. }
  9993. #else
  9994. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  9995. int htflag, int gintval)
  9996. {
  9997. return 0;
  9998. }
  9999. #endif
  10000. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  10001. * @soc: DP soc handle
  10002. * @pdev_id: id of DP pdev handle
  10003. * @pdev_stats: buffer to copy to
  10004. *
  10005. * return : status success/failure
  10006. */
  10007. static QDF_STATUS
  10008. dp_txrx_get_pdev_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  10009. struct cdp_pdev_stats *pdev_stats)
  10010. {
  10011. struct dp_pdev *pdev =
  10012. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10013. pdev_id);
  10014. if (!pdev)
  10015. return QDF_STATUS_E_FAILURE;
  10016. dp_aggregate_pdev_stats(pdev);
  10017. qdf_mem_copy(pdev_stats, &pdev->stats, sizeof(struct cdp_pdev_stats));
  10018. return QDF_STATUS_SUCCESS;
  10019. }
  10020. /* dp_txrx_update_vdev_me_stats(): Update vdev ME stats sent from CDP
  10021. * @vdev: DP vdev handle
  10022. * @buf: buffer containing specific stats structure
  10023. *
  10024. * Returns: void
  10025. */
  10026. static void dp_txrx_update_vdev_me_stats(struct dp_vdev *vdev,
  10027. void *buf)
  10028. {
  10029. struct cdp_tx_ingress_stats *host_stats = NULL;
  10030. if (!buf) {
  10031. dp_cdp_err("%pK: Invalid host stats buf", vdev->pdev->soc);
  10032. return;
  10033. }
  10034. host_stats = (struct cdp_tx_ingress_stats *)buf;
  10035. DP_STATS_INC_PKT(vdev, tx_i.mcast_en.mcast_pkt,
  10036. host_stats->mcast_en.mcast_pkt.num,
  10037. host_stats->mcast_en.mcast_pkt.bytes);
  10038. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error,
  10039. host_stats->mcast_en.dropped_map_error);
  10040. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_self_mac,
  10041. host_stats->mcast_en.dropped_self_mac);
  10042. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_send_fail,
  10043. host_stats->mcast_en.dropped_send_fail);
  10044. DP_STATS_INC(vdev, tx_i.mcast_en.ucast,
  10045. host_stats->mcast_en.ucast);
  10046. DP_STATS_INC(vdev, tx_i.mcast_en.fail_seg_alloc,
  10047. host_stats->mcast_en.fail_seg_alloc);
  10048. DP_STATS_INC(vdev, tx_i.mcast_en.clone_fail,
  10049. host_stats->mcast_en.clone_fail);
  10050. }
  10051. /* dp_txrx_update_vdev_igmp_me_stats(): Update vdev IGMP ME stats sent from CDP
  10052. * @vdev: DP vdev handle
  10053. * @buf: buffer containing specific stats structure
  10054. *
  10055. * Returns: void
  10056. */
  10057. static void dp_txrx_update_vdev_igmp_me_stats(struct dp_vdev *vdev,
  10058. void *buf)
  10059. {
  10060. struct cdp_tx_ingress_stats *host_stats = NULL;
  10061. if (!buf) {
  10062. dp_cdp_err("%pK: Invalid host stats buf", vdev->pdev->soc);
  10063. return;
  10064. }
  10065. host_stats = (struct cdp_tx_ingress_stats *)buf;
  10066. DP_STATS_INC(vdev, tx_i.igmp_mcast_en.igmp_rcvd,
  10067. host_stats->igmp_mcast_en.igmp_rcvd);
  10068. DP_STATS_INC(vdev, tx_i.igmp_mcast_en.igmp_ucast_converted,
  10069. host_stats->igmp_mcast_en.igmp_ucast_converted);
  10070. }
  10071. /* dp_txrx_update_vdev_host_stats(): Update stats sent through CDP
  10072. * @soc: DP soc handle
  10073. * @vdev_id: id of DP vdev handle
  10074. * @buf: buffer containing specific stats structure
  10075. * @stats_id: stats type
  10076. *
  10077. * Returns: QDF_STATUS
  10078. */
  10079. static QDF_STATUS dp_txrx_update_vdev_host_stats(struct cdp_soc_t *soc_hdl,
  10080. uint8_t vdev_id,
  10081. void *buf,
  10082. uint16_t stats_id)
  10083. {
  10084. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10085. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10086. DP_MOD_ID_CDP);
  10087. if (!vdev) {
  10088. dp_cdp_err("%pK: Invalid vdev handle", soc);
  10089. return QDF_STATUS_E_FAILURE;
  10090. }
  10091. switch (stats_id) {
  10092. case DP_VDEV_STATS_PKT_CNT_ONLY:
  10093. break;
  10094. case DP_VDEV_STATS_TX_ME:
  10095. dp_txrx_update_vdev_me_stats(vdev, buf);
  10096. dp_txrx_update_vdev_igmp_me_stats(vdev, buf);
  10097. break;
  10098. default:
  10099. qdf_info("Invalid stats_id %d", stats_id);
  10100. break;
  10101. }
  10102. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10103. return QDF_STATUS_SUCCESS;
  10104. }
  10105. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  10106. * @soc: soc handle
  10107. * @vdev_id: id of vdev handle
  10108. * @peer_mac: mac of DP_PEER handle
  10109. * @peer_stats: buffer to copy to
  10110. * return : status success/failure
  10111. */
  10112. static QDF_STATUS
  10113. dp_txrx_get_peer_stats(struct cdp_soc_t *soc, uint8_t vdev_id,
  10114. uint8_t *peer_mac, struct cdp_peer_stats *peer_stats)
  10115. {
  10116. struct dp_peer *peer = NULL;
  10117. struct cdp_peer_info peer_info = { 0 };
  10118. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac, false,
  10119. CDP_WILD_PEER_TYPE);
  10120. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  10121. DP_MOD_ID_CDP);
  10122. qdf_mem_zero(peer_stats, sizeof(struct cdp_peer_stats));
  10123. if (!peer)
  10124. return QDF_STATUS_E_FAILURE;
  10125. dp_get_peer_stats(peer, peer_stats);
  10126. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  10127. return QDF_STATUS_SUCCESS;
  10128. }
  10129. /* dp_txrx_get_peer_stats_param - will return specified cdp_peer_stats
  10130. * @param soc - soc handle
  10131. * @param vdev_id - vdev_id of vdev object
  10132. * @param peer_mac - mac address of the peer
  10133. * @param type - enum of required stats
  10134. * @param buf - buffer to hold the value
  10135. * return : status success/failure
  10136. */
  10137. static QDF_STATUS
  10138. dp_txrx_get_peer_stats_param(struct cdp_soc_t *soc, uint8_t vdev_id,
  10139. uint8_t *peer_mac, enum cdp_peer_stats_type type,
  10140. cdp_peer_stats_param_t *buf)
  10141. {
  10142. QDF_STATUS ret;
  10143. struct dp_peer *peer = NULL;
  10144. struct cdp_peer_info peer_info = { 0 };
  10145. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac, false,
  10146. CDP_WILD_PEER_TYPE);
  10147. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  10148. DP_MOD_ID_CDP);
  10149. if (!peer) {
  10150. dp_peer_err("%pK: Invalid Peer for Mac " QDF_MAC_ADDR_FMT,
  10151. soc, QDF_MAC_ADDR_REF(peer_mac));
  10152. return QDF_STATUS_E_FAILURE;
  10153. }
  10154. if (type >= cdp_peer_per_pkt_stats_min &&
  10155. type < cdp_peer_per_pkt_stats_max) {
  10156. ret = dp_txrx_get_peer_per_pkt_stats_param(peer, type, buf);
  10157. } else if (type >= cdp_peer_extd_stats_min &&
  10158. type < cdp_peer_extd_stats_max) {
  10159. ret = dp_txrx_get_peer_extd_stats_param(peer, type, buf);
  10160. } else {
  10161. dp_err("%pK: Invalid stat type requested", soc);
  10162. ret = QDF_STATUS_E_FAILURE;
  10163. }
  10164. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  10165. return ret;
  10166. }
  10167. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  10168. * @soc: soc handle
  10169. * @vdev_id: id of vdev handle
  10170. * @peer_mac: mac of DP_PEER handle
  10171. *
  10172. * return : QDF_STATUS
  10173. */
  10174. #ifdef WLAN_FEATURE_11BE_MLO
  10175. static QDF_STATUS
  10176. dp_txrx_reset_peer_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10177. uint8_t *peer_mac)
  10178. {
  10179. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10180. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  10181. struct dp_peer *peer =
  10182. dp_peer_get_tgt_peer_hash_find(soc, peer_mac, 0,
  10183. vdev_id, DP_MOD_ID_CDP);
  10184. if (!peer)
  10185. return QDF_STATUS_E_FAILURE;
  10186. DP_STATS_CLR(peer);
  10187. dp_txrx_peer_stats_clr(peer->txrx_peer);
  10188. if (IS_MLO_DP_MLD_PEER(peer)) {
  10189. uint8_t i;
  10190. struct dp_peer *link_peer;
  10191. struct dp_soc *link_peer_soc;
  10192. struct dp_mld_link_peers link_peers_info;
  10193. dp_get_link_peers_ref_from_mld_peer(soc, peer,
  10194. &link_peers_info,
  10195. DP_MOD_ID_CDP);
  10196. for (i = 0; i < link_peers_info.num_links; i++) {
  10197. link_peer = link_peers_info.link_peers[i];
  10198. link_peer_soc = link_peer->vdev->pdev->soc;
  10199. DP_STATS_CLR(link_peer);
  10200. dp_monitor_peer_reset_stats(link_peer_soc, link_peer);
  10201. }
  10202. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  10203. } else {
  10204. dp_monitor_peer_reset_stats(soc, peer);
  10205. }
  10206. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  10207. return status;
  10208. }
  10209. #else
  10210. static QDF_STATUS
  10211. dp_txrx_reset_peer_stats(struct cdp_soc_t *soc, uint8_t vdev_id,
  10212. uint8_t *peer_mac)
  10213. {
  10214. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10215. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  10216. peer_mac, 0, vdev_id,
  10217. DP_MOD_ID_CDP);
  10218. if (!peer)
  10219. return QDF_STATUS_E_FAILURE;
  10220. DP_STATS_CLR(peer);
  10221. dp_txrx_peer_stats_clr(peer->txrx_peer);
  10222. dp_monitor_peer_reset_stats((struct dp_soc *)soc, peer);
  10223. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  10224. return status;
  10225. }
  10226. #endif
  10227. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  10228. * @vdev_handle: DP_VDEV handle
  10229. * @buf: buffer for vdev stats
  10230. *
  10231. * return : int
  10232. */
  10233. static int dp_txrx_get_vdev_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10234. void *buf, bool is_aggregate)
  10235. {
  10236. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10237. struct cdp_vdev_stats *vdev_stats;
  10238. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10239. DP_MOD_ID_CDP);
  10240. if (!vdev)
  10241. return 1;
  10242. vdev_stats = (struct cdp_vdev_stats *)buf;
  10243. if (is_aggregate) {
  10244. dp_aggregate_vdev_stats(vdev, buf);
  10245. } else {
  10246. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  10247. }
  10248. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10249. return 0;
  10250. }
  10251. /*
  10252. * dp_get_total_per(): get total per
  10253. * @soc: DP soc handle
  10254. * @pdev_id: id of DP_PDEV handle
  10255. *
  10256. * Return: % error rate using retries per packet and success packets
  10257. */
  10258. static int dp_get_total_per(struct cdp_soc_t *soc, uint8_t pdev_id)
  10259. {
  10260. struct dp_pdev *pdev =
  10261. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10262. pdev_id);
  10263. if (!pdev)
  10264. return 0;
  10265. dp_aggregate_pdev_stats(pdev);
  10266. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  10267. return 0;
  10268. return ((pdev->stats.tx.retries * 100) /
  10269. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  10270. }
  10271. /*
  10272. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  10273. * @soc: DP soc handle
  10274. * @pdev_id: id of DP_PDEV handle
  10275. * @buf: to hold pdev_stats
  10276. *
  10277. * Return: int
  10278. */
  10279. static int
  10280. dp_txrx_stats_publish(struct cdp_soc_t *soc, uint8_t pdev_id,
  10281. struct cdp_stats_extd *buf)
  10282. {
  10283. struct cdp_txrx_stats_req req = {0,};
  10284. QDF_STATUS status;
  10285. struct dp_pdev *pdev =
  10286. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10287. pdev_id);
  10288. if (!pdev)
  10289. return TXRX_STATS_LEVEL_OFF;
  10290. if (pdev->pending_fw_stats_response)
  10291. return TXRX_STATS_LEVEL_OFF;
  10292. dp_aggregate_pdev_stats(pdev);
  10293. pdev->pending_fw_stats_response = true;
  10294. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  10295. req.cookie_val = DBG_STATS_COOKIE_DP_STATS;
  10296. pdev->fw_stats_tlv_bitmap_rcvd = 0;
  10297. qdf_event_reset(&pdev->fw_stats_event);
  10298. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  10299. req.param1, req.param2, req.param3, 0,
  10300. req.cookie_val, 0);
  10301. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  10302. req.cookie_val = DBG_STATS_COOKIE_DP_STATS;
  10303. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  10304. req.param1, req.param2, req.param3, 0,
  10305. req.cookie_val, 0);
  10306. status =
  10307. qdf_wait_single_event(&pdev->fw_stats_event, DP_MAX_SLEEP_TIME);
  10308. if (status != QDF_STATUS_SUCCESS) {
  10309. if (status == QDF_STATUS_E_TIMEOUT)
  10310. qdf_debug("TIMEOUT_OCCURS");
  10311. pdev->pending_fw_stats_response = false;
  10312. return TXRX_STATS_LEVEL_OFF;
  10313. }
  10314. qdf_mem_copy(buf, &pdev->stats, sizeof(struct cdp_pdev_stats));
  10315. pdev->pending_fw_stats_response = false;
  10316. return TXRX_STATS_LEVEL;
  10317. }
  10318. /*
  10319. * dp_get_obss_stats(): Get Pdev OBSS stats from Fw
  10320. * @soc: DP soc handle
  10321. * @pdev_id: id of DP_PDEV handle
  10322. * @buf: to hold pdev obss stats
  10323. * @req: Pointer to CDP TxRx stats
  10324. *
  10325. * Return: status
  10326. */
  10327. static QDF_STATUS
  10328. dp_get_obss_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  10329. struct cdp_pdev_obss_pd_stats_tlv *buf,
  10330. struct cdp_txrx_stats_req *req)
  10331. {
  10332. QDF_STATUS status;
  10333. struct dp_pdev *pdev =
  10334. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10335. pdev_id);
  10336. if (!pdev)
  10337. return QDF_STATUS_E_INVAL;
  10338. if (pdev->pending_fw_obss_stats_response)
  10339. return QDF_STATUS_E_AGAIN;
  10340. pdev->pending_fw_obss_stats_response = true;
  10341. req->stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_OBSS_PD_STATS;
  10342. req->cookie_val = DBG_STATS_COOKIE_HTT_OBSS;
  10343. qdf_event_reset(&pdev->fw_obss_stats_event);
  10344. status = dp_h2t_ext_stats_msg_send(pdev, req->stats, req->param0,
  10345. req->param1, req->param2,
  10346. req->param3, 0, req->cookie_val,
  10347. req->mac_id);
  10348. if (QDF_IS_STATUS_ERROR(status)) {
  10349. pdev->pending_fw_obss_stats_response = false;
  10350. return status;
  10351. }
  10352. status =
  10353. qdf_wait_single_event(&pdev->fw_obss_stats_event,
  10354. DP_MAX_SLEEP_TIME);
  10355. if (status != QDF_STATUS_SUCCESS) {
  10356. if (status == QDF_STATUS_E_TIMEOUT)
  10357. qdf_debug("TIMEOUT_OCCURS");
  10358. pdev->pending_fw_obss_stats_response = false;
  10359. return QDF_STATUS_E_TIMEOUT;
  10360. }
  10361. qdf_mem_copy(buf, &pdev->stats.htt_tx_pdev_stats.obss_pd_stats_tlv,
  10362. sizeof(struct cdp_pdev_obss_pd_stats_tlv));
  10363. pdev->pending_fw_obss_stats_response = false;
  10364. return status;
  10365. }
  10366. /*
  10367. * dp_clear_pdev_obss_pd_stats(): Clear pdev obss stats
  10368. * @soc: DP soc handle
  10369. * @pdev_id: id of DP_PDEV handle
  10370. * @req: Pointer to CDP TxRx stats request mac_id will be
  10371. * pre-filled and should not be overwritten
  10372. *
  10373. * Return: status
  10374. */
  10375. static QDF_STATUS
  10376. dp_clear_pdev_obss_pd_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  10377. struct cdp_txrx_stats_req *req)
  10378. {
  10379. struct dp_pdev *pdev =
  10380. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10381. pdev_id);
  10382. uint32_t cookie_val = DBG_STATS_COOKIE_DEFAULT;
  10383. if (!pdev)
  10384. return QDF_STATUS_E_INVAL;
  10385. /*
  10386. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  10387. * from param0 to param3 according to below rule:
  10388. *
  10389. * PARAM:
  10390. * - config_param0 : start_offset (stats type)
  10391. * - config_param1 : stats bmask from start offset
  10392. * - config_param2 : stats bmask from start offset + 32
  10393. * - config_param3 : stats bmask from start offset + 64
  10394. */
  10395. req->stats = (enum cdp_stats)HTT_DBG_EXT_STATS_RESET;
  10396. req->param0 = HTT_DBG_EXT_STATS_PDEV_OBSS_PD_STATS;
  10397. req->param1 = 0x00000001;
  10398. return dp_h2t_ext_stats_msg_send(pdev, req->stats, req->param0,
  10399. req->param1, req->param2, req->param3, 0,
  10400. cookie_val, req->mac_id);
  10401. }
  10402. /**
  10403. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  10404. * @soc: soc handle
  10405. * @pdev_id: id of DP_PDEV handle
  10406. * @map_id: ID of map that needs to be updated
  10407. * @tos: index value in map
  10408. * @tid: tid value passed by the user
  10409. *
  10410. * Return: QDF_STATUS
  10411. */
  10412. static QDF_STATUS
  10413. dp_set_pdev_dscp_tid_map_wifi3(struct cdp_soc_t *soc_handle,
  10414. uint8_t pdev_id,
  10415. uint8_t map_id,
  10416. uint8_t tos, uint8_t tid)
  10417. {
  10418. uint8_t dscp;
  10419. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  10420. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  10421. if (!pdev)
  10422. return QDF_STATUS_E_FAILURE;
  10423. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  10424. pdev->dscp_tid_map[map_id][dscp] = tid;
  10425. if (map_id < soc->num_hw_dscp_tid_map)
  10426. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  10427. map_id, dscp);
  10428. else
  10429. return QDF_STATUS_E_FAILURE;
  10430. return QDF_STATUS_SUCCESS;
  10431. }
  10432. #ifdef WLAN_SYSFS_DP_STATS
  10433. /*
  10434. * dp_sysfs_event_trigger(): Trigger event to wait for firmware
  10435. * stats request response.
  10436. * @soc: soc handle
  10437. * @cookie_val: cookie value
  10438. *
  10439. * @Return: QDF_STATUS
  10440. */
  10441. static QDF_STATUS
  10442. dp_sysfs_event_trigger(struct dp_soc *soc, uint32_t cookie_val)
  10443. {
  10444. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10445. /* wait for firmware response for sysfs stats request */
  10446. if (cookie_val == DBG_SYSFS_STATS_COOKIE) {
  10447. if (!soc) {
  10448. dp_cdp_err("soc is NULL");
  10449. return QDF_STATUS_E_FAILURE;
  10450. }
  10451. /* wait for event completion */
  10452. status = qdf_wait_single_event(&soc->sysfs_config->sysfs_txrx_fw_request_done,
  10453. WLAN_SYSFS_STAT_REQ_WAIT_MS);
  10454. if (status == QDF_STATUS_SUCCESS)
  10455. dp_cdp_info("sysfs_txrx_fw_request_done event completed");
  10456. else if (status == QDF_STATUS_E_TIMEOUT)
  10457. dp_cdp_warn("sysfs_txrx_fw_request_done event expired");
  10458. else
  10459. dp_cdp_warn("sysfs_txrx_fw_request_done event error code %d", status);
  10460. }
  10461. return status;
  10462. }
  10463. #else /* WLAN_SYSFS_DP_STATS */
  10464. /*
  10465. * dp_sysfs_event_trigger(): Trigger event to wait for firmware
  10466. * stats request response.
  10467. * @soc: soc handle
  10468. * @cookie_val: cookie value
  10469. *
  10470. * @Return: QDF_STATUS
  10471. */
  10472. static QDF_STATUS
  10473. dp_sysfs_event_trigger(struct dp_soc *soc, uint32_t cookie_val)
  10474. {
  10475. return QDF_STATUS_SUCCESS;
  10476. }
  10477. #endif /* WLAN_SYSFS_DP_STATS */
  10478. /**
  10479. * dp_fw_stats_process(): Process TXRX FW stats request.
  10480. * @vdev_handle: DP VDEV handle
  10481. * @req: stats request
  10482. *
  10483. * return: QDF_STATUS
  10484. */
  10485. static QDF_STATUS
  10486. dp_fw_stats_process(struct dp_vdev *vdev,
  10487. struct cdp_txrx_stats_req *req)
  10488. {
  10489. struct dp_pdev *pdev = NULL;
  10490. struct dp_soc *soc = NULL;
  10491. uint32_t stats = req->stats;
  10492. uint8_t mac_id = req->mac_id;
  10493. uint32_t cookie_val = DBG_STATS_COOKIE_DEFAULT;
  10494. if (!vdev) {
  10495. DP_TRACE(NONE, "VDEV not found");
  10496. return QDF_STATUS_E_FAILURE;
  10497. }
  10498. pdev = vdev->pdev;
  10499. if (!pdev) {
  10500. DP_TRACE(NONE, "PDEV not found");
  10501. return QDF_STATUS_E_FAILURE;
  10502. }
  10503. soc = pdev->soc;
  10504. if (!soc) {
  10505. DP_TRACE(NONE, "soc not found");
  10506. return QDF_STATUS_E_FAILURE;
  10507. }
  10508. /* In case request is from host sysfs for displaying stats on console */
  10509. if (req->cookie_val == DBG_SYSFS_STATS_COOKIE)
  10510. cookie_val = DBG_SYSFS_STATS_COOKIE;
  10511. /*
  10512. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  10513. * from param0 to param3 according to below rule:
  10514. *
  10515. * PARAM:
  10516. * - config_param0 : start_offset (stats type)
  10517. * - config_param1 : stats bmask from start offset
  10518. * - config_param2 : stats bmask from start offset + 32
  10519. * - config_param3 : stats bmask from start offset + 64
  10520. */
  10521. if (req->stats == CDP_TXRX_STATS_0) {
  10522. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  10523. req->param1 = 0xFFFFFFFF;
  10524. req->param2 = 0xFFFFFFFF;
  10525. req->param3 = 0xFFFFFFFF;
  10526. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  10527. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  10528. }
  10529. if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT) {
  10530. dp_h2t_ext_stats_msg_send(pdev,
  10531. HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT,
  10532. req->param0, req->param1, req->param2,
  10533. req->param3, 0, cookie_val,
  10534. mac_id);
  10535. } else {
  10536. dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  10537. req->param1, req->param2, req->param3,
  10538. 0, cookie_val, mac_id);
  10539. }
  10540. dp_sysfs_event_trigger(soc, cookie_val);
  10541. return QDF_STATUS_SUCCESS;
  10542. }
  10543. /**
  10544. * dp_txrx_stats_request - function to map to firmware and host stats
  10545. * @soc: soc handle
  10546. * @vdev_id: virtual device ID
  10547. * @req: stats request
  10548. *
  10549. * Return: QDF_STATUS
  10550. */
  10551. static
  10552. QDF_STATUS dp_txrx_stats_request(struct cdp_soc_t *soc_handle,
  10553. uint8_t vdev_id,
  10554. struct cdp_txrx_stats_req *req)
  10555. {
  10556. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_handle);
  10557. int host_stats;
  10558. int fw_stats;
  10559. enum cdp_stats stats;
  10560. int num_stats;
  10561. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10562. DP_MOD_ID_CDP);
  10563. QDF_STATUS status = QDF_STATUS_E_INVAL;
  10564. if (!vdev || !req) {
  10565. dp_cdp_err("%pK: Invalid vdev/req instance", soc);
  10566. status = QDF_STATUS_E_INVAL;
  10567. goto fail0;
  10568. }
  10569. if (req->mac_id >= WLAN_CFG_MAC_PER_TARGET) {
  10570. dp_err("Invalid mac id request");
  10571. status = QDF_STATUS_E_INVAL;
  10572. goto fail0;
  10573. }
  10574. stats = req->stats;
  10575. if (stats >= CDP_TXRX_MAX_STATS) {
  10576. status = QDF_STATUS_E_INVAL;
  10577. goto fail0;
  10578. }
  10579. /*
  10580. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  10581. * has to be updated if new FW HTT stats added
  10582. */
  10583. if (stats > CDP_TXRX_STATS_HTT_MAX)
  10584. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  10585. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  10586. if (stats >= num_stats) {
  10587. dp_cdp_err("%pK : Invalid stats option: %d", soc, stats);
  10588. status = QDF_STATUS_E_INVAL;
  10589. goto fail0;
  10590. }
  10591. req->stats = stats;
  10592. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  10593. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  10594. dp_info("stats: %u fw_stats_type: %d host_stats: %d",
  10595. stats, fw_stats, host_stats);
  10596. if (fw_stats != TXRX_FW_STATS_INVALID) {
  10597. /* update request with FW stats type */
  10598. req->stats = fw_stats;
  10599. status = dp_fw_stats_process(vdev, req);
  10600. } else if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  10601. (host_stats <= TXRX_HOST_STATS_MAX))
  10602. status = dp_print_host_stats(vdev, req, soc);
  10603. else
  10604. dp_cdp_info("%pK: Wrong Input for TxRx Stats", soc);
  10605. fail0:
  10606. if (vdev)
  10607. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10608. return status;
  10609. }
  10610. /*
  10611. * dp_txrx_dump_stats() - Dump statistics
  10612. * @value - Statistics option
  10613. */
  10614. static QDF_STATUS dp_txrx_dump_stats(struct cdp_soc_t *psoc, uint16_t value,
  10615. enum qdf_stats_verbosity_level level)
  10616. {
  10617. struct dp_soc *soc =
  10618. (struct dp_soc *)psoc;
  10619. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10620. if (!soc) {
  10621. dp_cdp_err("%pK: soc is NULL", soc);
  10622. return QDF_STATUS_E_INVAL;
  10623. }
  10624. switch (value) {
  10625. case CDP_TXRX_PATH_STATS:
  10626. dp_txrx_path_stats(soc);
  10627. dp_print_soc_interrupt_stats(soc);
  10628. hal_dump_reg_write_stats(soc->hal_soc);
  10629. dp_pdev_print_tx_delay_stats(soc);
  10630. /* Dump usage watermark stats for core TX/RX SRNGs */
  10631. dp_dump_srng_high_wm_stats(soc, (1 << REO_DST));
  10632. dp_print_fisa_stats(soc);
  10633. break;
  10634. case CDP_RX_RING_STATS:
  10635. dp_print_per_ring_stats(soc);
  10636. break;
  10637. case CDP_TXRX_TSO_STATS:
  10638. dp_print_tso_stats(soc, level);
  10639. break;
  10640. case CDP_DUMP_TX_FLOW_POOL_INFO:
  10641. if (level == QDF_STATS_VERBOSITY_LEVEL_HIGH)
  10642. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  10643. else
  10644. dp_tx_dump_flow_pool_info_compact(soc);
  10645. break;
  10646. case CDP_DP_NAPI_STATS:
  10647. dp_print_napi_stats(soc);
  10648. break;
  10649. case CDP_TXRX_DESC_STATS:
  10650. /* TODO: NOT IMPLEMENTED */
  10651. break;
  10652. case CDP_DP_RX_FISA_STATS:
  10653. dp_rx_dump_fisa_stats(soc);
  10654. break;
  10655. case CDP_DP_SWLM_STATS:
  10656. dp_print_swlm_stats(soc);
  10657. break;
  10658. case CDP_DP_TX_HW_LATENCY_STATS:
  10659. dp_pdev_print_tx_delay_stats(soc);
  10660. break;
  10661. default:
  10662. status = QDF_STATUS_E_INVAL;
  10663. break;
  10664. }
  10665. return status;
  10666. }
  10667. #ifdef WLAN_SYSFS_DP_STATS
  10668. static
  10669. void dp_sysfs_get_stat_type(struct dp_soc *soc, uint32_t *mac_id,
  10670. uint32_t *stat_type)
  10671. {
  10672. qdf_spinlock_acquire(&soc->sysfs_config->rw_stats_lock);
  10673. *stat_type = soc->sysfs_config->stat_type_requested;
  10674. *mac_id = soc->sysfs_config->mac_id;
  10675. qdf_spinlock_release(&soc->sysfs_config->rw_stats_lock);
  10676. }
  10677. static
  10678. void dp_sysfs_update_config_buf_params(struct dp_soc *soc,
  10679. uint32_t curr_len,
  10680. uint32_t max_buf_len,
  10681. char *buf)
  10682. {
  10683. qdf_spinlock_acquire(&soc->sysfs_config->sysfs_write_user_buffer);
  10684. /* set sysfs_config parameters */
  10685. soc->sysfs_config->buf = buf;
  10686. soc->sysfs_config->curr_buffer_length = curr_len;
  10687. soc->sysfs_config->max_buffer_length = max_buf_len;
  10688. qdf_spinlock_release(&soc->sysfs_config->sysfs_write_user_buffer);
  10689. }
  10690. static
  10691. QDF_STATUS dp_sysfs_fill_stats(ol_txrx_soc_handle soc_hdl,
  10692. char *buf, uint32_t buf_size)
  10693. {
  10694. uint32_t mac_id = 0;
  10695. uint32_t stat_type = 0;
  10696. uint32_t fw_stats = 0;
  10697. uint32_t host_stats = 0;
  10698. enum cdp_stats stats;
  10699. struct cdp_txrx_stats_req req;
  10700. uint32_t num_stats;
  10701. struct dp_soc *soc = NULL;
  10702. if (!soc_hdl) {
  10703. dp_cdp_err("%pK: soc_hdl is NULL", soc_hdl);
  10704. return QDF_STATUS_E_INVAL;
  10705. }
  10706. soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10707. if (!soc) {
  10708. dp_cdp_err("%pK: soc is NULL", soc);
  10709. return QDF_STATUS_E_INVAL;
  10710. }
  10711. dp_sysfs_get_stat_type(soc, &mac_id, &stat_type);
  10712. stats = stat_type;
  10713. if (stats >= CDP_TXRX_MAX_STATS) {
  10714. dp_cdp_info("sysfs stat type requested is invalid");
  10715. return QDF_STATUS_E_INVAL;
  10716. }
  10717. /*
  10718. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  10719. * has to be updated if new FW HTT stats added
  10720. */
  10721. if (stats > CDP_TXRX_MAX_STATS)
  10722. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  10723. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  10724. if (stats >= num_stats) {
  10725. dp_cdp_err("%pK : Invalid stats option: %d, max num stats: %d",
  10726. soc, stats, num_stats);
  10727. return QDF_STATUS_E_INVAL;
  10728. }
  10729. /* build request */
  10730. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  10731. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  10732. req.stats = stat_type;
  10733. req.mac_id = mac_id;
  10734. /* request stats to be printed */
  10735. qdf_mutex_acquire(&soc->sysfs_config->sysfs_read_lock);
  10736. if (fw_stats != TXRX_FW_STATS_INVALID) {
  10737. /* update request with FW stats type */
  10738. req.cookie_val = DBG_SYSFS_STATS_COOKIE;
  10739. } else if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  10740. (host_stats <= TXRX_HOST_STATS_MAX)) {
  10741. req.cookie_val = DBG_STATS_COOKIE_DEFAULT;
  10742. soc->sysfs_config->process_id = qdf_get_current_pid();
  10743. soc->sysfs_config->printing_mode = PRINTING_MODE_ENABLED;
  10744. }
  10745. dp_sysfs_update_config_buf_params(soc, 0, buf_size, buf);
  10746. dp_txrx_stats_request(soc_hdl, mac_id, &req);
  10747. soc->sysfs_config->process_id = 0;
  10748. soc->sysfs_config->printing_mode = PRINTING_MODE_DISABLED;
  10749. dp_sysfs_update_config_buf_params(soc, 0, 0, NULL);
  10750. qdf_mutex_release(&soc->sysfs_config->sysfs_read_lock);
  10751. return QDF_STATUS_SUCCESS;
  10752. }
  10753. static
  10754. QDF_STATUS dp_sysfs_set_stat_type(ol_txrx_soc_handle soc_hdl,
  10755. uint32_t stat_type, uint32_t mac_id)
  10756. {
  10757. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10758. if (!soc_hdl) {
  10759. dp_cdp_err("%pK: soc is NULL", soc);
  10760. return QDF_STATUS_E_INVAL;
  10761. }
  10762. qdf_spinlock_acquire(&soc->sysfs_config->rw_stats_lock);
  10763. soc->sysfs_config->stat_type_requested = stat_type;
  10764. soc->sysfs_config->mac_id = mac_id;
  10765. qdf_spinlock_release(&soc->sysfs_config->rw_stats_lock);
  10766. return QDF_STATUS_SUCCESS;
  10767. }
  10768. static
  10769. QDF_STATUS dp_sysfs_initialize_stats(struct dp_soc *soc_hdl)
  10770. {
  10771. struct dp_soc *soc;
  10772. QDF_STATUS status;
  10773. if (!soc_hdl) {
  10774. dp_cdp_err("%pK: soc_hdl is NULL", soc_hdl);
  10775. return QDF_STATUS_E_INVAL;
  10776. }
  10777. soc = soc_hdl;
  10778. soc->sysfs_config = qdf_mem_malloc(sizeof(struct sysfs_stats_config));
  10779. if (!soc->sysfs_config) {
  10780. dp_cdp_err("failed to allocate memory for sysfs_config no memory");
  10781. return QDF_STATUS_E_NOMEM;
  10782. }
  10783. status = qdf_event_create(&soc->sysfs_config->sysfs_txrx_fw_request_done);
  10784. /* create event for fw stats request from sysfs */
  10785. if (status != QDF_STATUS_SUCCESS) {
  10786. dp_cdp_err("failed to create event sysfs_txrx_fw_request_done");
  10787. qdf_mem_free(soc->sysfs_config);
  10788. soc->sysfs_config = NULL;
  10789. return QDF_STATUS_E_FAILURE;
  10790. }
  10791. qdf_spinlock_create(&soc->sysfs_config->rw_stats_lock);
  10792. qdf_mutex_create(&soc->sysfs_config->sysfs_read_lock);
  10793. qdf_spinlock_create(&soc->sysfs_config->sysfs_write_user_buffer);
  10794. return QDF_STATUS_SUCCESS;
  10795. }
  10796. static
  10797. QDF_STATUS dp_sysfs_deinitialize_stats(struct dp_soc *soc_hdl)
  10798. {
  10799. struct dp_soc *soc;
  10800. QDF_STATUS status;
  10801. if (!soc_hdl) {
  10802. dp_cdp_err("%pK: soc_hdl is NULL", soc_hdl);
  10803. return QDF_STATUS_E_INVAL;
  10804. }
  10805. soc = soc_hdl;
  10806. if (!soc->sysfs_config) {
  10807. dp_cdp_err("soc->sysfs_config is NULL");
  10808. return QDF_STATUS_E_FAILURE;
  10809. }
  10810. status = qdf_event_destroy(&soc->sysfs_config->sysfs_txrx_fw_request_done);
  10811. if (status != QDF_STATUS_SUCCESS)
  10812. dp_cdp_err("Failed to destroy event sysfs_txrx_fw_request_done");
  10813. qdf_mutex_destroy(&soc->sysfs_config->sysfs_read_lock);
  10814. qdf_spinlock_destroy(&soc->sysfs_config->rw_stats_lock);
  10815. qdf_spinlock_destroy(&soc->sysfs_config->sysfs_write_user_buffer);
  10816. qdf_mem_free(soc->sysfs_config);
  10817. return QDF_STATUS_SUCCESS;
  10818. }
  10819. #else /* WLAN_SYSFS_DP_STATS */
  10820. static
  10821. QDF_STATUS dp_sysfs_deinitialize_stats(struct dp_soc *soc_hdl)
  10822. {
  10823. return QDF_STATUS_SUCCESS;
  10824. }
  10825. static
  10826. QDF_STATUS dp_sysfs_initialize_stats(struct dp_soc *soc_hdl)
  10827. {
  10828. return QDF_STATUS_SUCCESS;
  10829. }
  10830. #endif /* WLAN_SYSFS_DP_STATS */
  10831. /**
  10832. * dp_txrx_clear_dump_stats() - clear dumpStats
  10833. * @soc- soc handle
  10834. * @value - stats option
  10835. *
  10836. * Return: 0 - Success, non-zero - failure
  10837. */
  10838. static
  10839. QDF_STATUS dp_txrx_clear_dump_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  10840. uint8_t value)
  10841. {
  10842. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10843. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10844. if (!soc) {
  10845. dp_err("soc is NULL");
  10846. return QDF_STATUS_E_INVAL;
  10847. }
  10848. switch (value) {
  10849. case CDP_TXRX_TSO_STATS:
  10850. dp_txrx_clear_tso_stats(soc);
  10851. break;
  10852. case CDP_DP_TX_HW_LATENCY_STATS:
  10853. dp_pdev_clear_tx_delay_stats(soc);
  10854. break;
  10855. default:
  10856. status = QDF_STATUS_E_INVAL;
  10857. break;
  10858. }
  10859. return status;
  10860. }
  10861. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  10862. /**
  10863. * dp_update_flow_control_parameters() - API to store datapath
  10864. * config parameters
  10865. * @soc: soc handle
  10866. * @cfg: ini parameter handle
  10867. *
  10868. * Return: void
  10869. */
  10870. static inline
  10871. void dp_update_flow_control_parameters(struct dp_soc *soc,
  10872. struct cdp_config_params *params)
  10873. {
  10874. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  10875. params->tx_flow_stop_queue_threshold;
  10876. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  10877. params->tx_flow_start_queue_offset;
  10878. }
  10879. #else
  10880. static inline
  10881. void dp_update_flow_control_parameters(struct dp_soc *soc,
  10882. struct cdp_config_params *params)
  10883. {
  10884. }
  10885. #endif
  10886. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  10887. /* Max packet limit for TX Comp packet loop (dp_tx_comp_handler) */
  10888. #define DP_TX_COMP_LOOP_PKT_LIMIT_MAX 1024
  10889. /* Max packet limit for RX REAP Loop (dp_rx_process) */
  10890. #define DP_RX_REAP_LOOP_PKT_LIMIT_MAX 1024
  10891. static
  10892. void dp_update_rx_soft_irq_limit_params(struct dp_soc *soc,
  10893. struct cdp_config_params *params)
  10894. {
  10895. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit =
  10896. params->tx_comp_loop_pkt_limit;
  10897. if (params->tx_comp_loop_pkt_limit < DP_TX_COMP_LOOP_PKT_LIMIT_MAX)
  10898. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check = true;
  10899. else
  10900. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check = false;
  10901. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit =
  10902. params->rx_reap_loop_pkt_limit;
  10903. if (params->rx_reap_loop_pkt_limit < DP_RX_REAP_LOOP_PKT_LIMIT_MAX)
  10904. soc->wlan_cfg_ctx->rx_enable_eol_data_check = true;
  10905. else
  10906. soc->wlan_cfg_ctx->rx_enable_eol_data_check = false;
  10907. soc->wlan_cfg_ctx->rx_hp_oos_update_limit =
  10908. params->rx_hp_oos_update_limit;
  10909. dp_info("tx_comp_loop_pkt_limit %u tx_comp_enable_eol_data_check %u rx_reap_loop_pkt_limit %u rx_enable_eol_data_check %u rx_hp_oos_update_limit %u",
  10910. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit,
  10911. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check,
  10912. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit,
  10913. soc->wlan_cfg_ctx->rx_enable_eol_data_check,
  10914. soc->wlan_cfg_ctx->rx_hp_oos_update_limit);
  10915. }
  10916. static void dp_update_soft_irq_limits(struct dp_soc *soc, uint32_t tx_limit,
  10917. uint32_t rx_limit)
  10918. {
  10919. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit = tx_limit;
  10920. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit = rx_limit;
  10921. }
  10922. #else
  10923. static inline
  10924. void dp_update_rx_soft_irq_limit_params(struct dp_soc *soc,
  10925. struct cdp_config_params *params)
  10926. { }
  10927. static inline
  10928. void dp_update_soft_irq_limits(struct dp_soc *soc, uint32_t tx_limit,
  10929. uint32_t rx_limit)
  10930. {
  10931. }
  10932. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  10933. /**
  10934. * dp_update_config_parameters() - API to store datapath
  10935. * config parameters
  10936. * @soc: soc handle
  10937. * @cfg: ini parameter handle
  10938. *
  10939. * Return: status
  10940. */
  10941. static
  10942. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  10943. struct cdp_config_params *params)
  10944. {
  10945. struct dp_soc *soc = (struct dp_soc *)psoc;
  10946. if (!(soc)) {
  10947. dp_cdp_err("%pK: Invalid handle", soc);
  10948. return QDF_STATUS_E_INVAL;
  10949. }
  10950. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  10951. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  10952. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  10953. soc->wlan_cfg_ctx->p2p_tcp_udp_checksumoffload =
  10954. params->p2p_tcp_udp_checksumoffload;
  10955. soc->wlan_cfg_ctx->nan_tcp_udp_checksumoffload =
  10956. params->nan_tcp_udp_checksumoffload;
  10957. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  10958. params->tcp_udp_checksumoffload;
  10959. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  10960. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  10961. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  10962. dp_update_rx_soft_irq_limit_params(soc, params);
  10963. dp_update_flow_control_parameters(soc, params);
  10964. return QDF_STATUS_SUCCESS;
  10965. }
  10966. static struct cdp_wds_ops dp_ops_wds = {
  10967. .vdev_set_wds = dp_vdev_set_wds,
  10968. #ifdef WDS_VENDOR_EXTENSION
  10969. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  10970. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  10971. #endif
  10972. };
  10973. /*
  10974. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  10975. * @soc_hdl - datapath soc handle
  10976. * @vdev_id - virtual interface id
  10977. * @callback - callback function
  10978. * @ctxt: callback context
  10979. *
  10980. */
  10981. static void
  10982. dp_txrx_data_tx_cb_set(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10983. ol_txrx_data_tx_cb callback, void *ctxt)
  10984. {
  10985. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10986. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10987. DP_MOD_ID_CDP);
  10988. if (!vdev)
  10989. return;
  10990. vdev->tx_non_std_data_callback.func = callback;
  10991. vdev->tx_non_std_data_callback.ctxt = ctxt;
  10992. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10993. }
  10994. /**
  10995. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  10996. * @soc: datapath soc handle
  10997. * @pdev_id: id of datapath pdev handle
  10998. *
  10999. * Return: opaque pointer to dp txrx handle
  11000. */
  11001. static void *dp_pdev_get_dp_txrx_handle(struct cdp_soc_t *soc, uint8_t pdev_id)
  11002. {
  11003. struct dp_pdev *pdev =
  11004. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11005. pdev_id);
  11006. if (qdf_unlikely(!pdev))
  11007. return NULL;
  11008. return pdev->dp_txrx_handle;
  11009. }
  11010. /**
  11011. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  11012. * @soc: datapath soc handle
  11013. * @pdev_id: id of datapath pdev handle
  11014. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  11015. *
  11016. * Return: void
  11017. */
  11018. static void
  11019. dp_pdev_set_dp_txrx_handle(struct cdp_soc_t *soc, uint8_t pdev_id,
  11020. void *dp_txrx_hdl)
  11021. {
  11022. struct dp_pdev *pdev =
  11023. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11024. pdev_id);
  11025. if (!pdev)
  11026. return;
  11027. pdev->dp_txrx_handle = dp_txrx_hdl;
  11028. }
  11029. /**
  11030. * dp_vdev_get_dp_ext_handle() - get dp handle from vdev
  11031. * @soc: datapath soc handle
  11032. * @vdev_id: vdev id
  11033. *
  11034. * Return: opaque pointer to dp txrx handle
  11035. */
  11036. static void *dp_vdev_get_dp_ext_handle(ol_txrx_soc_handle soc_hdl,
  11037. uint8_t vdev_id)
  11038. {
  11039. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11040. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  11041. DP_MOD_ID_CDP);
  11042. void *dp_ext_handle;
  11043. if (!vdev)
  11044. return NULL;
  11045. dp_ext_handle = vdev->vdev_dp_ext_handle;
  11046. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  11047. return dp_ext_handle;
  11048. }
  11049. /**
  11050. * dp_vdev_set_dp_ext_handle() - set dp handle in vdev
  11051. * @soc: datapath soc handle
  11052. * @vdev_id: vdev id
  11053. * @size: size of advance dp handle
  11054. *
  11055. * Return: QDF_STATUS
  11056. */
  11057. static QDF_STATUS
  11058. dp_vdev_set_dp_ext_handle(ol_txrx_soc_handle soc_hdl, uint8_t vdev_id,
  11059. uint16_t size)
  11060. {
  11061. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11062. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  11063. DP_MOD_ID_CDP);
  11064. void *dp_ext_handle;
  11065. if (!vdev)
  11066. return QDF_STATUS_E_FAILURE;
  11067. dp_ext_handle = qdf_mem_malloc(size);
  11068. if (!dp_ext_handle) {
  11069. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  11070. return QDF_STATUS_E_FAILURE;
  11071. }
  11072. vdev->vdev_dp_ext_handle = dp_ext_handle;
  11073. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  11074. return QDF_STATUS_SUCCESS;
  11075. }
  11076. /**
  11077. * dp_vdev_inform_ll_conn() - Inform vdev to add/delete a latency critical
  11078. * connection for this vdev
  11079. * @soc_hdl: CDP soc handle
  11080. * @vdev_id: vdev ID
  11081. * @action: Add/Delete action
  11082. *
  11083. * Returns: QDF_STATUS.
  11084. */
  11085. static QDF_STATUS
  11086. dp_vdev_inform_ll_conn(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  11087. enum vdev_ll_conn_actions action)
  11088. {
  11089. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11090. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  11091. DP_MOD_ID_CDP);
  11092. if (!vdev) {
  11093. dp_err("LL connection action for invalid vdev %d", vdev_id);
  11094. return QDF_STATUS_E_FAILURE;
  11095. }
  11096. switch (action) {
  11097. case CDP_VDEV_LL_CONN_ADD:
  11098. vdev->num_latency_critical_conn++;
  11099. break;
  11100. case CDP_VDEV_LL_CONN_DEL:
  11101. vdev->num_latency_critical_conn--;
  11102. break;
  11103. default:
  11104. dp_err("LL connection action invalid %d", action);
  11105. break;
  11106. }
  11107. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  11108. return QDF_STATUS_SUCCESS;
  11109. }
  11110. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  11111. /**
  11112. * dp_soc_set_swlm_enable() - Enable/Disable SWLM if initialized.
  11113. * @soc_hdl: CDP Soc handle
  11114. * @value: Enable/Disable value
  11115. *
  11116. * Returns: QDF_STATUS
  11117. */
  11118. static QDF_STATUS dp_soc_set_swlm_enable(struct cdp_soc_t *soc_hdl,
  11119. uint8_t value)
  11120. {
  11121. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11122. if (!soc->swlm.is_init) {
  11123. dp_err("SWLM is not initialized");
  11124. return QDF_STATUS_E_FAILURE;
  11125. }
  11126. soc->swlm.is_enabled = !!value;
  11127. return QDF_STATUS_SUCCESS;
  11128. }
  11129. /**
  11130. * dp_soc_is_swlm_enabled() - Check if SWLM is enabled.
  11131. * @soc_hdl: CDP Soc handle
  11132. *
  11133. * Returns: QDF_STATUS
  11134. */
  11135. static uint8_t dp_soc_is_swlm_enabled(struct cdp_soc_t *soc_hdl)
  11136. {
  11137. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11138. return soc->swlm.is_enabled;
  11139. }
  11140. #endif
  11141. /**
  11142. * dp_display_srng_info() - Dump the srng HP TP info
  11143. * @soc_hdl: CDP Soc handle
  11144. *
  11145. * This function dumps the SW hp/tp values for the important rings.
  11146. * HW hp/tp values are not being dumped, since it can lead to
  11147. * READ NOC error when UMAC is in low power state. MCC does not have
  11148. * device force wake working yet.
  11149. *
  11150. * Return: none
  11151. */
  11152. static void dp_display_srng_info(struct cdp_soc_t *soc_hdl)
  11153. {
  11154. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11155. hal_soc_handle_t hal_soc = soc->hal_soc;
  11156. uint32_t hp, tp, i;
  11157. dp_info("SRNG HP-TP data:");
  11158. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  11159. hal_get_sw_hptp(hal_soc, soc->tcl_data_ring[i].hal_srng,
  11160. &tp, &hp);
  11161. dp_info("TCL DATA ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  11162. if (wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, i) ==
  11163. INVALID_WBM_RING_NUM)
  11164. continue;
  11165. hal_get_sw_hptp(hal_soc, soc->tx_comp_ring[i].hal_srng,
  11166. &tp, &hp);
  11167. dp_info("TX comp ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  11168. }
  11169. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  11170. hal_get_sw_hptp(hal_soc, soc->reo_dest_ring[i].hal_srng,
  11171. &tp, &hp);
  11172. dp_info("REO DST ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  11173. }
  11174. hal_get_sw_hptp(hal_soc, soc->reo_exception_ring.hal_srng, &tp, &hp);
  11175. dp_info("REO exception ring: hp=0x%x, tp=0x%x", hp, tp);
  11176. hal_get_sw_hptp(hal_soc, soc->rx_rel_ring.hal_srng, &tp, &hp);
  11177. dp_info("WBM RX release ring: hp=0x%x, tp=0x%x", hp, tp);
  11178. hal_get_sw_hptp(hal_soc, soc->wbm_desc_rel_ring.hal_srng, &tp, &hp);
  11179. dp_info("WBM desc release ring: hp=0x%x, tp=0x%x", hp, tp);
  11180. }
  11181. /**
  11182. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  11183. * @soc_handle: datapath soc handle
  11184. *
  11185. * Return: opaque pointer to external dp (non-core DP)
  11186. */
  11187. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  11188. {
  11189. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11190. return soc->external_txrx_handle;
  11191. }
  11192. /**
  11193. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  11194. * @soc_handle: datapath soc handle
  11195. * @txrx_handle: opaque pointer to external dp (non-core DP)
  11196. *
  11197. * Return: void
  11198. */
  11199. static void
  11200. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  11201. {
  11202. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11203. soc->external_txrx_handle = txrx_handle;
  11204. }
  11205. /**
  11206. * dp_soc_map_pdev_to_lmac() - Save pdev_id to lmac_id mapping
  11207. * @soc_hdl: datapath soc handle
  11208. * @pdev_id: id of the datapath pdev handle
  11209. * @lmac_id: lmac id
  11210. *
  11211. * Return: QDF_STATUS
  11212. */
  11213. static QDF_STATUS
  11214. dp_soc_map_pdev_to_lmac
  11215. (struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  11216. uint32_t lmac_id)
  11217. {
  11218. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11219. wlan_cfg_set_hw_mac_idx(soc->wlan_cfg_ctx,
  11220. pdev_id,
  11221. lmac_id);
  11222. /*Set host PDEV ID for lmac_id*/
  11223. wlan_cfg_set_pdev_idx(soc->wlan_cfg_ctx,
  11224. pdev_id,
  11225. lmac_id);
  11226. return QDF_STATUS_SUCCESS;
  11227. }
  11228. /**
  11229. * dp_soc_handle_pdev_mode_change() - Update pdev to lmac mapping
  11230. * @soc_hdl: datapath soc handle
  11231. * @pdev_id: id of the datapath pdev handle
  11232. * @lmac_id: lmac id
  11233. *
  11234. * In the event of a dynamic mode change, update the pdev to lmac mapping
  11235. *
  11236. * Return: QDF_STATUS
  11237. */
  11238. static QDF_STATUS
  11239. dp_soc_handle_pdev_mode_change
  11240. (struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  11241. uint32_t lmac_id)
  11242. {
  11243. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11244. struct dp_vdev *vdev = NULL;
  11245. uint8_t hw_pdev_id, mac_id;
  11246. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc,
  11247. pdev_id);
  11248. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  11249. if (qdf_unlikely(!pdev))
  11250. return QDF_STATUS_E_FAILURE;
  11251. pdev->lmac_id = lmac_id;
  11252. pdev->target_pdev_id =
  11253. dp_calculate_target_pdev_id_from_host_pdev_id(soc, pdev_id);
  11254. dp_info(" mode change %d %d\n", pdev->pdev_id, pdev->lmac_id);
  11255. /*Set host PDEV ID for lmac_id*/
  11256. wlan_cfg_set_pdev_idx(soc->wlan_cfg_ctx,
  11257. pdev->pdev_id,
  11258. lmac_id);
  11259. hw_pdev_id =
  11260. dp_get_target_pdev_id_for_host_pdev_id(soc,
  11261. pdev->pdev_id);
  11262. /*
  11263. * When NSS offload is enabled, send pdev_id->lmac_id
  11264. * and pdev_id to hw_pdev_id to NSS FW
  11265. */
  11266. if (nss_config) {
  11267. mac_id = pdev->lmac_id;
  11268. if (soc->cdp_soc.ol_ops->pdev_update_lmac_n_target_pdev_id)
  11269. soc->cdp_soc.ol_ops->
  11270. pdev_update_lmac_n_target_pdev_id(
  11271. soc->ctrl_psoc,
  11272. &pdev_id, &mac_id, &hw_pdev_id);
  11273. }
  11274. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  11275. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11276. DP_TX_TCL_METADATA_PDEV_ID_SET(vdev->htt_tcl_metadata,
  11277. hw_pdev_id);
  11278. vdev->lmac_id = pdev->lmac_id;
  11279. }
  11280. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  11281. return QDF_STATUS_SUCCESS;
  11282. }
  11283. /**
  11284. * dp_soc_set_pdev_status_down() - set pdev down/up status
  11285. * @soc: datapath soc handle
  11286. * @pdev_id: id of datapath pdev handle
  11287. * @is_pdev_down: pdev down/up status
  11288. *
  11289. * Return: QDF_STATUS
  11290. */
  11291. static QDF_STATUS
  11292. dp_soc_set_pdev_status_down(struct cdp_soc_t *soc, uint8_t pdev_id,
  11293. bool is_pdev_down)
  11294. {
  11295. struct dp_pdev *pdev =
  11296. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11297. pdev_id);
  11298. if (!pdev)
  11299. return QDF_STATUS_E_FAILURE;
  11300. pdev->is_pdev_down = is_pdev_down;
  11301. return QDF_STATUS_SUCCESS;
  11302. }
  11303. /**
  11304. * dp_get_cfg_capabilities() - get dp capabilities
  11305. * @soc_handle: datapath soc handle
  11306. * @dp_caps: enum for dp capabilities
  11307. *
  11308. * Return: bool to determine if dp caps is enabled
  11309. */
  11310. static bool
  11311. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  11312. enum cdp_capabilities dp_caps)
  11313. {
  11314. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11315. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  11316. }
  11317. #ifdef FEATURE_AST
  11318. static QDF_STATUS
  11319. dp_peer_teardown_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  11320. uint8_t *peer_mac)
  11321. {
  11322. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11323. QDF_STATUS status = QDF_STATUS_SUCCESS;
  11324. struct dp_peer *peer =
  11325. dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  11326. DP_MOD_ID_CDP);
  11327. /* Peer can be null for monitor vap mac address */
  11328. if (!peer) {
  11329. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  11330. "%s: Invalid peer\n", __func__);
  11331. return QDF_STATUS_E_FAILURE;
  11332. }
  11333. dp_peer_update_state(soc, peer, DP_PEER_STATE_LOGICAL_DELETE);
  11334. qdf_spin_lock_bh(&soc->ast_lock);
  11335. dp_peer_send_wds_disconnect(soc, peer);
  11336. dp_peer_delete_ast_entries(soc, peer);
  11337. qdf_spin_unlock_bh(&soc->ast_lock);
  11338. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11339. return status;
  11340. }
  11341. #endif
  11342. #ifndef WLAN_SUPPORT_RX_TAG_STATISTICS
  11343. /**
  11344. * dp_dump_pdev_rx_protocol_tag_stats - dump the number of packets tagged for
  11345. * given protocol type (RX_PROTOCOL_TAG_ALL indicates for all protocol)
  11346. * @soc: cdp_soc handle
  11347. * @pdev_id: id of cdp_pdev handle
  11348. * @protocol_type: protocol type for which stats should be displayed
  11349. *
  11350. * Return: none
  11351. */
  11352. static inline void
  11353. dp_dump_pdev_rx_protocol_tag_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  11354. uint16_t protocol_type)
  11355. {
  11356. }
  11357. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  11358. #ifndef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  11359. /**
  11360. * dp_update_pdev_rx_protocol_tag - Add/remove a protocol tag that should be
  11361. * applied to the desired protocol type packets
  11362. * @soc: soc handle
  11363. * @pdev_id: id of cdp_pdev handle
  11364. * @enable_rx_protocol_tag - bitmask that indicates what protocol types
  11365. * are enabled for tagging. zero indicates disable feature, non-zero indicates
  11366. * enable feature
  11367. * @protocol_type: new protocol type for which the tag is being added
  11368. * @tag: user configured tag for the new protocol
  11369. *
  11370. * Return: Success
  11371. */
  11372. static inline QDF_STATUS
  11373. dp_update_pdev_rx_protocol_tag(struct cdp_soc_t *soc, uint8_t pdev_id,
  11374. uint32_t enable_rx_protocol_tag,
  11375. uint16_t protocol_type,
  11376. uint16_t tag)
  11377. {
  11378. return QDF_STATUS_SUCCESS;
  11379. }
  11380. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  11381. #ifndef WLAN_SUPPORT_RX_FLOW_TAG
  11382. /**
  11383. * dp_set_rx_flow_tag - add/delete a flow
  11384. * @soc: soc handle
  11385. * @pdev_id: id of cdp_pdev handle
  11386. * @flow_info: flow tuple that is to be added to/deleted from flow search table
  11387. *
  11388. * Return: Success
  11389. */
  11390. static inline QDF_STATUS
  11391. dp_set_rx_flow_tag(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  11392. struct cdp_rx_flow_info *flow_info)
  11393. {
  11394. return QDF_STATUS_SUCCESS;
  11395. }
  11396. /**
  11397. * dp_dump_rx_flow_tag_stats - dump the number of packets tagged for
  11398. * given flow 5-tuple
  11399. * @cdp_soc: soc handle
  11400. * @pdev_id: id of cdp_pdev handle
  11401. * @flow_info: flow 5-tuple for which stats should be displayed
  11402. *
  11403. * Return: Success
  11404. */
  11405. static inline QDF_STATUS
  11406. dp_dump_rx_flow_tag_stats(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  11407. struct cdp_rx_flow_info *flow_info)
  11408. {
  11409. return QDF_STATUS_SUCCESS;
  11410. }
  11411. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  11412. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  11413. uint32_t max_peers,
  11414. uint32_t max_ast_index,
  11415. uint8_t peer_map_unmap_versions)
  11416. {
  11417. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11418. QDF_STATUS status;
  11419. soc->max_peers = max_peers;
  11420. wlan_cfg_set_max_ast_idx(soc->wlan_cfg_ctx, max_ast_index);
  11421. status = soc->arch_ops.txrx_peer_map_attach(soc);
  11422. if (!QDF_IS_STATUS_SUCCESS(status)) {
  11423. dp_err("failure in allocating peer tables");
  11424. return QDF_STATUS_E_FAILURE;
  11425. }
  11426. dp_info("max_peers %u, calculated max_peers %u max_ast_index: %u\n",
  11427. max_peers, soc->max_peer_id, max_ast_index);
  11428. status = dp_peer_find_attach(soc);
  11429. if (!QDF_IS_STATUS_SUCCESS(status)) {
  11430. dp_err("Peer find attach failure");
  11431. goto fail;
  11432. }
  11433. soc->peer_map_unmap_versions = peer_map_unmap_versions;
  11434. soc->peer_map_attach_success = TRUE;
  11435. return QDF_STATUS_SUCCESS;
  11436. fail:
  11437. soc->arch_ops.txrx_peer_map_detach(soc);
  11438. return status;
  11439. }
  11440. static QDF_STATUS dp_soc_set_param(struct cdp_soc_t *soc_hdl,
  11441. enum cdp_soc_param_t param,
  11442. uint32_t value)
  11443. {
  11444. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11445. switch (param) {
  11446. case DP_SOC_PARAM_MSDU_EXCEPTION_DESC:
  11447. soc->num_msdu_exception_desc = value;
  11448. dp_info("num_msdu exception_desc %u",
  11449. value);
  11450. break;
  11451. case DP_SOC_PARAM_CMEM_FSE_SUPPORT:
  11452. if (wlan_cfg_is_fst_in_cmem_enabled(soc->wlan_cfg_ctx))
  11453. soc->fst_in_cmem = !!value;
  11454. dp_info("FW supports CMEM FSE %u", value);
  11455. break;
  11456. case DP_SOC_PARAM_MAX_AST_AGEOUT:
  11457. soc->max_ast_ageout_count = value;
  11458. dp_info("Max ast ageout count %u", soc->max_ast_ageout_count);
  11459. break;
  11460. case DP_SOC_PARAM_EAPOL_OVER_CONTROL_PORT:
  11461. soc->eapol_over_control_port = value;
  11462. dp_info("Eapol over control_port:%d",
  11463. soc->eapol_over_control_port);
  11464. break;
  11465. case DP_SOC_PARAM_MULTI_PEER_GRP_CMD_SUPPORT:
  11466. soc->multi_peer_grp_cmd_supported = value;
  11467. dp_info("Multi Peer group command support:%d",
  11468. soc->multi_peer_grp_cmd_supported);
  11469. break;
  11470. case DP_SOC_PARAM_RSSI_DBM_CONV_SUPPORT:
  11471. soc->features.rssi_dbm_conv_support = value;
  11472. dp_info("Rssi dbm conversion support:%u",
  11473. soc->features.rssi_dbm_conv_support);
  11474. break;
  11475. case DP_SOC_PARAM_UMAC_HW_RESET_SUPPORT:
  11476. soc->features.umac_hw_reset_support = value;
  11477. dp_info("UMAC HW reset support :%u",
  11478. soc->features.umac_hw_reset_support);
  11479. break;
  11480. default:
  11481. dp_info("not handled param %d ", param);
  11482. break;
  11483. }
  11484. return QDF_STATUS_SUCCESS;
  11485. }
  11486. static void dp_soc_set_rate_stats_ctx(struct cdp_soc_t *soc_handle,
  11487. void *stats_ctx)
  11488. {
  11489. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11490. soc->rate_stats_ctx = (struct cdp_soc_rate_stats_ctx *)stats_ctx;
  11491. }
  11492. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  11493. /**
  11494. * dp_peer_flush_rate_stats_req(): Flush peer rate stats
  11495. * @soc: Datapath SOC handle
  11496. * @peer: Datapath peer
  11497. * @arg: argument to iter function
  11498. *
  11499. * Return: QDF_STATUS
  11500. */
  11501. static void
  11502. dp_peer_flush_rate_stats_req(struct dp_soc *soc, struct dp_peer *peer,
  11503. void *arg)
  11504. {
  11505. if (peer->bss_peer)
  11506. return;
  11507. dp_wdi_event_handler(
  11508. WDI_EVENT_FLUSH_RATE_STATS_REQ,
  11509. soc, dp_monitor_peer_get_peerstats_ctx(soc, peer),
  11510. peer->peer_id,
  11511. WDI_NO_VAL, peer->vdev->pdev->pdev_id);
  11512. }
  11513. /**
  11514. * dp_flush_rate_stats_req(): Flush peer rate stats in pdev
  11515. * @soc_hdl: Datapath SOC handle
  11516. * @pdev_id: pdev_id
  11517. *
  11518. * Return: QDF_STATUS
  11519. */
  11520. static QDF_STATUS dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  11521. uint8_t pdev_id)
  11522. {
  11523. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11524. struct dp_pdev *pdev =
  11525. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11526. pdev_id);
  11527. if (!pdev)
  11528. return QDF_STATUS_E_FAILURE;
  11529. dp_pdev_iterate_peer(pdev, dp_peer_flush_rate_stats_req, NULL,
  11530. DP_MOD_ID_CDP);
  11531. return QDF_STATUS_SUCCESS;
  11532. }
  11533. #else
  11534. static inline QDF_STATUS
  11535. dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  11536. uint8_t pdev_id)
  11537. {
  11538. return QDF_STATUS_SUCCESS;
  11539. }
  11540. #endif
  11541. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  11542. #ifdef WLAN_FEATURE_11BE_MLO
  11543. /**
  11544. * dp_get_peer_extd_rate_link_stats(): function to get peer
  11545. * extended rate and link stats
  11546. * @soc_hdl: dp soc handler
  11547. * @mac_addr: mac address of peer
  11548. *
  11549. * Return: QDF_STATUS
  11550. */
  11551. static QDF_STATUS
  11552. dp_get_peer_extd_rate_link_stats(struct cdp_soc_t *soc_hdl, uint8_t *mac_addr)
  11553. {
  11554. uint8_t i;
  11555. struct dp_peer *link_peer;
  11556. struct dp_soc *link_peer_soc;
  11557. struct dp_mld_link_peers link_peers_info;
  11558. struct dp_peer *peer = NULL;
  11559. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11560. struct cdp_peer_info peer_info = { 0 };
  11561. if (!mac_addr) {
  11562. dp_err("NULL peer mac addr\n");
  11563. return QDF_STATUS_E_FAILURE;
  11564. }
  11565. DP_PEER_INFO_PARAMS_INIT(&peer_info, DP_VDEV_ALL, mac_addr, false,
  11566. CDP_WILD_PEER_TYPE);
  11567. peer = dp_peer_hash_find_wrapper(soc, &peer_info, DP_MOD_ID_CDP);
  11568. if (!peer) {
  11569. dp_err("Invalid peer\n");
  11570. return QDF_STATUS_E_FAILURE;
  11571. }
  11572. if (IS_MLO_DP_MLD_PEER(peer)) {
  11573. dp_get_link_peers_ref_from_mld_peer(soc, peer,
  11574. &link_peers_info,
  11575. DP_MOD_ID_CDP);
  11576. for (i = 0; i < link_peers_info.num_links; i++) {
  11577. link_peer = link_peers_info.link_peers[i];
  11578. link_peer_soc = link_peer->vdev->pdev->soc;
  11579. dp_wdi_event_handler(WDI_EVENT_FLUSH_RATE_STATS_REQ,
  11580. link_peer_soc,
  11581. dp_monitor_peer_get_peerstats_ctx
  11582. (link_peer_soc, link_peer),
  11583. link_peer->peer_id,
  11584. WDI_NO_VAL,
  11585. link_peer->vdev->pdev->pdev_id);
  11586. }
  11587. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  11588. } else {
  11589. dp_wdi_event_handler(
  11590. WDI_EVENT_FLUSH_RATE_STATS_REQ, soc,
  11591. dp_monitor_peer_get_peerstats_ctx(soc, peer),
  11592. peer->peer_id,
  11593. WDI_NO_VAL, peer->vdev->pdev->pdev_id);
  11594. }
  11595. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11596. return QDF_STATUS_SUCCESS;
  11597. }
  11598. #else
  11599. static QDF_STATUS
  11600. dp_get_peer_extd_rate_link_stats(struct cdp_soc_t *soc_hdl, uint8_t *mac_addr)
  11601. {
  11602. struct dp_peer *peer = NULL;
  11603. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11604. if (!mac_addr) {
  11605. dp_err("NULL peer mac addr\n");
  11606. return QDF_STATUS_E_FAILURE;
  11607. }
  11608. peer = dp_peer_find_hash_find(soc, mac_addr, 0,
  11609. DP_VDEV_ALL, DP_MOD_ID_CDP);
  11610. if (!peer) {
  11611. dp_err("Invalid peer\n");
  11612. return QDF_STATUS_E_FAILURE;
  11613. }
  11614. dp_wdi_event_handler(
  11615. WDI_EVENT_FLUSH_RATE_STATS_REQ, soc,
  11616. dp_monitor_peer_get_peerstats_ctx(soc, peer),
  11617. peer->peer_id,
  11618. WDI_NO_VAL, peer->vdev->pdev->pdev_id);
  11619. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11620. return QDF_STATUS_SUCCESS;
  11621. }
  11622. #endif
  11623. #else
  11624. static inline QDF_STATUS
  11625. dp_get_peer_extd_rate_link_stats(struct cdp_soc_t *soc_hdl, uint8_t *mac_addr)
  11626. {
  11627. return QDF_STATUS_SUCCESS;
  11628. }
  11629. #endif
  11630. static void *dp_peer_get_peerstats_ctx(struct cdp_soc_t *soc_hdl,
  11631. uint8_t vdev_id,
  11632. uint8_t *mac_addr)
  11633. {
  11634. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11635. struct dp_peer *peer;
  11636. void *peerstats_ctx = NULL;
  11637. if (mac_addr) {
  11638. peer = dp_peer_find_hash_find(soc, mac_addr,
  11639. 0, vdev_id,
  11640. DP_MOD_ID_CDP);
  11641. if (!peer)
  11642. return NULL;
  11643. if (!IS_MLO_DP_MLD_PEER(peer))
  11644. peerstats_ctx = dp_monitor_peer_get_peerstats_ctx(soc,
  11645. peer);
  11646. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11647. }
  11648. return peerstats_ctx;
  11649. }
  11650. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  11651. static QDF_STATUS dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  11652. uint8_t pdev_id,
  11653. void *buf)
  11654. {
  11655. dp_wdi_event_handler(WDI_EVENT_PEER_FLUSH_RATE_STATS,
  11656. (struct dp_soc *)soc, buf, HTT_INVALID_PEER,
  11657. WDI_NO_VAL, pdev_id);
  11658. return QDF_STATUS_SUCCESS;
  11659. }
  11660. #else
  11661. static inline QDF_STATUS
  11662. dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  11663. uint8_t pdev_id,
  11664. void *buf)
  11665. {
  11666. return QDF_STATUS_SUCCESS;
  11667. }
  11668. #endif
  11669. static void *dp_soc_get_rate_stats_ctx(struct cdp_soc_t *soc_handle)
  11670. {
  11671. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11672. return soc->rate_stats_ctx;
  11673. }
  11674. /*
  11675. * dp_get_cfg() - get dp cfg
  11676. * @soc: cdp soc handle
  11677. * @cfg: cfg enum
  11678. *
  11679. * Return: cfg value
  11680. */
  11681. static uint32_t dp_get_cfg(struct cdp_soc_t *soc, enum cdp_dp_cfg cfg)
  11682. {
  11683. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  11684. uint32_t value = 0;
  11685. switch (cfg) {
  11686. case cfg_dp_enable_data_stall:
  11687. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  11688. break;
  11689. case cfg_dp_enable_p2p_ip_tcp_udp_checksum_offload:
  11690. value = dpsoc->wlan_cfg_ctx->p2p_tcp_udp_checksumoffload;
  11691. break;
  11692. case cfg_dp_enable_nan_ip_tcp_udp_checksum_offload:
  11693. value = dpsoc->wlan_cfg_ctx->nan_tcp_udp_checksumoffload;
  11694. break;
  11695. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  11696. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  11697. break;
  11698. case cfg_dp_disable_legacy_mode_csum_offload:
  11699. value = dpsoc->wlan_cfg_ctx->
  11700. legacy_mode_checksumoffload_disable;
  11701. break;
  11702. case cfg_dp_tso_enable:
  11703. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  11704. break;
  11705. case cfg_dp_lro_enable:
  11706. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  11707. break;
  11708. case cfg_dp_gro_enable:
  11709. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  11710. break;
  11711. case cfg_dp_tc_based_dyn_gro_enable:
  11712. value = dpsoc->wlan_cfg_ctx->tc_based_dynamic_gro;
  11713. break;
  11714. case cfg_dp_tc_ingress_prio:
  11715. value = dpsoc->wlan_cfg_ctx->tc_ingress_prio;
  11716. break;
  11717. case cfg_dp_sg_enable:
  11718. value = dpsoc->wlan_cfg_ctx->sg_enabled;
  11719. break;
  11720. case cfg_dp_tx_flow_start_queue_offset:
  11721. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  11722. break;
  11723. case cfg_dp_tx_flow_stop_queue_threshold:
  11724. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  11725. break;
  11726. case cfg_dp_disable_intra_bss_fwd:
  11727. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  11728. break;
  11729. case cfg_dp_pktlog_buffer_size:
  11730. value = dpsoc->wlan_cfg_ctx->pktlog_buffer_size;
  11731. break;
  11732. case cfg_dp_wow_check_rx_pending:
  11733. value = dpsoc->wlan_cfg_ctx->wow_check_rx_pending_enable;
  11734. break;
  11735. default:
  11736. value = 0;
  11737. }
  11738. return value;
  11739. }
  11740. #ifdef PEER_FLOW_CONTROL
  11741. /**
  11742. * dp_tx_flow_ctrl_configure_pdev() - Configure flow control params
  11743. * @soc_handle: datapath soc handle
  11744. * @pdev_id: id of datapath pdev handle
  11745. * @param: ol ath params
  11746. * @value: value of the flag
  11747. * @buff: Buffer to be passed
  11748. *
  11749. * Implemented this function same as legacy function. In legacy code, single
  11750. * function is used to display stats and update pdev params.
  11751. *
  11752. * Return: 0 for success. nonzero for failure.
  11753. */
  11754. static uint32_t dp_tx_flow_ctrl_configure_pdev(struct cdp_soc_t *soc_handle,
  11755. uint8_t pdev_id,
  11756. enum _dp_param_t param,
  11757. uint32_t value, void *buff)
  11758. {
  11759. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11760. struct dp_pdev *pdev =
  11761. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11762. pdev_id);
  11763. if (qdf_unlikely(!pdev))
  11764. return 1;
  11765. soc = pdev->soc;
  11766. if (!soc)
  11767. return 1;
  11768. switch (param) {
  11769. #ifdef QCA_ENH_V3_STATS_SUPPORT
  11770. case DP_PARAM_VIDEO_DELAY_STATS_FC:
  11771. if (value)
  11772. pdev->delay_stats_flag = true;
  11773. else
  11774. pdev->delay_stats_flag = false;
  11775. break;
  11776. case DP_PARAM_VIDEO_STATS_FC:
  11777. qdf_print("------- TID Stats ------\n");
  11778. dp_pdev_print_tid_stats(pdev);
  11779. qdf_print("------ Delay Stats ------\n");
  11780. dp_pdev_print_delay_stats(pdev);
  11781. qdf_print("------ Rx Error Stats ------\n");
  11782. dp_pdev_print_rx_error_stats(pdev);
  11783. break;
  11784. #endif
  11785. case DP_PARAM_TOTAL_Q_SIZE:
  11786. {
  11787. uint32_t tx_min, tx_max;
  11788. tx_min = wlan_cfg_get_min_tx_desc(soc->wlan_cfg_ctx);
  11789. tx_max = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  11790. if (!buff) {
  11791. if ((value >= tx_min) && (value <= tx_max)) {
  11792. pdev->num_tx_allowed = value;
  11793. } else {
  11794. dp_tx_info("%pK: Failed to update num_tx_allowed, Q_min = %d Q_max = %d",
  11795. soc, tx_min, tx_max);
  11796. break;
  11797. }
  11798. } else {
  11799. *(int *)buff = pdev->num_tx_allowed;
  11800. }
  11801. }
  11802. break;
  11803. default:
  11804. dp_tx_info("%pK: not handled param %d ", soc, param);
  11805. break;
  11806. }
  11807. return 0;
  11808. }
  11809. #endif
  11810. /**
  11811. * dp_set_pdev_pcp_tid_map_wifi3(): update pcp tid map in pdev
  11812. * @psoc: dp soc handle
  11813. * @pdev_id: id of DP_PDEV handle
  11814. * @pcp: pcp value
  11815. * @tid: tid value passed by the user
  11816. *
  11817. * Return: QDF_STATUS_SUCCESS on success
  11818. */
  11819. static QDF_STATUS dp_set_pdev_pcp_tid_map_wifi3(ol_txrx_soc_handle psoc,
  11820. uint8_t pdev_id,
  11821. uint8_t pcp, uint8_t tid)
  11822. {
  11823. struct dp_soc *soc = (struct dp_soc *)psoc;
  11824. soc->pcp_tid_map[pcp] = tid;
  11825. hal_tx_update_pcp_tid_map(soc->hal_soc, pcp, tid);
  11826. return QDF_STATUS_SUCCESS;
  11827. }
  11828. /**
  11829. * dp_set_vdev_pcp_tid_map_wifi3(): update pcp tid map in vdev
  11830. * @soc: DP soc handle
  11831. * @vdev_id: id of DP_VDEV handle
  11832. * @pcp: pcp value
  11833. * @tid: tid value passed by the user
  11834. *
  11835. * Return: QDF_STATUS_SUCCESS on success
  11836. */
  11837. static QDF_STATUS dp_set_vdev_pcp_tid_map_wifi3(struct cdp_soc_t *soc_hdl,
  11838. uint8_t vdev_id,
  11839. uint8_t pcp, uint8_t tid)
  11840. {
  11841. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11842. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  11843. DP_MOD_ID_CDP);
  11844. if (!vdev)
  11845. return QDF_STATUS_E_FAILURE;
  11846. vdev->pcp_tid_map[pcp] = tid;
  11847. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  11848. return QDF_STATUS_SUCCESS;
  11849. }
  11850. #if defined(FEATURE_RUNTIME_PM) || defined(DP_POWER_SAVE)
  11851. static void dp_drain_txrx(struct cdp_soc_t *soc_handle)
  11852. {
  11853. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11854. uint32_t cur_tx_limit, cur_rx_limit;
  11855. uint32_t budget = 0xffff;
  11856. uint32_t val;
  11857. int i;
  11858. int cpu = dp_srng_get_cpu();
  11859. cur_tx_limit = soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit;
  11860. cur_rx_limit = soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit;
  11861. /* Temporarily increase soft irq limits when going to drain
  11862. * the UMAC/LMAC SRNGs and restore them after polling.
  11863. * Though the budget is on higher side, the TX/RX reaping loops
  11864. * will not execute longer as both TX and RX would be suspended
  11865. * by the time this API is called.
  11866. */
  11867. dp_update_soft_irq_limits(soc, budget, budget);
  11868. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  11869. dp_service_srngs(&soc->intr_ctx[i], budget, cpu);
  11870. dp_update_soft_irq_limits(soc, cur_tx_limit, cur_rx_limit);
  11871. /* Do a dummy read at offset 0; this will ensure all
  11872. * pendings writes(HP/TP) are flushed before read returns.
  11873. */
  11874. val = HAL_REG_READ((struct hal_soc *)soc->hal_soc, 0);
  11875. dp_debug("Register value at offset 0: %u\n", val);
  11876. }
  11877. #endif
  11878. #ifdef DP_UMAC_HW_RESET_SUPPORT
  11879. /**
  11880. * dp_reset_interrupt_ring_masks(): Reset rx interrupt masks
  11881. * @soc: dp soc handle
  11882. *
  11883. * Return: void
  11884. */
  11885. static void dp_reset_interrupt_ring_masks(struct dp_soc *soc)
  11886. {
  11887. struct dp_intr_bkp *intr_bkp;
  11888. struct dp_intr *intr_ctx;
  11889. int num_ctxt = wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx);
  11890. int i;
  11891. intr_bkp =
  11892. (struct dp_intr_bkp *)qdf_mem_malloc_atomic(sizeof(struct dp_intr_bkp) *
  11893. num_ctxt);
  11894. qdf_assert_always(intr_bkp);
  11895. soc->umac_reset_ctx.intr_ctx_bkp = intr_bkp;
  11896. for (i = 0; i < num_ctxt; i++) {
  11897. intr_ctx = &soc->intr_ctx[i];
  11898. intr_bkp->tx_ring_mask = intr_ctx->tx_ring_mask;
  11899. intr_bkp->rx_ring_mask = intr_ctx->rx_ring_mask;
  11900. intr_bkp->rx_mon_ring_mask = intr_ctx->rx_mon_ring_mask;
  11901. intr_bkp->rx_err_ring_mask = intr_ctx->rx_err_ring_mask;
  11902. intr_bkp->rx_wbm_rel_ring_mask = intr_ctx->rx_wbm_rel_ring_mask;
  11903. intr_bkp->reo_status_ring_mask = intr_ctx->reo_status_ring_mask;
  11904. intr_bkp->rxdma2host_ring_mask = intr_ctx->rxdma2host_ring_mask;
  11905. intr_bkp->host2rxdma_ring_mask = intr_ctx->host2rxdma_ring_mask;
  11906. intr_bkp->host2rxdma_mon_ring_mask =
  11907. intr_ctx->host2rxdma_mon_ring_mask;
  11908. intr_bkp->tx_mon_ring_mask = intr_ctx->tx_mon_ring_mask;
  11909. intr_ctx->tx_ring_mask = 0;
  11910. intr_ctx->rx_ring_mask = 0;
  11911. intr_ctx->rx_mon_ring_mask = 0;
  11912. intr_ctx->rx_err_ring_mask = 0;
  11913. intr_ctx->rx_wbm_rel_ring_mask = 0;
  11914. intr_ctx->reo_status_ring_mask = 0;
  11915. intr_ctx->rxdma2host_ring_mask = 0;
  11916. intr_ctx->host2rxdma_ring_mask = 0;
  11917. intr_ctx->host2rxdma_mon_ring_mask = 0;
  11918. intr_ctx->tx_mon_ring_mask = 0;
  11919. intr_bkp++;
  11920. }
  11921. }
  11922. /**
  11923. * dp_restore_interrupt_ring_masks(): Restore rx interrupt masks
  11924. * @soc: dp soc handle
  11925. *
  11926. * Return: void
  11927. */
  11928. static void dp_restore_interrupt_ring_masks(struct dp_soc *soc)
  11929. {
  11930. struct dp_intr_bkp *intr_bkp = soc->umac_reset_ctx.intr_ctx_bkp;
  11931. struct dp_intr_bkp *intr_bkp_base = intr_bkp;
  11932. struct dp_intr *intr_ctx;
  11933. int num_ctxt = wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx);
  11934. int i;
  11935. qdf_assert_always(intr_bkp);
  11936. for (i = 0; i < num_ctxt; i++) {
  11937. intr_ctx = &soc->intr_ctx[i];
  11938. intr_ctx->tx_ring_mask = intr_bkp->tx_ring_mask;
  11939. intr_ctx->rx_ring_mask = intr_bkp->rx_ring_mask;
  11940. intr_ctx->rx_mon_ring_mask = intr_bkp->rx_mon_ring_mask;
  11941. intr_ctx->rx_err_ring_mask = intr_bkp->rx_err_ring_mask;
  11942. intr_ctx->rx_wbm_rel_ring_mask = intr_bkp->rx_wbm_rel_ring_mask;
  11943. intr_ctx->reo_status_ring_mask = intr_bkp->reo_status_ring_mask;
  11944. intr_ctx->rxdma2host_ring_mask = intr_bkp->rxdma2host_ring_mask;
  11945. intr_ctx->host2rxdma_ring_mask = intr_bkp->host2rxdma_ring_mask;
  11946. intr_ctx->host2rxdma_mon_ring_mask =
  11947. intr_bkp->host2rxdma_mon_ring_mask;
  11948. intr_ctx->tx_mon_ring_mask = intr_bkp->tx_mon_ring_mask;
  11949. intr_bkp++;
  11950. }
  11951. qdf_mem_free(intr_bkp_base);
  11952. soc->umac_reset_ctx.intr_ctx_bkp = NULL;
  11953. }
  11954. /**
  11955. * dp_resume_tx_hardstart(): Restore the old Tx hardstart functions
  11956. * @soc: dp soc handle
  11957. *
  11958. * Return: void
  11959. */
  11960. static void dp_resume_tx_hardstart(struct dp_soc *soc)
  11961. {
  11962. struct dp_vdev *vdev;
  11963. struct ol_txrx_hardtart_ctxt ctxt = {0};
  11964. struct cdp_ctrl_objmgr_psoc *psoc = soc->ctrl_psoc;
  11965. int i;
  11966. for (i = 0; i < MAX_PDEV_CNT; i++) {
  11967. struct dp_pdev *pdev = soc->pdev_list[i];
  11968. if (!pdev)
  11969. continue;
  11970. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11971. uint8_t vdev_id = vdev->vdev_id;
  11972. dp_vdev_fetch_tx_handler(vdev, soc, &ctxt);
  11973. soc->cdp_soc.ol_ops->dp_update_tx_hardstart(psoc,
  11974. vdev_id,
  11975. &ctxt);
  11976. }
  11977. }
  11978. }
  11979. /**
  11980. * dp_pause_tx_hardstart(): Register Tx hardstart functions to drop packets
  11981. * @soc: dp soc handle
  11982. *
  11983. * Return: void
  11984. */
  11985. static void dp_pause_tx_hardstart(struct dp_soc *soc)
  11986. {
  11987. struct dp_vdev *vdev;
  11988. struct ol_txrx_hardtart_ctxt ctxt;
  11989. struct cdp_ctrl_objmgr_psoc *psoc = soc->ctrl_psoc;
  11990. int i;
  11991. ctxt.tx = &dp_tx_drop;
  11992. ctxt.tx_fast = &dp_tx_drop;
  11993. ctxt.tx_exception = &dp_tx_exc_drop;
  11994. for (i = 0; i < MAX_PDEV_CNT; i++) {
  11995. struct dp_pdev *pdev = soc->pdev_list[i];
  11996. if (!pdev)
  11997. continue;
  11998. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11999. uint8_t vdev_id = vdev->vdev_id;
  12000. soc->cdp_soc.ol_ops->dp_update_tx_hardstart(psoc,
  12001. vdev_id,
  12002. &ctxt);
  12003. }
  12004. }
  12005. }
  12006. /**
  12007. * dp_unregister_notify_umac_pre_reset_fw_callback(): unregister notify_fw_cb
  12008. * @soc: dp soc handle
  12009. *
  12010. * Return: void
  12011. */
  12012. static inline
  12013. void dp_unregister_notify_umac_pre_reset_fw_callback(struct dp_soc *soc)
  12014. {
  12015. soc->notify_fw_callback = NULL;
  12016. }
  12017. /**
  12018. * dp_check_n_notify_umac_prereset_done(): Send pre reset done to firmware
  12019. * @soc: dp soc handle
  12020. *
  12021. * Return: void
  12022. */
  12023. static inline
  12024. void dp_check_n_notify_umac_prereset_done(struct dp_soc *soc)
  12025. {
  12026. /* Some Cpu(s) is processing the umac rings*/
  12027. if (soc->service_rings_running)
  12028. return;
  12029. /* Notify the firmware that Umac pre reset is complete */
  12030. dp_umac_reset_notify_action_completion(soc,
  12031. UMAC_RESET_ACTION_DO_PRE_RESET);
  12032. /* Unregister the callback */
  12033. dp_unregister_notify_umac_pre_reset_fw_callback(soc);
  12034. }
  12035. /**
  12036. * dp_register_notify_umac_pre_reset_fw_callback(): register notify_fw_cb
  12037. * @soc: dp soc handle
  12038. *
  12039. * Return: void
  12040. */
  12041. static inline
  12042. void dp_register_notify_umac_pre_reset_fw_callback(struct dp_soc *soc)
  12043. {
  12044. soc->notify_fw_callback = dp_check_n_notify_umac_prereset_done;
  12045. }
  12046. #ifdef DP_UMAC_HW_HARD_RESET
  12047. /**
  12048. * dp_set_umac_regs(): Reinitialize host umac registers
  12049. * @soc: dp soc handle
  12050. *
  12051. * Return: void
  12052. */
  12053. static void dp_set_umac_regs(struct dp_soc *soc)
  12054. {
  12055. int i;
  12056. struct hal_reo_params reo_params;
  12057. qdf_mem_zero(&reo_params, sizeof(reo_params));
  12058. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  12059. if (soc->arch_ops.reo_remap_config(soc, &reo_params.remap0,
  12060. &reo_params.remap1,
  12061. &reo_params.remap2))
  12062. reo_params.rx_hash_enabled = true;
  12063. else
  12064. reo_params.rx_hash_enabled = false;
  12065. }
  12066. hal_reo_setup(soc->hal_soc, &reo_params, 0);
  12067. soc->arch_ops.dp_cc_reg_cfg_init(soc, true);
  12068. for (i = 0; i < PCP_TID_MAP_MAX; i++)
  12069. hal_tx_update_pcp_tid_map(soc->hal_soc, soc->pcp_tid_map[i], i);
  12070. for (i = 0; i < MAX_PDEV_CNT; i++) {
  12071. struct dp_vdev *vdev = NULL;
  12072. struct dp_pdev *pdev = soc->pdev_list[i];
  12073. if (!pdev)
  12074. continue;
  12075. for (i = 0; i < soc->num_hw_dscp_tid_map; i++)
  12076. hal_tx_set_dscp_tid_map(soc->hal_soc,
  12077. pdev->dscp_tid_map[i], i);
  12078. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  12079. soc->arch_ops.dp_bank_reconfig(soc, vdev);
  12080. soc->arch_ops.dp_reconfig_tx_vdev_mcast_ctrl(soc,
  12081. vdev);
  12082. }
  12083. }
  12084. }
  12085. #else
  12086. static void dp_set_umac_regs(struct dp_soc *soc)
  12087. {
  12088. }
  12089. #endif
  12090. /**
  12091. * dp_reinit_rings(): Reinitialize host managed rings
  12092. * @soc: dp soc handle
  12093. *
  12094. * Return: QDF_STATUS
  12095. */
  12096. static void dp_reinit_rings(struct dp_soc *soc)
  12097. {
  12098. unsigned long end;
  12099. dp_soc_srng_deinit(soc);
  12100. dp_hw_link_desc_ring_deinit(soc);
  12101. /* Busy wait for 2 ms to make sure the rings are in idle state
  12102. * before we enable them again
  12103. */
  12104. end = jiffies + msecs_to_jiffies(2);
  12105. while (time_before(jiffies, end))
  12106. ;
  12107. dp_hw_link_desc_ring_init(soc);
  12108. dp_link_desc_ring_replenish(soc, WLAN_INVALID_PDEV_ID);
  12109. dp_soc_srng_init(soc);
  12110. }
  12111. /**
  12112. * dp_umac_reset_handle_pre_reset(): Handle Umac prereset interrupt from FW
  12113. * @soc: dp soc handle
  12114. *
  12115. * Return: QDF_STATUS
  12116. */
  12117. static QDF_STATUS dp_umac_reset_handle_pre_reset(struct dp_soc *soc)
  12118. {
  12119. dp_reset_interrupt_ring_masks(soc);
  12120. dp_pause_tx_hardstart(soc);
  12121. dp_pause_reo_send_cmd(soc);
  12122. dp_check_n_notify_umac_prereset_done(soc);
  12123. soc->umac_reset_ctx.nbuf_list = NULL;
  12124. return QDF_STATUS_SUCCESS;
  12125. }
  12126. /**
  12127. * dp_umac_reset_handle_post_reset(): Handle Umac postreset interrupt from FW
  12128. * @soc: dp soc handle
  12129. *
  12130. * Return: QDF_STATUS
  12131. */
  12132. static QDF_STATUS dp_umac_reset_handle_post_reset(struct dp_soc *soc)
  12133. {
  12134. if (!soc->umac_reset_ctx.skel_enable) {
  12135. qdf_nbuf_t *nbuf_list = &soc->umac_reset_ctx.nbuf_list;
  12136. dp_set_umac_regs(soc);
  12137. dp_reinit_rings(soc);
  12138. dp_rx_desc_reuse(soc, nbuf_list);
  12139. dp_cleanup_reo_cmd_module(soc);
  12140. dp_tx_desc_pool_cleanup(soc, nbuf_list);
  12141. dp_reset_tid_q_setup(soc);
  12142. }
  12143. return dp_umac_reset_notify_action_completion(soc,
  12144. UMAC_RESET_ACTION_DO_POST_RESET_START);
  12145. }
  12146. /**
  12147. * dp_umac_reset_handle_post_reset_complete(): Handle Umac postreset_complete
  12148. * interrupt from FW
  12149. * @soc: dp soc handle
  12150. *
  12151. * Return: QDF_STATUS
  12152. */
  12153. static QDF_STATUS dp_umac_reset_handle_post_reset_complete(struct dp_soc *soc)
  12154. {
  12155. QDF_STATUS status;
  12156. qdf_nbuf_t nbuf_list = soc->umac_reset_ctx.nbuf_list;
  12157. soc->umac_reset_ctx.nbuf_list = NULL;
  12158. dp_resume_reo_send_cmd(soc);
  12159. dp_restore_interrupt_ring_masks(soc);
  12160. dp_resume_tx_hardstart(soc);
  12161. status = dp_umac_reset_notify_action_completion(soc,
  12162. UMAC_RESET_ACTION_DO_POST_RESET_COMPLETE);
  12163. while (nbuf_list) {
  12164. qdf_nbuf_t nbuf = nbuf_list->next;
  12165. qdf_nbuf_free(nbuf_list);
  12166. nbuf_list = nbuf;
  12167. }
  12168. dp_umac_reset_info("Umac reset done on soc %pK\n prereset : %u us\n"
  12169. "postreset : %u us \n postreset complete: %u us \n",
  12170. soc,
  12171. soc->umac_reset_ctx.ts.pre_reset_done -
  12172. soc->umac_reset_ctx.ts.pre_reset_start,
  12173. soc->umac_reset_ctx.ts.post_reset_done -
  12174. soc->umac_reset_ctx.ts.post_reset_start,
  12175. soc->umac_reset_ctx.ts.post_reset_complete_done -
  12176. soc->umac_reset_ctx.ts.post_reset_complete_start);
  12177. return status;
  12178. }
  12179. #endif
  12180. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  12181. static void
  12182. dp_set_pkt_capture_mode(struct cdp_soc_t *soc_handle, bool val)
  12183. {
  12184. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  12185. soc->wlan_cfg_ctx->pkt_capture_mode = val;
  12186. }
  12187. #endif
  12188. #ifdef HW_TX_DELAY_STATS_ENABLE
  12189. /**
  12190. * dp_enable_disable_vdev_tx_delay_stats(): Start/Stop tx delay stats capture
  12191. * @soc: DP soc handle
  12192. * @vdev_id: vdev id
  12193. * @value: value
  12194. *
  12195. * Return: None
  12196. */
  12197. static void
  12198. dp_enable_disable_vdev_tx_delay_stats(struct cdp_soc_t *soc_hdl,
  12199. uint8_t vdev_id,
  12200. uint8_t value)
  12201. {
  12202. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12203. struct dp_vdev *vdev = NULL;
  12204. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  12205. if (!vdev)
  12206. return;
  12207. vdev->hw_tx_delay_stats_enabled = value;
  12208. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12209. }
  12210. /**
  12211. * dp_check_vdev_tx_delay_stats_enabled() - check the feature is enabled or not
  12212. * @soc: DP soc handle
  12213. * @vdev_id: vdev id
  12214. *
  12215. * Returns: 1 if enabled, 0 if disabled
  12216. */
  12217. static uint8_t
  12218. dp_check_vdev_tx_delay_stats_enabled(struct cdp_soc_t *soc_hdl,
  12219. uint8_t vdev_id)
  12220. {
  12221. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12222. struct dp_vdev *vdev;
  12223. uint8_t ret_val = 0;
  12224. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  12225. if (!vdev)
  12226. return ret_val;
  12227. ret_val = vdev->hw_tx_delay_stats_enabled;
  12228. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12229. return ret_val;
  12230. }
  12231. #endif
  12232. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  12233. static void
  12234. dp_recovery_vdev_flush_peers(struct cdp_soc_t *cdp_soc,
  12235. uint8_t vdev_id,
  12236. bool mlo_peers_only)
  12237. {
  12238. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  12239. struct dp_vdev *vdev;
  12240. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  12241. if (!vdev)
  12242. return;
  12243. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false, mlo_peers_only);
  12244. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12245. }
  12246. #endif
  12247. #ifdef QCA_GET_TSF_VIA_REG
  12248. /**
  12249. * dp_get_tsf_time() - get tsf time
  12250. * @soc: Datapath soc handle
  12251. * @mac_id: mac_id
  12252. * @tsf: pointer to update tsf value
  12253. * @tsf_sync_soc_time: pointer to update tsf sync time
  12254. *
  12255. * Return: None.
  12256. */
  12257. static inline void
  12258. dp_get_tsf_time(struct cdp_soc_t *soc_hdl, uint32_t tsf_id, uint32_t mac_id,
  12259. uint64_t *tsf, uint64_t *tsf_sync_soc_time)
  12260. {
  12261. hal_get_tsf_time(((struct dp_soc *)soc_hdl)->hal_soc, tsf_id, mac_id,
  12262. tsf, tsf_sync_soc_time);
  12263. }
  12264. #else
  12265. static inline void
  12266. dp_get_tsf_time(struct cdp_soc_t *soc_hdl, uint32_t tsf_id, uint32_t mac_id,
  12267. uint64_t *tsf, uint64_t *tsf_sync_soc_time)
  12268. {
  12269. }
  12270. #endif
  12271. /**
  12272. * dp_get_tsf2_scratch_reg() - get tsf2 offset from the scratch register
  12273. * @soc: Datapath soc handle
  12274. * @mac_id: mac_id
  12275. * @value: pointer to update tsf2 offset value
  12276. *
  12277. * Return: None.
  12278. */
  12279. static inline void
  12280. dp_get_tsf2_scratch_reg(struct cdp_soc_t *soc_hdl, uint8_t mac_id,
  12281. uint64_t *value)
  12282. {
  12283. hal_get_tsf2_offset(((struct dp_soc *)soc_hdl)->hal_soc, mac_id, value);
  12284. }
  12285. /**
  12286. * dp_get_tqm_scratch_reg() - get tqm offset from the scratch register
  12287. * @soc: Datapath soc handle
  12288. * @value: pointer to update tqm offset value
  12289. *
  12290. * Return: None.
  12291. */
  12292. static inline void
  12293. dp_get_tqm_scratch_reg(struct cdp_soc_t *soc_hdl, uint64_t *value)
  12294. {
  12295. hal_get_tqm_offset(((struct dp_soc *)soc_hdl)->hal_soc, value);
  12296. }
  12297. /**
  12298. * dp_set_tx_pause() - Pause or resume tx path
  12299. * @soc_hdl: Datapath soc handle
  12300. * @flag: set or clear is_tx_pause
  12301. *
  12302. * Return: None.
  12303. */
  12304. static inline
  12305. void dp_set_tx_pause(struct cdp_soc_t *soc_hdl, bool flag)
  12306. {
  12307. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12308. soc->is_tx_pause = flag;
  12309. }
  12310. static struct cdp_cmn_ops dp_ops_cmn = {
  12311. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  12312. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  12313. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  12314. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  12315. .txrx_pdev_post_attach = dp_pdev_post_attach_wifi3,
  12316. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  12317. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  12318. .txrx_peer_create = dp_peer_create_wifi3,
  12319. .txrx_peer_setup = dp_peer_setup_wifi3,
  12320. #ifdef FEATURE_AST
  12321. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  12322. #else
  12323. .txrx_peer_teardown = NULL,
  12324. #endif
  12325. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  12326. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  12327. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  12328. .txrx_peer_get_ast_info_by_pdev =
  12329. dp_peer_get_ast_info_by_pdevid_wifi3,
  12330. .txrx_peer_ast_delete_by_soc =
  12331. dp_peer_ast_entry_del_by_soc,
  12332. .txrx_peer_ast_delete_by_pdev =
  12333. dp_peer_ast_entry_del_by_pdev,
  12334. .txrx_peer_delete = dp_peer_delete_wifi3,
  12335. #ifdef DP_RX_UDP_OVER_PEER_ROAM
  12336. .txrx_update_roaming_peer = dp_update_roaming_peer_wifi3,
  12337. #endif
  12338. .txrx_vdev_register = dp_vdev_register_wifi3,
  12339. .txrx_soc_detach = dp_soc_detach_wifi3,
  12340. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  12341. .txrx_soc_init = dp_soc_init_wifi3,
  12342. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  12343. .txrx_tso_soc_attach = dp_tso_soc_attach,
  12344. .txrx_tso_soc_detach = dp_tso_soc_detach,
  12345. .tx_send = dp_tx_send,
  12346. .tx_send_exc = dp_tx_send_exception,
  12347. #endif
  12348. .set_tx_pause = dp_set_tx_pause,
  12349. .txrx_pdev_init = dp_pdev_init_wifi3,
  12350. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  12351. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  12352. .txrx_ath_getstats = dp_get_device_stats,
  12353. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  12354. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  12355. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  12356. .delba_process = dp_delba_process_wifi3,
  12357. .set_addba_response = dp_set_addba_response,
  12358. .flush_cache_rx_queue = NULL,
  12359. .tid_update_ba_win_size = dp_rx_tid_update_ba_win_size,
  12360. /* TODO: get API's for dscp-tid need to be added*/
  12361. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  12362. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  12363. .txrx_get_total_per = dp_get_total_per,
  12364. .txrx_stats_request = dp_txrx_stats_request,
  12365. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  12366. .display_stats = dp_txrx_dump_stats,
  12367. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  12368. .txrx_intr_detach = dp_soc_interrupt_detach,
  12369. .txrx_ppeds_stop = dp_soc_ppeds_stop,
  12370. .set_pn_check = dp_set_pn_check_wifi3,
  12371. .set_key_sec_type = dp_set_key_sec_type_wifi3,
  12372. .update_config_parameters = dp_update_config_parameters,
  12373. /* TODO: Add other functions */
  12374. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  12375. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  12376. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  12377. .get_vdev_dp_ext_txrx_handle = dp_vdev_get_dp_ext_handle,
  12378. .set_vdev_dp_ext_txrx_handle = dp_vdev_set_dp_ext_handle,
  12379. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  12380. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  12381. .map_pdev_to_lmac = dp_soc_map_pdev_to_lmac,
  12382. .handle_mode_change = dp_soc_handle_pdev_mode_change,
  12383. .set_pdev_status_down = dp_soc_set_pdev_status_down,
  12384. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  12385. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  12386. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  12387. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  12388. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  12389. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  12390. .set_soc_param = dp_soc_set_param,
  12391. .txrx_get_os_rx_handles_from_vdev =
  12392. dp_get_os_rx_handles_from_vdev_wifi3,
  12393. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  12394. .get_dp_capabilities = dp_get_cfg_capabilities,
  12395. .txrx_get_cfg = dp_get_cfg,
  12396. .set_rate_stats_ctx = dp_soc_set_rate_stats_ctx,
  12397. .get_rate_stats_ctx = dp_soc_get_rate_stats_ctx,
  12398. .txrx_peer_flush_rate_stats = dp_peer_flush_rate_stats,
  12399. .txrx_flush_rate_stats_request = dp_flush_rate_stats_req,
  12400. .txrx_peer_get_peerstats_ctx = dp_peer_get_peerstats_ctx,
  12401. .set_pdev_pcp_tid_map = dp_set_pdev_pcp_tid_map_wifi3,
  12402. .set_vdev_pcp_tid_map = dp_set_vdev_pcp_tid_map_wifi3,
  12403. .txrx_cp_peer_del_response = dp_cp_peer_del_resp_handler,
  12404. #ifdef QCA_MULTIPASS_SUPPORT
  12405. .set_vlan_groupkey = dp_set_vlan_groupkey,
  12406. #endif
  12407. .get_peer_mac_list = dp_get_peer_mac_list,
  12408. .get_peer_id = dp_get_peer_id,
  12409. #ifdef QCA_SUPPORT_WDS_EXTENDED
  12410. .set_wds_ext_peer_rx = dp_wds_ext_set_peer_rx,
  12411. #endif /* QCA_SUPPORT_WDS_EXTENDED */
  12412. #if defined(FEATURE_RUNTIME_PM) || defined(DP_POWER_SAVE)
  12413. .txrx_drain = dp_drain_txrx,
  12414. #endif
  12415. #if defined(FEATURE_RUNTIME_PM)
  12416. .set_rtpm_tput_policy = dp_set_rtpm_tput_policy_requirement,
  12417. #endif
  12418. #ifdef WLAN_SYSFS_DP_STATS
  12419. .txrx_sysfs_fill_stats = dp_sysfs_fill_stats,
  12420. .txrx_sysfs_set_stat_type = dp_sysfs_set_stat_type,
  12421. #endif /* WLAN_SYSFS_DP_STATS */
  12422. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  12423. .set_pkt_capture_mode = dp_set_pkt_capture_mode,
  12424. #endif
  12425. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  12426. .txrx_recovery_vdev_flush_peers = dp_recovery_vdev_flush_peers,
  12427. #endif
  12428. .txrx_umac_reset_deinit = dp_soc_umac_reset_deinit,
  12429. .txrx_get_tsf_time = dp_get_tsf_time,
  12430. .txrx_get_tsf2_offset = dp_get_tsf2_scratch_reg,
  12431. .txrx_get_tqm_offset = dp_get_tqm_scratch_reg,
  12432. };
  12433. static struct cdp_ctrl_ops dp_ops_ctrl = {
  12434. .txrx_peer_authorize = dp_peer_authorize,
  12435. .txrx_peer_get_authorize = dp_peer_get_authorize,
  12436. #ifdef VDEV_PEER_PROTOCOL_COUNT
  12437. .txrx_enable_peer_protocol_count = dp_enable_vdev_peer_protocol_count,
  12438. .txrx_set_peer_protocol_drop_mask =
  12439. dp_enable_vdev_peer_protocol_drop_mask,
  12440. .txrx_is_peer_protocol_count_enabled =
  12441. dp_is_vdev_peer_protocol_count_enabled,
  12442. .txrx_get_peer_protocol_drop_mask = dp_get_vdev_peer_protocol_drop_mask,
  12443. #endif
  12444. .txrx_set_vdev_param = dp_set_vdev_param,
  12445. .txrx_set_psoc_param = dp_set_psoc_param,
  12446. .txrx_get_psoc_param = dp_get_psoc_param,
  12447. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  12448. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  12449. .txrx_get_sec_type = dp_get_sec_type,
  12450. .txrx_wdi_event_sub = dp_wdi_event_sub,
  12451. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  12452. .txrx_set_pdev_param = dp_set_pdev_param,
  12453. .txrx_get_pdev_param = dp_get_pdev_param,
  12454. .txrx_set_peer_param = dp_set_peer_param,
  12455. .txrx_get_peer_param = dp_get_peer_param,
  12456. #ifdef VDEV_PEER_PROTOCOL_COUNT
  12457. .txrx_peer_protocol_cnt = dp_peer_stats_update_protocol_cnt,
  12458. #endif
  12459. #ifdef WLAN_SUPPORT_MSCS
  12460. .txrx_record_mscs_params = dp_record_mscs_params,
  12461. #endif
  12462. .set_key = dp_set_michael_key,
  12463. .txrx_get_vdev_param = dp_get_vdev_param,
  12464. .calculate_delay_stats = dp_calculate_delay_stats,
  12465. #ifdef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  12466. .txrx_update_pdev_rx_protocol_tag = dp_update_pdev_rx_protocol_tag,
  12467. #ifdef WLAN_SUPPORT_RX_TAG_STATISTICS
  12468. .txrx_dump_pdev_rx_protocol_tag_stats =
  12469. dp_dump_pdev_rx_protocol_tag_stats,
  12470. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  12471. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  12472. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  12473. .txrx_set_rx_flow_tag = dp_set_rx_flow_tag,
  12474. .txrx_dump_rx_flow_tag_stats = dp_dump_rx_flow_tag_stats,
  12475. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  12476. #ifdef QCA_MULTIPASS_SUPPORT
  12477. .txrx_peer_set_vlan_id = dp_peer_set_vlan_id,
  12478. #endif /*QCA_MULTIPASS_SUPPORT*/
  12479. #if defined(WLAN_FEATURE_TSF_UPLINK_DELAY) || defined(WLAN_CONFIG_TX_DELAY)
  12480. .txrx_set_delta_tsf = dp_set_delta_tsf,
  12481. #endif
  12482. #ifdef WLAN_FEATURE_TSF_UPLINK_DELAY
  12483. .txrx_set_tsf_ul_delay_report = dp_set_tsf_ul_delay_report,
  12484. .txrx_get_uplink_delay = dp_get_uplink_delay,
  12485. #endif
  12486. #ifdef QCA_UNDECODED_METADATA_SUPPORT
  12487. .txrx_set_pdev_phyrx_error_mask = dp_set_pdev_phyrx_error_mask,
  12488. .txrx_get_pdev_phyrx_error_mask = dp_get_pdev_phyrx_error_mask,
  12489. #endif
  12490. .txrx_peer_flush_frags = dp_peer_flush_frags,
  12491. };
  12492. static struct cdp_me_ops dp_ops_me = {
  12493. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  12494. #ifdef ATH_SUPPORT_IQUE
  12495. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  12496. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  12497. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  12498. #endif
  12499. #endif
  12500. };
  12501. static struct cdp_host_stats_ops dp_ops_host_stats = {
  12502. .txrx_per_peer_stats = dp_get_host_peer_stats,
  12503. .get_fw_peer_stats = dp_get_fw_peer_stats,
  12504. .get_htt_stats = dp_get_htt_stats,
  12505. .txrx_stats_publish = dp_txrx_stats_publish,
  12506. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  12507. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  12508. .txrx_get_soc_stats = dp_txrx_get_soc_stats,
  12509. .txrx_get_peer_stats_param = dp_txrx_get_peer_stats_param,
  12510. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  12511. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  12512. #if defined(IPA_OFFLOAD) && defined(QCA_ENHANCED_STATS_SUPPORT)
  12513. .txrx_get_peer_stats = dp_ipa_txrx_get_peer_stats,
  12514. .txrx_get_vdev_stats = dp_ipa_txrx_get_vdev_stats,
  12515. .txrx_get_pdev_stats = dp_ipa_txrx_get_pdev_stats,
  12516. #endif
  12517. .txrx_get_ratekbps = dp_txrx_get_ratekbps,
  12518. .txrx_update_vdev_stats = dp_txrx_update_vdev_host_stats,
  12519. .txrx_get_peer_delay_stats = dp_txrx_get_peer_delay_stats,
  12520. .txrx_get_peer_jitter_stats = dp_txrx_get_peer_jitter_stats,
  12521. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  12522. .txrx_alloc_vdev_stats_id = dp_txrx_alloc_vdev_stats_id,
  12523. .txrx_reset_vdev_stats_id = dp_txrx_reset_vdev_stats_id,
  12524. #endif
  12525. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  12526. .get_peer_tx_capture_stats = dp_peer_get_tx_capture_stats,
  12527. .get_pdev_tx_capture_stats = dp_pdev_get_tx_capture_stats,
  12528. #endif /* WLAN_TX_PKT_CAPTURE_ENH */
  12529. #ifdef HW_TX_DELAY_STATS_ENABLE
  12530. .enable_disable_vdev_tx_delay_stats =
  12531. dp_enable_disable_vdev_tx_delay_stats,
  12532. .is_tx_delay_stats_enabled = dp_check_vdev_tx_delay_stats_enabled,
  12533. #endif
  12534. .txrx_get_pdev_tid_stats = dp_pdev_get_tid_stats,
  12535. #ifdef WLAN_TELEMETRY_STATS_SUPPORT
  12536. .txrx_pdev_telemetry_stats = dp_get_pdev_telemetry_stats,
  12537. .txrx_peer_telemetry_stats = dp_get_peer_telemetry_stats,
  12538. #endif
  12539. .txrx_get_peer_extd_rate_link_stats =
  12540. dp_get_peer_extd_rate_link_stats,
  12541. .get_pdev_obss_stats = dp_get_obss_stats,
  12542. .clear_pdev_obss_pd_stats = dp_clear_pdev_obss_pd_stats,
  12543. /* TODO */
  12544. };
  12545. static struct cdp_raw_ops dp_ops_raw = {
  12546. /* TODO */
  12547. };
  12548. #ifdef PEER_FLOW_CONTROL
  12549. static struct cdp_pflow_ops dp_ops_pflow = {
  12550. dp_tx_flow_ctrl_configure_pdev,
  12551. };
  12552. #endif /* CONFIG_WIN */
  12553. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  12554. static struct cdp_cfr_ops dp_ops_cfr = {
  12555. .txrx_cfr_filter = NULL,
  12556. .txrx_get_cfr_rcc = dp_get_cfr_rcc,
  12557. .txrx_set_cfr_rcc = dp_set_cfr_rcc,
  12558. .txrx_get_cfr_dbg_stats = dp_get_cfr_dbg_stats,
  12559. .txrx_clear_cfr_dbg_stats = dp_clear_cfr_dbg_stats,
  12560. };
  12561. #endif
  12562. #ifdef WLAN_SUPPORT_MSCS
  12563. static struct cdp_mscs_ops dp_ops_mscs = {
  12564. .mscs_peer_lookup_n_get_priority = dp_mscs_peer_lookup_n_get_priority,
  12565. };
  12566. #endif
  12567. #ifdef WLAN_SUPPORT_MESH_LATENCY
  12568. static struct cdp_mesh_latency_ops dp_ops_mesh_latency = {
  12569. .mesh_latency_update_peer_parameter =
  12570. dp_mesh_latency_update_peer_parameter,
  12571. };
  12572. #endif
  12573. #ifdef WLAN_SUPPORT_SCS
  12574. static struct cdp_scs_ops dp_ops_scs = {
  12575. .scs_peer_lookup_n_rule_match = dp_scs_peer_lookup_n_rule_match,
  12576. };
  12577. #endif
  12578. #ifdef CONFIG_SAWF_DEF_QUEUES
  12579. static struct cdp_sawf_ops dp_ops_sawf = {
  12580. .sawf_def_queues_map_req = dp_sawf_def_queues_map_req,
  12581. .sawf_def_queues_unmap_req = dp_sawf_def_queues_unmap_req,
  12582. .sawf_def_queues_get_map_report =
  12583. dp_sawf_def_queues_get_map_report,
  12584. #ifdef CONFIG_SAWF_STATS
  12585. .txrx_get_peer_sawf_delay_stats = dp_sawf_get_peer_delay_stats,
  12586. .txrx_get_peer_sawf_tx_stats = dp_sawf_get_peer_tx_stats,
  12587. .sawf_mpdu_stats_req = dp_sawf_mpdu_stats_req,
  12588. .sawf_mpdu_details_stats_req = dp_sawf_mpdu_details_stats_req,
  12589. .txrx_sawf_set_mov_avg_params = dp_sawf_set_mov_avg_params,
  12590. .txrx_sawf_set_sla_params = dp_sawf_set_sla_params,
  12591. .txrx_sawf_init_telemtery_params = dp_sawf_init_telemetry_params,
  12592. .telemetry_get_throughput_stats = dp_sawf_get_tx_stats,
  12593. .telemetry_get_mpdu_stats = dp_sawf_get_mpdu_sched_stats,
  12594. .telemetry_get_drop_stats = dp_sawf_get_drop_stats,
  12595. .peer_config_ul = dp_sawf_peer_config_ul,
  12596. .swaf_peer_is_sla_configured = dp_swaf_peer_is_sla_configured,
  12597. #endif
  12598. };
  12599. #endif
  12600. #if defined(DP_POWER_SAVE) || defined(FEATURE_RUNTIME_PM)
  12601. /**
  12602. * dp_flush_ring_hptp() - Update ring shadow
  12603. * register HP/TP address when runtime
  12604. * resume
  12605. * @opaque_soc: DP soc context
  12606. *
  12607. * Return: None
  12608. */
  12609. static
  12610. void dp_flush_ring_hptp(struct dp_soc *soc, hal_ring_handle_t hal_srng)
  12611. {
  12612. if (hal_srng && hal_srng_get_clear_event(hal_srng,
  12613. HAL_SRNG_FLUSH_EVENT)) {
  12614. /* Acquire the lock */
  12615. hal_srng_access_start(soc->hal_soc, hal_srng);
  12616. hal_srng_access_end(soc->hal_soc, hal_srng);
  12617. hal_srng_set_flush_last_ts(hal_srng);
  12618. dp_debug("flushed");
  12619. }
  12620. }
  12621. #endif
  12622. #ifdef DP_TX_TRACKING
  12623. #define DP_TX_COMP_MAX_LATENCY_MS 60000
  12624. /**
  12625. * dp_tx_comp_delay_check() - calculate time latency for tx completion per pkt
  12626. * @tx_desc: tx descriptor
  12627. *
  12628. * Calculate time latency for tx completion per pkt and trigger self recovery
  12629. * when the delay is more than threshold value.
  12630. *
  12631. * Return: True if delay is more than threshold
  12632. */
  12633. static bool dp_tx_comp_delay_check(struct dp_tx_desc_s *tx_desc)
  12634. {
  12635. uint64_t time_latency, timestamp_tick = tx_desc->timestamp_tick;
  12636. qdf_ktime_t current_time = qdf_ktime_real_get();
  12637. qdf_ktime_t timestamp = tx_desc->timestamp;
  12638. if (dp_tx_pkt_tracepoints_enabled()) {
  12639. if (!timestamp)
  12640. return false;
  12641. time_latency = qdf_ktime_to_ms(current_time) -
  12642. qdf_ktime_to_ms(timestamp);
  12643. if (time_latency >= DP_TX_COMP_MAX_LATENCY_MS) {
  12644. dp_err_rl("enqueued: %llu ms, current : %llu ms",
  12645. timestamp, current_time);
  12646. return true;
  12647. }
  12648. } else {
  12649. if (!timestamp_tick)
  12650. return false;
  12651. current_time = qdf_system_ticks();
  12652. time_latency = qdf_system_ticks_to_msecs(current_time -
  12653. timestamp_tick);
  12654. if (time_latency >= DP_TX_COMP_MAX_LATENCY_MS) {
  12655. dp_err_rl("enqueued: %u ms, current : %u ms",
  12656. qdf_system_ticks_to_msecs(timestamp_tick),
  12657. qdf_system_ticks_to_msecs(current_time));
  12658. return true;
  12659. }
  12660. }
  12661. return false;
  12662. }
  12663. /**
  12664. * dp_find_missing_tx_comp() - check for leaked descriptor in tx path
  12665. * @soc - DP SOC context
  12666. *
  12667. * Parse through descriptors in all pools and validate magic number and
  12668. * completion time. Trigger self recovery if magic value is corrupted.
  12669. *
  12670. * Return: None.
  12671. */
  12672. static void dp_find_missing_tx_comp(struct dp_soc *soc)
  12673. {
  12674. uint8_t i;
  12675. uint32_t j;
  12676. uint32_t num_desc, page_id, offset;
  12677. uint16_t num_desc_per_page;
  12678. struct dp_tx_desc_s *tx_desc = NULL;
  12679. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  12680. for (i = 0; i < MAX_TXDESC_POOLS; i++) {
  12681. tx_desc_pool = &soc->tx_desc[i];
  12682. if (!(tx_desc_pool->pool_size) ||
  12683. IS_TX_DESC_POOL_STATUS_INACTIVE(tx_desc_pool) ||
  12684. !(tx_desc_pool->desc_pages.cacheable_pages))
  12685. continue;
  12686. num_desc = tx_desc_pool->pool_size;
  12687. num_desc_per_page =
  12688. tx_desc_pool->desc_pages.num_element_per_page;
  12689. for (j = 0; j < num_desc; j++) {
  12690. page_id = j / num_desc_per_page;
  12691. offset = j % num_desc_per_page;
  12692. if (qdf_unlikely(!(tx_desc_pool->
  12693. desc_pages.cacheable_pages)))
  12694. break;
  12695. tx_desc = dp_tx_desc_find(soc, i, page_id, offset);
  12696. if (tx_desc->magic == DP_TX_MAGIC_PATTERN_FREE) {
  12697. continue;
  12698. } else if (tx_desc->magic ==
  12699. DP_TX_MAGIC_PATTERN_INUSE) {
  12700. if (dp_tx_comp_delay_check(tx_desc)) {
  12701. dp_err_rl("Tx completion not rcvd for id: %u",
  12702. tx_desc->id);
  12703. if (tx_desc->vdev_id == DP_INVALID_VDEV_ID) {
  12704. tx_desc->flags |= DP_TX_DESC_FLAG_FLUSH;
  12705. dp_err_rl("Freed tx_desc %u",
  12706. tx_desc->id);
  12707. dp_tx_comp_free_buf(soc,
  12708. tx_desc,
  12709. false);
  12710. dp_tx_desc_release(tx_desc, i);
  12711. DP_STATS_INC(soc,
  12712. tx.tx_comp_force_freed, 1);
  12713. }
  12714. }
  12715. } else {
  12716. dp_err_rl("tx desc %u corrupted, flags: 0x%x",
  12717. tx_desc->id, tx_desc->flags);
  12718. }
  12719. }
  12720. }
  12721. }
  12722. #else
  12723. static inline void dp_find_missing_tx_comp(struct dp_soc *soc)
  12724. {
  12725. }
  12726. #endif
  12727. #ifdef FEATURE_RUNTIME_PM
  12728. /**
  12729. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  12730. * @soc_hdl: Datapath soc handle
  12731. * @pdev_id: id of data path pdev handle
  12732. *
  12733. * DP is ready to runtime suspend if there are no pending TX packets.
  12734. *
  12735. * Return: QDF_STATUS
  12736. */
  12737. static QDF_STATUS dp_runtime_suspend(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  12738. {
  12739. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12740. struct dp_pdev *pdev;
  12741. uint8_t i;
  12742. int32_t tx_pending;
  12743. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12744. if (!pdev) {
  12745. dp_err("pdev is NULL");
  12746. return QDF_STATUS_E_INVAL;
  12747. }
  12748. /* Abort if there are any pending TX packets */
  12749. tx_pending = dp_get_tx_pending(dp_pdev_to_cdp_pdev(pdev));
  12750. if (tx_pending) {
  12751. dp_info_rl("%pK: Abort suspend due to pending TX packets %d",
  12752. soc, tx_pending);
  12753. dp_find_missing_tx_comp(soc);
  12754. /* perform a force flush if tx is pending */
  12755. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  12756. hal_srng_set_event(soc->tcl_data_ring[i].hal_srng,
  12757. HAL_SRNG_FLUSH_EVENT);
  12758. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  12759. }
  12760. qdf_atomic_set(&soc->tx_pending_rtpm, 0);
  12761. return QDF_STATUS_E_AGAIN;
  12762. }
  12763. if (dp_runtime_get_refcount(soc)) {
  12764. dp_init_info("refcount: %d", dp_runtime_get_refcount(soc));
  12765. return QDF_STATUS_E_AGAIN;
  12766. }
  12767. if (soc->intr_mode == DP_INTR_POLL)
  12768. qdf_timer_stop(&soc->int_timer);
  12769. dp_rx_fst_update_pm_suspend_status(soc, true);
  12770. return QDF_STATUS_SUCCESS;
  12771. }
  12772. #define DP_FLUSH_WAIT_CNT 10
  12773. #define DP_RUNTIME_SUSPEND_WAIT_MS 10
  12774. /**
  12775. * dp_runtime_resume() - ensure DP is ready to runtime resume
  12776. * @soc_hdl: Datapath soc handle
  12777. * @pdev_id: id of data path pdev handle
  12778. *
  12779. * Resume DP for runtime PM.
  12780. *
  12781. * Return: QDF_STATUS
  12782. */
  12783. static QDF_STATUS dp_runtime_resume(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  12784. {
  12785. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12786. int i, suspend_wait = 0;
  12787. if (soc->intr_mode == DP_INTR_POLL)
  12788. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  12789. /*
  12790. * Wait until dp runtime refcount becomes zero or time out, then flush
  12791. * pending tx for runtime suspend.
  12792. */
  12793. while (dp_runtime_get_refcount(soc) &&
  12794. suspend_wait < DP_FLUSH_WAIT_CNT) {
  12795. qdf_sleep(DP_RUNTIME_SUSPEND_WAIT_MS);
  12796. suspend_wait++;
  12797. }
  12798. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  12799. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  12800. }
  12801. qdf_atomic_set(&soc->tx_pending_rtpm, 0);
  12802. dp_flush_ring_hptp(soc, soc->reo_cmd_ring.hal_srng);
  12803. dp_rx_fst_update_pm_suspend_status(soc, false);
  12804. return QDF_STATUS_SUCCESS;
  12805. }
  12806. #endif /* FEATURE_RUNTIME_PM */
  12807. /**
  12808. * dp_tx_get_success_ack_stats() - get tx success completion count
  12809. * @soc_hdl: Datapath soc handle
  12810. * @vdevid: vdev identifier
  12811. *
  12812. * Return: tx success ack count
  12813. */
  12814. static uint32_t dp_tx_get_success_ack_stats(struct cdp_soc_t *soc_hdl,
  12815. uint8_t vdev_id)
  12816. {
  12817. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12818. struct cdp_vdev_stats *vdev_stats = NULL;
  12819. uint32_t tx_success;
  12820. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  12821. DP_MOD_ID_CDP);
  12822. if (!vdev) {
  12823. dp_cdp_err("%pK: Invalid vdev id %d", soc, vdev_id);
  12824. return 0;
  12825. }
  12826. vdev_stats = qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  12827. if (!vdev_stats) {
  12828. dp_cdp_err("%pK: DP alloc failure - unable to get alloc vdev stats", soc);
  12829. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12830. return 0;
  12831. }
  12832. dp_aggregate_vdev_stats(vdev, vdev_stats);
  12833. tx_success = vdev_stats->tx.tx_success.num;
  12834. qdf_mem_free(vdev_stats);
  12835. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12836. return tx_success;
  12837. }
  12838. #ifdef WLAN_SUPPORT_DATA_STALL
  12839. /**
  12840. * dp_register_data_stall_detect_cb() - register data stall callback
  12841. * @soc_hdl: Datapath soc handle
  12842. * @pdev_id: id of data path pdev handle
  12843. * @data_stall_detect_callback: data stall callback function
  12844. *
  12845. * Return: QDF_STATUS Enumeration
  12846. */
  12847. static
  12848. QDF_STATUS dp_register_data_stall_detect_cb(
  12849. struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12850. data_stall_detect_cb data_stall_detect_callback)
  12851. {
  12852. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12853. struct dp_pdev *pdev;
  12854. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12855. if (!pdev) {
  12856. dp_err("pdev NULL!");
  12857. return QDF_STATUS_E_INVAL;
  12858. }
  12859. pdev->data_stall_detect_callback = data_stall_detect_callback;
  12860. return QDF_STATUS_SUCCESS;
  12861. }
  12862. /**
  12863. * dp_deregister_data_stall_detect_cb() - de-register data stall callback
  12864. * @soc_hdl: Datapath soc handle
  12865. * @pdev_id: id of data path pdev handle
  12866. * @data_stall_detect_callback: data stall callback function
  12867. *
  12868. * Return: QDF_STATUS Enumeration
  12869. */
  12870. static
  12871. QDF_STATUS dp_deregister_data_stall_detect_cb(
  12872. struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12873. data_stall_detect_cb data_stall_detect_callback)
  12874. {
  12875. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12876. struct dp_pdev *pdev;
  12877. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12878. if (!pdev) {
  12879. dp_err("pdev NULL!");
  12880. return QDF_STATUS_E_INVAL;
  12881. }
  12882. pdev->data_stall_detect_callback = NULL;
  12883. return QDF_STATUS_SUCCESS;
  12884. }
  12885. /**
  12886. * dp_txrx_post_data_stall_event() - post data stall event
  12887. * @soc_hdl: Datapath soc handle
  12888. * @indicator: Module triggering data stall
  12889. * @data_stall_type: data stall event type
  12890. * @pdev_id: pdev id
  12891. * @vdev_id_bitmap: vdev id bitmap
  12892. * @recovery_type: data stall recovery type
  12893. *
  12894. * Return: None
  12895. */
  12896. static void
  12897. dp_txrx_post_data_stall_event(struct cdp_soc_t *soc_hdl,
  12898. enum data_stall_log_event_indicator indicator,
  12899. enum data_stall_log_event_type data_stall_type,
  12900. uint32_t pdev_id, uint32_t vdev_id_bitmap,
  12901. enum data_stall_log_recovery_type recovery_type)
  12902. {
  12903. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12904. struct data_stall_event_info data_stall_info;
  12905. struct dp_pdev *pdev;
  12906. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12907. if (!pdev) {
  12908. dp_err("pdev NULL!");
  12909. return;
  12910. }
  12911. if (!pdev->data_stall_detect_callback) {
  12912. dp_err("data stall cb not registered!");
  12913. return;
  12914. }
  12915. dp_info("data_stall_type: %x pdev_id: %d",
  12916. data_stall_type, pdev_id);
  12917. data_stall_info.indicator = indicator;
  12918. data_stall_info.data_stall_type = data_stall_type;
  12919. data_stall_info.vdev_id_bitmap = vdev_id_bitmap;
  12920. data_stall_info.pdev_id = pdev_id;
  12921. data_stall_info.recovery_type = recovery_type;
  12922. pdev->data_stall_detect_callback(&data_stall_info);
  12923. }
  12924. #endif /* WLAN_SUPPORT_DATA_STALL */
  12925. #ifdef WLAN_FEATURE_STATS_EXT
  12926. /* rx hw stats event wait timeout in ms */
  12927. #define DP_REO_STATUS_STATS_TIMEOUT 850
  12928. /**
  12929. * dp_txrx_ext_stats_request - request dp txrx extended stats request
  12930. * @soc_hdl: soc handle
  12931. * @pdev_id: pdev id
  12932. * @req: stats request
  12933. *
  12934. * Return: QDF_STATUS
  12935. */
  12936. static QDF_STATUS
  12937. dp_txrx_ext_stats_request(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12938. struct cdp_txrx_ext_stats *req)
  12939. {
  12940. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12941. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12942. int i = 0;
  12943. int tcl_ring_full = 0;
  12944. if (!pdev) {
  12945. dp_err("pdev is null");
  12946. return QDF_STATUS_E_INVAL;
  12947. }
  12948. dp_aggregate_pdev_stats(pdev);
  12949. for(i = 0 ; i < MAX_TCL_DATA_RINGS; i++)
  12950. tcl_ring_full += soc->stats.tx.tcl_ring_full[i];
  12951. req->tx_msdu_enqueue = pdev->stats.tx_i.processed.num;
  12952. req->tx_msdu_overflow = tcl_ring_full;
  12953. /* Error rate at LMAC */
  12954. req->rx_mpdu_received = soc->ext_stats.rx_mpdu_received +
  12955. pdev->stats.err.fw_reported_rxdma_error;
  12956. /* only count error source from RXDMA */
  12957. req->rx_mpdu_error = pdev->stats.err.fw_reported_rxdma_error;
  12958. /* Error rate at above the MAC */
  12959. req->rx_mpdu_delivered = soc->ext_stats.rx_mpdu_received;
  12960. req->rx_mpdu_missed = pdev->stats.err.reo_error;
  12961. dp_info("ext stats: tx_msdu_enq = %u, tx_msdu_overflow = %u, "
  12962. "rx_mpdu_receive = %u, rx_mpdu_delivered = %u, "
  12963. "rx_mpdu_missed = %u, rx_mpdu_error = %u",
  12964. req->tx_msdu_enqueue,
  12965. req->tx_msdu_overflow,
  12966. req->rx_mpdu_received,
  12967. req->rx_mpdu_delivered,
  12968. req->rx_mpdu_missed,
  12969. req->rx_mpdu_error);
  12970. return QDF_STATUS_SUCCESS;
  12971. }
  12972. /**
  12973. * dp_rx_hw_stats_cb - request rx hw stats response callback
  12974. * @soc: soc handle
  12975. * @cb_ctxt: callback context
  12976. * @reo_status: reo command response status
  12977. *
  12978. * Return: None
  12979. */
  12980. static void dp_rx_hw_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  12981. union hal_reo_status *reo_status)
  12982. {
  12983. struct dp_req_rx_hw_stats_t *rx_hw_stats = cb_ctxt;
  12984. struct hal_reo_queue_status *queue_status = &reo_status->queue_status;
  12985. bool is_query_timeout;
  12986. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  12987. is_query_timeout = rx_hw_stats->is_query_timeout;
  12988. /* free the cb_ctxt if all pending tid stats query is received */
  12989. if (qdf_atomic_dec_and_test(&rx_hw_stats->pending_tid_stats_cnt)) {
  12990. if (!is_query_timeout) {
  12991. qdf_event_set(&soc->rx_hw_stats_event);
  12992. soc->is_last_stats_ctx_init = false;
  12993. }
  12994. qdf_mem_free(rx_hw_stats);
  12995. }
  12996. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  12997. dp_info("REO stats failure %d",
  12998. queue_status->header.status);
  12999. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  13000. return;
  13001. }
  13002. if (!is_query_timeout) {
  13003. soc->ext_stats.rx_mpdu_received +=
  13004. queue_status->mpdu_frms_cnt;
  13005. soc->ext_stats.rx_mpdu_missed +=
  13006. queue_status->hole_cnt;
  13007. }
  13008. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  13009. }
  13010. /**
  13011. * dp_request_rx_hw_stats - request rx hardware stats
  13012. * @soc_hdl: soc handle
  13013. * @vdev_id: vdev id
  13014. *
  13015. * Return: None
  13016. */
  13017. static QDF_STATUS
  13018. dp_request_rx_hw_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id)
  13019. {
  13020. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  13021. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  13022. DP_MOD_ID_CDP);
  13023. struct dp_peer *peer = NULL;
  13024. QDF_STATUS status;
  13025. struct dp_req_rx_hw_stats_t *rx_hw_stats;
  13026. int rx_stats_sent_cnt = 0;
  13027. uint32_t last_rx_mpdu_received;
  13028. uint32_t last_rx_mpdu_missed;
  13029. if (!vdev) {
  13030. dp_err("vdev is null for vdev_id: %u", vdev_id);
  13031. status = QDF_STATUS_E_INVAL;
  13032. goto out;
  13033. }
  13034. peer = dp_vdev_bss_peer_ref_n_get(soc, vdev, DP_MOD_ID_CDP);
  13035. if (!peer) {
  13036. dp_err("Peer is NULL");
  13037. status = QDF_STATUS_E_INVAL;
  13038. goto out;
  13039. }
  13040. rx_hw_stats = qdf_mem_malloc(sizeof(*rx_hw_stats));
  13041. if (!rx_hw_stats) {
  13042. dp_err("malloc failed for hw stats structure");
  13043. status = QDF_STATUS_E_INVAL;
  13044. goto out;
  13045. }
  13046. qdf_event_reset(&soc->rx_hw_stats_event);
  13047. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  13048. /* save the last soc cumulative stats and reset it to 0 */
  13049. last_rx_mpdu_received = soc->ext_stats.rx_mpdu_received;
  13050. last_rx_mpdu_missed = soc->ext_stats.rx_mpdu_missed;
  13051. soc->ext_stats.rx_mpdu_received = 0;
  13052. soc->ext_stats.rx_mpdu_missed = 0;
  13053. dp_debug("HW stats query start");
  13054. rx_stats_sent_cnt =
  13055. dp_peer_rxtid_stats(peer, dp_rx_hw_stats_cb, rx_hw_stats);
  13056. if (!rx_stats_sent_cnt) {
  13057. dp_err("no tid stats sent successfully");
  13058. qdf_mem_free(rx_hw_stats);
  13059. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  13060. status = QDF_STATUS_E_INVAL;
  13061. goto out;
  13062. }
  13063. qdf_atomic_set(&rx_hw_stats->pending_tid_stats_cnt,
  13064. rx_stats_sent_cnt);
  13065. rx_hw_stats->is_query_timeout = false;
  13066. soc->is_last_stats_ctx_init = true;
  13067. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  13068. status = qdf_wait_single_event(&soc->rx_hw_stats_event,
  13069. DP_REO_STATUS_STATS_TIMEOUT);
  13070. dp_debug("HW stats query end with %d", rx_stats_sent_cnt);
  13071. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  13072. if (status != QDF_STATUS_SUCCESS) {
  13073. dp_info("partial rx hw stats event collected with %d",
  13074. qdf_atomic_read(
  13075. &rx_hw_stats->pending_tid_stats_cnt));
  13076. if (soc->is_last_stats_ctx_init)
  13077. rx_hw_stats->is_query_timeout = true;
  13078. /**
  13079. * If query timeout happened, use the last saved stats
  13080. * for this time query.
  13081. */
  13082. soc->ext_stats.rx_mpdu_received = last_rx_mpdu_received;
  13083. soc->ext_stats.rx_mpdu_missed = last_rx_mpdu_missed;
  13084. DP_STATS_INC(soc, rx.rx_hw_stats_timeout, 1);
  13085. }
  13086. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  13087. out:
  13088. if (peer)
  13089. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  13090. if (vdev)
  13091. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  13092. DP_STATS_INC(soc, rx.rx_hw_stats_requested, 1);
  13093. return status;
  13094. }
  13095. /**
  13096. * dp_reset_rx_hw_ext_stats - Reset rx hardware ext stats
  13097. * @soc_hdl: soc handle
  13098. *
  13099. * Return: None
  13100. */
  13101. static
  13102. void dp_reset_rx_hw_ext_stats(struct cdp_soc_t *soc_hdl)
  13103. {
  13104. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  13105. soc->ext_stats.rx_mpdu_received = 0;
  13106. soc->ext_stats.rx_mpdu_missed = 0;
  13107. }
  13108. #endif /* WLAN_FEATURE_STATS_EXT */
  13109. static
  13110. uint32_t dp_get_tx_rings_grp_bitmap(struct cdp_soc_t *soc_hdl)
  13111. {
  13112. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  13113. return soc->wlan_cfg_ctx->tx_rings_grp_bitmap;
  13114. }
  13115. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  13116. /**
  13117. * dp_mark_first_wakeup_packet() - set flag to indicate that
  13118. * fw is compatible for marking first packet after wow wakeup
  13119. * @soc_hdl: Datapath soc handle
  13120. * @pdev_id: id of data path pdev handle
  13121. * @value: 1 for enabled/ 0 for disabled
  13122. *
  13123. * Return: None
  13124. */
  13125. static void dp_mark_first_wakeup_packet(struct cdp_soc_t *soc_hdl,
  13126. uint8_t pdev_id, uint8_t value)
  13127. {
  13128. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13129. struct dp_pdev *pdev;
  13130. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13131. if (!pdev) {
  13132. dp_err("pdev is NULL");
  13133. return;
  13134. }
  13135. pdev->is_first_wakeup_packet = value;
  13136. }
  13137. #endif
  13138. #ifdef WLAN_FEATURE_PEER_TXQ_FLUSH_CONF
  13139. /**
  13140. * dp_set_peer_txq_flush_config() - Set the peer txq flush configuration
  13141. * @soc_hdl: Opaque handle to the DP soc object
  13142. * @vdev_id: VDEV identifier
  13143. * @mac: MAC address of the peer
  13144. * @ac: access category mask
  13145. * @tid: TID mask
  13146. * @policy: Flush policy
  13147. *
  13148. * Return: 0 on success, errno on failure
  13149. */
  13150. static int dp_set_peer_txq_flush_config(struct cdp_soc_t *soc_hdl,
  13151. uint8_t vdev_id, uint8_t *mac,
  13152. uint8_t ac, uint32_t tid,
  13153. enum cdp_peer_txq_flush_policy policy)
  13154. {
  13155. struct dp_soc *soc;
  13156. if (!soc_hdl) {
  13157. dp_err("soc is null");
  13158. return -EINVAL;
  13159. }
  13160. soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13161. return target_if_peer_txq_flush_config(soc->ctrl_psoc, vdev_id,
  13162. mac, ac, tid, policy);
  13163. }
  13164. #endif
  13165. #ifdef CONNECTIVITY_PKTLOG
  13166. /**
  13167. * dp_register_packetdump_callback() - registers
  13168. * tx data packet, tx mgmt. packet and rx data packet
  13169. * dump callback handler.
  13170. *
  13171. * @soc_hdl: Datapath soc handle
  13172. * @pdev_id: id of data path pdev handle
  13173. * @dp_tx_packetdump_cb: tx packetdump cb
  13174. * @dp_rx_packetdump_cb: rx packetdump cb
  13175. *
  13176. * This function is used to register tx data pkt, tx mgmt.
  13177. * pkt and rx data pkt dump callback
  13178. *
  13179. * Return: None
  13180. *
  13181. */
  13182. static inline
  13183. void dp_register_packetdump_callback(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  13184. ol_txrx_pktdump_cb dp_tx_packetdump_cb,
  13185. ol_txrx_pktdump_cb dp_rx_packetdump_cb)
  13186. {
  13187. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13188. struct dp_pdev *pdev;
  13189. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13190. if (!pdev) {
  13191. dp_err("pdev is NULL!");
  13192. return;
  13193. }
  13194. pdev->dp_tx_packetdump_cb = dp_tx_packetdump_cb;
  13195. pdev->dp_rx_packetdump_cb = dp_rx_packetdump_cb;
  13196. }
  13197. /**
  13198. * dp_deregister_packetdump_callback() - deregidters
  13199. * tx data packet, tx mgmt. packet and rx data packet
  13200. * dump callback handler
  13201. * @soc_hdl: Datapath soc handle
  13202. * @pdev_id: id of data path pdev handle
  13203. *
  13204. * This function is used to deregidter tx data pkt.,
  13205. * tx mgmt. pkt and rx data pkt. dump callback
  13206. *
  13207. * Return: None
  13208. *
  13209. */
  13210. static inline
  13211. void dp_deregister_packetdump_callback(struct cdp_soc_t *soc_hdl,
  13212. uint8_t pdev_id)
  13213. {
  13214. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13215. struct dp_pdev *pdev;
  13216. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13217. if (!pdev) {
  13218. dp_err("pdev is NULL!");
  13219. return;
  13220. }
  13221. pdev->dp_tx_packetdump_cb = NULL;
  13222. pdev->dp_rx_packetdump_cb = NULL;
  13223. }
  13224. #endif
  13225. #ifdef FEATURE_RX_LINKSPEED_ROAM_TRIGGER
  13226. /**
  13227. * dp_set_bus_vote_lvl_high() - Take a vote on bus bandwidth from dp
  13228. * @soc_hdl: Datapath soc handle
  13229. * @high: whether the bus bw is high or not
  13230. *
  13231. * Return: void
  13232. */
  13233. static void
  13234. dp_set_bus_vote_lvl_high(ol_txrx_soc_handle soc_hdl, bool high)
  13235. {
  13236. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13237. soc->high_throughput = high;
  13238. }
  13239. /**
  13240. * dp_get_bus_vote_lvl_high() - get bus bandwidth vote to dp
  13241. * @soc_hdl: Datapath soc handle
  13242. *
  13243. * Return: bool
  13244. */
  13245. static bool
  13246. dp_get_bus_vote_lvl_high(ol_txrx_soc_handle soc_hdl)
  13247. {
  13248. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13249. return soc->high_throughput;
  13250. }
  13251. #endif
  13252. #ifdef DP_PEER_EXTENDED_API
  13253. static struct cdp_misc_ops dp_ops_misc = {
  13254. #ifdef FEATURE_WLAN_TDLS
  13255. .tx_non_std = dp_tx_non_std,
  13256. #endif /* FEATURE_WLAN_TDLS */
  13257. .get_opmode = dp_get_opmode,
  13258. #ifdef FEATURE_RUNTIME_PM
  13259. .runtime_suspend = dp_runtime_suspend,
  13260. .runtime_resume = dp_runtime_resume,
  13261. #endif /* FEATURE_RUNTIME_PM */
  13262. .get_num_rx_contexts = dp_get_num_rx_contexts,
  13263. .get_tx_ack_stats = dp_tx_get_success_ack_stats,
  13264. #ifdef WLAN_SUPPORT_DATA_STALL
  13265. .txrx_data_stall_cb_register = dp_register_data_stall_detect_cb,
  13266. .txrx_data_stall_cb_deregister = dp_deregister_data_stall_detect_cb,
  13267. .txrx_post_data_stall_event = dp_txrx_post_data_stall_event,
  13268. #endif
  13269. #ifdef WLAN_FEATURE_STATS_EXT
  13270. .txrx_ext_stats_request = dp_txrx_ext_stats_request,
  13271. .request_rx_hw_stats = dp_request_rx_hw_stats,
  13272. .reset_rx_hw_ext_stats = dp_reset_rx_hw_ext_stats,
  13273. #endif /* WLAN_FEATURE_STATS_EXT */
  13274. .vdev_inform_ll_conn = dp_vdev_inform_ll_conn,
  13275. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  13276. .set_swlm_enable = dp_soc_set_swlm_enable,
  13277. .is_swlm_enabled = dp_soc_is_swlm_enabled,
  13278. #endif
  13279. .display_txrx_hw_info = dp_display_srng_info,
  13280. .get_tx_rings_grp_bitmap = dp_get_tx_rings_grp_bitmap,
  13281. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  13282. .mark_first_wakeup_packet = dp_mark_first_wakeup_packet,
  13283. #endif
  13284. #ifdef WLAN_FEATURE_PEER_TXQ_FLUSH_CONF
  13285. .set_peer_txq_flush_config = dp_set_peer_txq_flush_config,
  13286. #endif
  13287. #ifdef CONNECTIVITY_PKTLOG
  13288. .register_pktdump_cb = dp_register_packetdump_callback,
  13289. .unregister_pktdump_cb = dp_deregister_packetdump_callback,
  13290. #endif
  13291. #ifdef FEATURE_RX_LINKSPEED_ROAM_TRIGGER
  13292. .set_bus_vote_lvl_high = dp_set_bus_vote_lvl_high,
  13293. .get_bus_vote_lvl_high = dp_get_bus_vote_lvl_high,
  13294. #endif
  13295. };
  13296. #endif
  13297. #ifdef DP_FLOW_CTL
  13298. static struct cdp_flowctl_ops dp_ops_flowctl = {
  13299. /* WIFI 3.0 DP implement as required. */
  13300. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  13301. .flow_pool_map_handler = dp_tx_flow_pool_map,
  13302. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  13303. .register_pause_cb = dp_txrx_register_pause_cb,
  13304. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  13305. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  13306. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  13307. };
  13308. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  13309. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13310. };
  13311. #endif
  13312. #ifdef IPA_OFFLOAD
  13313. static struct cdp_ipa_ops dp_ops_ipa = {
  13314. .ipa_get_resource = dp_ipa_get_resource,
  13315. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  13316. .ipa_iounmap_doorbell_vaddr = dp_ipa_iounmap_doorbell_vaddr,
  13317. .ipa_op_response = dp_ipa_op_response,
  13318. .ipa_register_op_cb = dp_ipa_register_op_cb,
  13319. .ipa_deregister_op_cb = dp_ipa_deregister_op_cb,
  13320. .ipa_get_stat = dp_ipa_get_stat,
  13321. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  13322. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  13323. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  13324. .ipa_setup = dp_ipa_setup,
  13325. .ipa_cleanup = dp_ipa_cleanup,
  13326. .ipa_setup_iface = dp_ipa_setup_iface,
  13327. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  13328. .ipa_enable_pipes = dp_ipa_enable_pipes,
  13329. .ipa_disable_pipes = dp_ipa_disable_pipes,
  13330. .ipa_set_perf_level = dp_ipa_set_perf_level,
  13331. .ipa_rx_intrabss_fwd = dp_ipa_rx_intrabss_fwd,
  13332. .ipa_tx_buf_smmu_mapping = dp_ipa_tx_buf_smmu_mapping,
  13333. .ipa_tx_buf_smmu_unmapping = dp_ipa_tx_buf_smmu_unmapping,
  13334. #ifdef QCA_ENHANCED_STATS_SUPPORT
  13335. .ipa_update_peer_rx_stats = dp_ipa_update_peer_rx_stats,
  13336. #endif
  13337. #ifdef IPA_WDS_EASYMESH_FEATURE
  13338. .ipa_ast_create = dp_ipa_ast_create,
  13339. #endif
  13340. };
  13341. #endif
  13342. #ifdef DP_POWER_SAVE
  13343. static QDF_STATUS dp_bus_suspend(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13344. {
  13345. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13346. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13347. int timeout = SUSPEND_DRAIN_WAIT;
  13348. int drain_wait_delay = 50; /* 50 ms */
  13349. int32_t tx_pending;
  13350. if (qdf_unlikely(!pdev)) {
  13351. dp_err("pdev is NULL");
  13352. return QDF_STATUS_E_INVAL;
  13353. }
  13354. /* Abort if there are any pending TX packets */
  13355. while ((tx_pending = dp_get_tx_pending((struct cdp_pdev *)pdev))) {
  13356. qdf_sleep(drain_wait_delay);
  13357. if (timeout <= 0) {
  13358. dp_info("TX frames are pending %d, abort suspend",
  13359. tx_pending);
  13360. dp_find_missing_tx_comp(soc);
  13361. return QDF_STATUS_E_TIMEOUT;
  13362. }
  13363. timeout = timeout - drain_wait_delay;
  13364. }
  13365. if (soc->intr_mode == DP_INTR_POLL)
  13366. qdf_timer_stop(&soc->int_timer);
  13367. /* Stop monitor reap timer and reap any pending frames in ring */
  13368. dp_monitor_reap_timer_suspend(soc);
  13369. dp_suspend_fse_cache_flush(soc);
  13370. dp_rx_fst_update_pm_suspend_status(soc, true);
  13371. return QDF_STATUS_SUCCESS;
  13372. }
  13373. static QDF_STATUS dp_bus_resume(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13374. {
  13375. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13376. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13377. uint8_t i;
  13378. if (qdf_unlikely(!pdev)) {
  13379. dp_err("pdev is NULL");
  13380. return QDF_STATUS_E_INVAL;
  13381. }
  13382. if (soc->intr_mode == DP_INTR_POLL)
  13383. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  13384. /* Start monitor reap timer */
  13385. dp_monitor_reap_timer_start(soc, CDP_MON_REAP_SOURCE_ANY);
  13386. dp_resume_fse_cache_flush(soc);
  13387. for (i = 0; i < soc->num_tcl_data_rings; i++)
  13388. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  13389. dp_flush_ring_hptp(soc, soc->reo_cmd_ring.hal_srng);
  13390. dp_rx_fst_update_pm_suspend_status(soc, false);
  13391. dp_rx_fst_requeue_wq(soc);
  13392. return QDF_STATUS_SUCCESS;
  13393. }
  13394. /**
  13395. * dp_process_wow_ack_rsp() - process wow ack response
  13396. * @soc_hdl: datapath soc handle
  13397. * @pdev_id: data path pdev handle id
  13398. *
  13399. * Return: none
  13400. */
  13401. static void dp_process_wow_ack_rsp(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13402. {
  13403. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13404. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13405. if (qdf_unlikely(!pdev)) {
  13406. dp_err("pdev is NULL");
  13407. return;
  13408. }
  13409. /*
  13410. * As part of wow enable FW disables the mon status ring and in wow ack
  13411. * response from FW reap mon status ring to make sure no packets pending
  13412. * in the ring.
  13413. */
  13414. dp_monitor_reap_timer_suspend(soc);
  13415. }
  13416. /**
  13417. * dp_process_target_suspend_req() - process target suspend request
  13418. * @soc_hdl: datapath soc handle
  13419. * @pdev_id: data path pdev handle id
  13420. *
  13421. * Return: none
  13422. */
  13423. static void dp_process_target_suspend_req(struct cdp_soc_t *soc_hdl,
  13424. uint8_t pdev_id)
  13425. {
  13426. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13427. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13428. if (qdf_unlikely(!pdev)) {
  13429. dp_err("pdev is NULL");
  13430. return;
  13431. }
  13432. /* Stop monitor reap timer and reap any pending frames in ring */
  13433. dp_monitor_reap_timer_suspend(soc);
  13434. }
  13435. static struct cdp_bus_ops dp_ops_bus = {
  13436. .bus_suspend = dp_bus_suspend,
  13437. .bus_resume = dp_bus_resume,
  13438. .process_wow_ack_rsp = dp_process_wow_ack_rsp,
  13439. .process_target_suspend_req = dp_process_target_suspend_req
  13440. };
  13441. #endif
  13442. #ifdef DP_FLOW_CTL
  13443. static struct cdp_throttle_ops dp_ops_throttle = {
  13444. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13445. };
  13446. static struct cdp_cfg_ops dp_ops_cfg = {
  13447. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13448. };
  13449. #endif
  13450. #ifdef DP_PEER_EXTENDED_API
  13451. static struct cdp_ocb_ops dp_ops_ocb = {
  13452. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13453. };
  13454. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  13455. .clear_stats = dp_txrx_clear_dump_stats,
  13456. };
  13457. static struct cdp_peer_ops dp_ops_peer = {
  13458. .register_peer = dp_register_peer,
  13459. .clear_peer = dp_clear_peer,
  13460. .find_peer_exist = dp_find_peer_exist,
  13461. .find_peer_exist_on_vdev = dp_find_peer_exist_on_vdev,
  13462. .find_peer_exist_on_other_vdev = dp_find_peer_exist_on_other_vdev,
  13463. .peer_state_update = dp_peer_state_update,
  13464. .get_vdevid = dp_get_vdevid,
  13465. .get_vdev_by_peer_addr = dp_get_vdev_by_peer_addr,
  13466. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  13467. .get_peer_state = dp_get_peer_state,
  13468. .peer_flush_frags = dp_peer_flush_frags,
  13469. .set_peer_as_tdls_peer = dp_set_peer_as_tdls_peer,
  13470. };
  13471. #endif
  13472. static void dp_soc_txrx_ops_attach(struct dp_soc *soc)
  13473. {
  13474. soc->cdp_soc.ops->cmn_drv_ops = &dp_ops_cmn;
  13475. soc->cdp_soc.ops->ctrl_ops = &dp_ops_ctrl;
  13476. soc->cdp_soc.ops->me_ops = &dp_ops_me;
  13477. soc->cdp_soc.ops->host_stats_ops = &dp_ops_host_stats;
  13478. soc->cdp_soc.ops->wds_ops = &dp_ops_wds;
  13479. soc->cdp_soc.ops->raw_ops = &dp_ops_raw;
  13480. #ifdef PEER_FLOW_CONTROL
  13481. soc->cdp_soc.ops->pflow_ops = &dp_ops_pflow;
  13482. #endif /* PEER_FLOW_CONTROL */
  13483. #ifdef DP_PEER_EXTENDED_API
  13484. soc->cdp_soc.ops->misc_ops = &dp_ops_misc;
  13485. soc->cdp_soc.ops->ocb_ops = &dp_ops_ocb;
  13486. soc->cdp_soc.ops->peer_ops = &dp_ops_peer;
  13487. soc->cdp_soc.ops->mob_stats_ops = &dp_ops_mob_stats;
  13488. #endif
  13489. #ifdef DP_FLOW_CTL
  13490. soc->cdp_soc.ops->cfg_ops = &dp_ops_cfg;
  13491. soc->cdp_soc.ops->flowctl_ops = &dp_ops_flowctl;
  13492. soc->cdp_soc.ops->l_flowctl_ops = &dp_ops_l_flowctl;
  13493. soc->cdp_soc.ops->throttle_ops = &dp_ops_throttle;
  13494. #endif
  13495. #ifdef IPA_OFFLOAD
  13496. soc->cdp_soc.ops->ipa_ops = &dp_ops_ipa;
  13497. #endif
  13498. #ifdef DP_POWER_SAVE
  13499. soc->cdp_soc.ops->bus_ops = &dp_ops_bus;
  13500. #endif
  13501. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  13502. soc->cdp_soc.ops->cfr_ops = &dp_ops_cfr;
  13503. #endif
  13504. #ifdef WLAN_SUPPORT_MSCS
  13505. soc->cdp_soc.ops->mscs_ops = &dp_ops_mscs;
  13506. #endif
  13507. #ifdef WLAN_SUPPORT_MESH_LATENCY
  13508. soc->cdp_soc.ops->mesh_latency_ops = &dp_ops_mesh_latency;
  13509. #endif
  13510. #ifdef CONFIG_SAWF_DEF_QUEUES
  13511. soc->cdp_soc.ops->sawf_ops = &dp_ops_sawf;
  13512. #endif
  13513. #ifdef WLAN_SUPPORT_SCS
  13514. soc->cdp_soc.ops->scs_ops = &dp_ops_scs;
  13515. #endif
  13516. };
  13517. /*
  13518. * dp_soc_set_txrx_ring_map()
  13519. * @dp_soc: DP handler for soc
  13520. *
  13521. * Return: Void
  13522. */
  13523. void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  13524. {
  13525. uint32_t i;
  13526. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  13527. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  13528. }
  13529. }
  13530. qdf_export_symbol(dp_soc_set_txrx_ring_map);
  13531. #if defined(QCA_WIFI_QCA8074) || defined(QCA_WIFI_QCA6018) || \
  13532. defined(QCA_WIFI_QCA5018) || defined(QCA_WIFI_QCA9574) || \
  13533. defined(QCA_WIFI_QCA5332)
  13534. /**
  13535. * dp_soc_attach_wifi3() - Attach txrx SOC
  13536. * @ctrl_psoc: Opaque SOC handle from control plane
  13537. * @params: SOC attach params
  13538. *
  13539. * Return: DP SOC handle on success, NULL on failure
  13540. */
  13541. struct cdp_soc_t *
  13542. dp_soc_attach_wifi3(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  13543. struct cdp_soc_attach_params *params)
  13544. {
  13545. struct dp_soc *dp_soc = NULL;
  13546. dp_soc = dp_soc_attach(ctrl_psoc, params);
  13547. return dp_soc_to_cdp_soc_t(dp_soc);
  13548. }
  13549. static inline void dp_soc_set_def_pdev(struct dp_soc *soc)
  13550. {
  13551. int lmac_id;
  13552. for (lmac_id = 0; lmac_id < MAX_NUM_LMAC_HW; lmac_id++) {
  13553. /*Set default host PDEV ID for lmac_id*/
  13554. wlan_cfg_set_pdev_idx(soc->wlan_cfg_ctx,
  13555. INVALID_PDEV_ID, lmac_id);
  13556. }
  13557. }
  13558. static uint32_t
  13559. dp_get_link_desc_id_start(uint16_t arch_id)
  13560. {
  13561. switch (arch_id) {
  13562. case CDP_ARCH_TYPE_LI:
  13563. return LINK_DESC_ID_START_21_BITS_COOKIE;
  13564. case CDP_ARCH_TYPE_BE:
  13565. return LINK_DESC_ID_START_20_BITS_COOKIE;
  13566. default:
  13567. dp_err("unknown arch_id 0x%x", arch_id);
  13568. QDF_BUG(0);
  13569. return LINK_DESC_ID_START_21_BITS_COOKIE;
  13570. }
  13571. }
  13572. /**
  13573. * dp_soc_attach() - Attach txrx SOC
  13574. * @ctrl_psoc: Opaque SOC handle from control plane
  13575. * @params: SOC attach params
  13576. *
  13577. * Return: DP SOC handle on success, NULL on failure
  13578. */
  13579. static struct dp_soc *
  13580. dp_soc_attach(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  13581. struct cdp_soc_attach_params *params)
  13582. {
  13583. struct dp_soc *soc = NULL;
  13584. uint16_t arch_id;
  13585. struct hif_opaque_softc *hif_handle = params->hif_handle;
  13586. qdf_device_t qdf_osdev = params->qdf_osdev;
  13587. struct ol_if_ops *ol_ops = params->ol_ops;
  13588. uint16_t device_id = params->device_id;
  13589. if (!hif_handle) {
  13590. dp_err("HIF handle is NULL");
  13591. goto fail0;
  13592. }
  13593. arch_id = cdp_get_arch_type_from_devid(device_id);
  13594. soc = qdf_mem_malloc(dp_get_soc_context_size(device_id));
  13595. if (!soc) {
  13596. dp_err("DP SOC memory allocation failed");
  13597. goto fail0;
  13598. }
  13599. dp_info("soc memory allocated %pK", soc);
  13600. soc->hif_handle = hif_handle;
  13601. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  13602. if (!soc->hal_soc)
  13603. goto fail1;
  13604. hif_get_cmem_info(soc->hif_handle,
  13605. &soc->cmem_base,
  13606. &soc->cmem_total_size);
  13607. soc->cmem_avail_size = soc->cmem_total_size;
  13608. soc->device_id = device_id;
  13609. soc->cdp_soc.ops =
  13610. (struct cdp_ops *)qdf_mem_malloc(sizeof(struct cdp_ops));
  13611. if (!soc->cdp_soc.ops)
  13612. goto fail1;
  13613. dp_soc_txrx_ops_attach(soc);
  13614. soc->cdp_soc.ol_ops = ol_ops;
  13615. soc->ctrl_psoc = ctrl_psoc;
  13616. soc->osdev = qdf_osdev;
  13617. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  13618. hal_rx_get_tlv_size(soc->hal_soc, &soc->rx_pkt_tlv_size,
  13619. &soc->rx_mon_pkt_tlv_size);
  13620. soc->idle_link_bm_id = hal_get_idle_link_bm_id(soc->hal_soc,
  13621. params->mlo_chip_id);
  13622. soc->features.dmac_cmn_src_rxbuf_ring_enabled =
  13623. hal_dmac_cmn_src_rxbuf_ring_get(soc->hal_soc);
  13624. soc->arch_id = arch_id;
  13625. soc->link_desc_id_start =
  13626. dp_get_link_desc_id_start(soc->arch_id);
  13627. dp_configure_arch_ops(soc);
  13628. /* Reset wbm sg list and flags */
  13629. dp_rx_wbm_sg_list_reset(soc);
  13630. dp_soc_cfg_history_attach(soc);
  13631. dp_soc_tx_hw_desc_history_attach(soc);
  13632. dp_soc_rx_history_attach(soc);
  13633. dp_soc_mon_status_ring_history_attach(soc);
  13634. dp_soc_tx_history_attach(soc);
  13635. wlan_set_srng_cfg(&soc->wlan_srng_cfg);
  13636. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  13637. if (!soc->wlan_cfg_ctx) {
  13638. dp_err("wlan_cfg_ctx failed\n");
  13639. goto fail2;
  13640. }
  13641. dp_soc_cfg_attach(soc);
  13642. if (dp_hw_link_desc_pool_banks_alloc(soc, WLAN_INVALID_PDEV_ID)) {
  13643. dp_err("failed to allocate link desc pool banks");
  13644. goto fail3;
  13645. }
  13646. if (dp_hw_link_desc_ring_alloc(soc)) {
  13647. dp_err("failed to allocate link_desc_ring");
  13648. goto fail4;
  13649. }
  13650. if (!QDF_IS_STATUS_SUCCESS(soc->arch_ops.txrx_soc_attach(soc,
  13651. params))) {
  13652. dp_err("unable to do target specific attach");
  13653. goto fail5;
  13654. }
  13655. if (dp_soc_srng_alloc(soc)) {
  13656. dp_err("failed to allocate soc srng rings");
  13657. goto fail6;
  13658. }
  13659. if (dp_soc_tx_desc_sw_pools_alloc(soc)) {
  13660. dp_err("dp_soc_tx_desc_sw_pools_alloc failed");
  13661. goto fail7;
  13662. }
  13663. if (!dp_monitor_modularized_enable()) {
  13664. if (dp_mon_soc_attach_wrapper(soc)) {
  13665. dp_err("failed to attach monitor");
  13666. goto fail8;
  13667. }
  13668. }
  13669. if (dp_sysfs_initialize_stats(soc) != QDF_STATUS_SUCCESS) {
  13670. dp_err("failed to initialize dp stats sysfs file");
  13671. dp_sysfs_deinitialize_stats(soc);
  13672. }
  13673. dp_soc_swlm_attach(soc);
  13674. dp_soc_set_interrupt_mode(soc);
  13675. dp_soc_set_def_pdev(soc);
  13676. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  13677. qdf_dma_mem_stats_read(),
  13678. qdf_heap_mem_stats_read(),
  13679. qdf_skb_total_mem_stats_read());
  13680. return soc;
  13681. fail8:
  13682. dp_soc_tx_desc_sw_pools_free(soc);
  13683. fail7:
  13684. dp_soc_srng_free(soc);
  13685. fail6:
  13686. soc->arch_ops.txrx_soc_detach(soc);
  13687. fail5:
  13688. dp_hw_link_desc_ring_free(soc);
  13689. fail4:
  13690. dp_hw_link_desc_pool_banks_free(soc, WLAN_INVALID_PDEV_ID);
  13691. fail3:
  13692. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  13693. fail2:
  13694. qdf_mem_free(soc->cdp_soc.ops);
  13695. fail1:
  13696. qdf_mem_free(soc);
  13697. fail0:
  13698. return NULL;
  13699. }
  13700. /**
  13701. * dp_soc_init() - Initialize txrx SOC
  13702. * @dp_soc: Opaque DP SOC handle
  13703. * @htc_handle: Opaque HTC handle
  13704. * @hif_handle: Opaque HIF handle
  13705. *
  13706. * Return: DP SOC handle on success, NULL on failure
  13707. */
  13708. void *dp_soc_init(struct dp_soc *soc, HTC_HANDLE htc_handle,
  13709. struct hif_opaque_softc *hif_handle)
  13710. {
  13711. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  13712. bool is_monitor_mode = false;
  13713. uint8_t i;
  13714. int num_dp_msi;
  13715. wlan_minidump_log(soc, sizeof(*soc), soc->ctrl_psoc,
  13716. WLAN_MD_DP_SOC, "dp_soc");
  13717. soc->hif_handle = hif_handle;
  13718. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  13719. if (!soc->hal_soc)
  13720. goto fail0;
  13721. if (!QDF_IS_STATUS_SUCCESS(soc->arch_ops.txrx_soc_init(soc))) {
  13722. dp_err("unable to do target specific init");
  13723. goto fail0;
  13724. }
  13725. htt_soc = htt_soc_attach(soc, htc_handle);
  13726. if (!htt_soc)
  13727. goto fail1;
  13728. soc->htt_handle = htt_soc;
  13729. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  13730. goto fail2;
  13731. htt_set_htc_handle(htt_soc, htc_handle);
  13732. dp_soc_cfg_init(soc);
  13733. dp_monitor_soc_cfg_init(soc);
  13734. /* Reset/Initialize wbm sg list and flags */
  13735. dp_rx_wbm_sg_list_reset(soc);
  13736. /* Note: Any SRNG ring initialization should happen only after
  13737. * Interrupt mode is set and followed by filling up the
  13738. * interrupt mask. IT SHOULD ALWAYS BE IN THIS ORDER.
  13739. */
  13740. dp_soc_set_interrupt_mode(soc);
  13741. if (soc->cdp_soc.ol_ops->get_con_mode &&
  13742. soc->cdp_soc.ol_ops->get_con_mode() ==
  13743. QDF_GLOBAL_MONITOR_MODE) {
  13744. is_monitor_mode = true;
  13745. soc->curr_rx_pkt_tlv_size = soc->rx_mon_pkt_tlv_size;
  13746. } else {
  13747. soc->curr_rx_pkt_tlv_size = soc->rx_pkt_tlv_size;
  13748. }
  13749. num_dp_msi = dp_get_num_msi_available(soc, soc->intr_mode);
  13750. if (num_dp_msi < 0) {
  13751. dp_init_err("%pK: dp_interrupt assignment failed", soc);
  13752. goto fail3;
  13753. }
  13754. wlan_cfg_fill_interrupt_mask(soc->wlan_cfg_ctx, num_dp_msi,
  13755. soc->intr_mode, is_monitor_mode);
  13756. /* initialize WBM_IDLE_LINK ring */
  13757. if (dp_hw_link_desc_ring_init(soc)) {
  13758. dp_init_err("%pK: dp_hw_link_desc_ring_init failed", soc);
  13759. goto fail3;
  13760. }
  13761. dp_link_desc_ring_replenish(soc, WLAN_INVALID_PDEV_ID);
  13762. if (dp_soc_srng_init(soc)) {
  13763. dp_init_err("%pK: dp_soc_srng_init failed", soc);
  13764. goto fail4;
  13765. }
  13766. if (htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc,
  13767. htt_get_htc_handle(htt_soc),
  13768. soc->hal_soc, soc->osdev) == NULL)
  13769. goto fail5;
  13770. /* Initialize descriptors in TCL Rings */
  13771. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  13772. hal_tx_init_data_ring(soc->hal_soc,
  13773. soc->tcl_data_ring[i].hal_srng);
  13774. }
  13775. if (dp_soc_tx_desc_sw_pools_init(soc)) {
  13776. dp_init_err("%pK: dp_tx_soc_attach failed", soc);
  13777. goto fail6;
  13778. }
  13779. if (soc->arch_ops.txrx_soc_ppeds_start) {
  13780. if (soc->arch_ops.txrx_soc_ppeds_start(soc)) {
  13781. dp_init_err("%pK: ppeds start failed", soc);
  13782. goto fail7;
  13783. }
  13784. }
  13785. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  13786. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  13787. soc->cce_disable = false;
  13788. soc->max_ast_ageout_count = MAX_AST_AGEOUT_COUNT;
  13789. soc->sta_mode_search_policy = DP_TX_ADDR_SEARCH_ADDR_POLICY;
  13790. qdf_mem_zero(&soc->vdev_id_map, sizeof(soc->vdev_id_map));
  13791. qdf_spinlock_create(&soc->vdev_map_lock);
  13792. qdf_atomic_init(&soc->num_tx_outstanding);
  13793. qdf_atomic_init(&soc->num_tx_exception);
  13794. soc->num_tx_allowed =
  13795. wlan_cfg_get_dp_soc_tx_device_limit(soc->wlan_cfg_ctx);
  13796. soc->num_tx_spl_allowed =
  13797. wlan_cfg_get_dp_soc_tx_spl_device_limit(soc->wlan_cfg_ctx);
  13798. soc->num_reg_tx_allowed = soc->num_tx_allowed - soc->num_tx_spl_allowed;
  13799. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  13800. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  13801. CDP_CFG_MAX_PEER_ID);
  13802. if (ret != -EINVAL)
  13803. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  13804. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  13805. CDP_CFG_CCE_DISABLE);
  13806. if (ret == 1)
  13807. soc->cce_disable = true;
  13808. }
  13809. /*
  13810. * Skip registering hw ring interrupts for WMAC2 on IPQ6018
  13811. * and IPQ5018 WMAC2 is not there in these platforms.
  13812. */
  13813. if (hal_get_target_type(soc->hal_soc) == TARGET_TYPE_QCA6018 ||
  13814. soc->disable_mac2_intr)
  13815. dp_soc_disable_unused_mac_intr_mask(soc, 0x2);
  13816. /*
  13817. * Skip registering hw ring interrupts for WMAC1 on IPQ5018
  13818. * WMAC1 is not there in this platform.
  13819. */
  13820. if (soc->disable_mac1_intr)
  13821. dp_soc_disable_unused_mac_intr_mask(soc, 0x1);
  13822. /* setup the global rx defrag waitlist */
  13823. TAILQ_INIT(&soc->rx.defrag.waitlist);
  13824. soc->rx.defrag.timeout_ms =
  13825. wlan_cfg_get_rx_defrag_min_timeout(soc->wlan_cfg_ctx);
  13826. soc->rx.defrag.next_flush_ms = 0;
  13827. soc->rx.flags.defrag_timeout_check =
  13828. wlan_cfg_get_defrag_timeout_check(soc->wlan_cfg_ctx);
  13829. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  13830. dp_monitor_soc_init(soc);
  13831. qdf_atomic_set(&soc->cmn_init_done, 1);
  13832. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  13833. qdf_spinlock_create(&soc->ast_lock);
  13834. dp_peer_mec_spinlock_create(soc);
  13835. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  13836. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  13837. INIT_RX_HW_STATS_LOCK(soc);
  13838. qdf_nbuf_queue_init(&soc->invalid_buf_queue);
  13839. /* fill the tx/rx cpu ring map*/
  13840. dp_soc_set_txrx_ring_map(soc);
  13841. TAILQ_INIT(&soc->inactive_peer_list);
  13842. qdf_spinlock_create(&soc->inactive_peer_list_lock);
  13843. TAILQ_INIT(&soc->inactive_vdev_list);
  13844. qdf_spinlock_create(&soc->inactive_vdev_list_lock);
  13845. qdf_spinlock_create(&soc->htt_stats.lock);
  13846. /* initialize work queue for stats processing */
  13847. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  13848. dp_reo_desc_deferred_freelist_create(soc);
  13849. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  13850. qdf_dma_mem_stats_read(),
  13851. qdf_heap_mem_stats_read(),
  13852. qdf_skb_total_mem_stats_read());
  13853. soc->vdev_stats_id_map = 0;
  13854. return soc;
  13855. fail7:
  13856. dp_soc_tx_desc_sw_pools_deinit(soc);
  13857. fail6:
  13858. htt_soc_htc_dealloc(soc->htt_handle);
  13859. fail5:
  13860. dp_soc_srng_deinit(soc);
  13861. fail4:
  13862. dp_hw_link_desc_ring_deinit(soc);
  13863. fail3:
  13864. htt_htc_pkt_pool_free(htt_soc);
  13865. fail2:
  13866. htt_soc_detach(htt_soc);
  13867. fail1:
  13868. soc->arch_ops.txrx_soc_deinit(soc);
  13869. fail0:
  13870. return NULL;
  13871. }
  13872. /**
  13873. * dp_soc_init_wifi3() - Initialize txrx SOC
  13874. * @soc: Opaque DP SOC handle
  13875. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  13876. * @hif_handle: Opaque HIF handle
  13877. * @htc_handle: Opaque HTC handle
  13878. * @qdf_osdev: QDF device (Unused)
  13879. * @ol_ops: Offload Operations (Unused)
  13880. * @device_id: Device ID (Unused)
  13881. *
  13882. * Return: DP SOC handle on success, NULL on failure
  13883. */
  13884. void *dp_soc_init_wifi3(struct cdp_soc_t *soc,
  13885. struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  13886. struct hif_opaque_softc *hif_handle,
  13887. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  13888. struct ol_if_ops *ol_ops, uint16_t device_id)
  13889. {
  13890. return dp_soc_init((struct dp_soc *)soc, htc_handle, hif_handle);
  13891. }
  13892. #endif
  13893. /*
  13894. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  13895. *
  13896. * @soc: handle to DP soc
  13897. * @mac_id: MAC id
  13898. *
  13899. * Return: Return pdev corresponding to MAC
  13900. */
  13901. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  13902. {
  13903. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  13904. return (mac_id < MAX_PDEV_CNT) ? soc->pdev_list[mac_id] : NULL;
  13905. /* Typically for MCL as there only 1 PDEV*/
  13906. return soc->pdev_list[0];
  13907. }
  13908. void dp_update_num_mac_rings_for_dbs(struct dp_soc *soc,
  13909. int *max_mac_rings)
  13910. {
  13911. bool dbs_enable = false;
  13912. if (soc->cdp_soc.ol_ops->is_hw_dbs_capable)
  13913. dbs_enable = soc->cdp_soc.ol_ops->
  13914. is_hw_dbs_capable((void *)soc->ctrl_psoc);
  13915. *max_mac_rings = dbs_enable ? (*max_mac_rings) : 1;
  13916. dp_info("dbs_enable %d, max_mac_rings %d",
  13917. dbs_enable, *max_mac_rings);
  13918. }
  13919. qdf_export_symbol(dp_update_num_mac_rings_for_dbs);
  13920. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  13921. /**
  13922. * dp_get_cfr_rcc() - get cfr rcc config
  13923. * @soc_hdl: Datapath soc handle
  13924. * @pdev_id: id of objmgr pdev
  13925. *
  13926. * Return: true/false based on cfr mode setting
  13927. */
  13928. static
  13929. bool dp_get_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13930. {
  13931. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13932. struct dp_pdev *pdev = NULL;
  13933. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13934. if (!pdev) {
  13935. dp_err("pdev is NULL");
  13936. return false;
  13937. }
  13938. return pdev->cfr_rcc_mode;
  13939. }
  13940. /**
  13941. * dp_set_cfr_rcc() - enable/disable cfr rcc config
  13942. * @soc_hdl: Datapath soc handle
  13943. * @pdev_id: id of objmgr pdev
  13944. * @enable: Enable/Disable cfr rcc mode
  13945. *
  13946. * Return: none
  13947. */
  13948. static
  13949. void dp_set_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id, bool enable)
  13950. {
  13951. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13952. struct dp_pdev *pdev = NULL;
  13953. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13954. if (!pdev) {
  13955. dp_err("pdev is NULL");
  13956. return;
  13957. }
  13958. pdev->cfr_rcc_mode = enable;
  13959. }
  13960. /*
  13961. * dp_get_cfr_dbg_stats - Get the debug statistics for CFR
  13962. * @soc_hdl: Datapath soc handle
  13963. * @pdev_id: id of data path pdev handle
  13964. * @cfr_rcc_stats: CFR RCC debug statistics buffer
  13965. *
  13966. * Return: none
  13967. */
  13968. static inline void
  13969. dp_get_cfr_dbg_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  13970. struct cdp_cfr_rcc_stats *cfr_rcc_stats)
  13971. {
  13972. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13973. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13974. if (!pdev) {
  13975. dp_err("Invalid pdev");
  13976. return;
  13977. }
  13978. qdf_mem_copy(cfr_rcc_stats, &pdev->stats.rcc,
  13979. sizeof(struct cdp_cfr_rcc_stats));
  13980. }
  13981. /*
  13982. * dp_clear_cfr_dbg_stats - Clear debug statistics for CFR
  13983. * @soc_hdl: Datapath soc handle
  13984. * @pdev_id: id of data path pdev handle
  13985. *
  13986. * Return: none
  13987. */
  13988. static void dp_clear_cfr_dbg_stats(struct cdp_soc_t *soc_hdl,
  13989. uint8_t pdev_id)
  13990. {
  13991. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13992. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13993. if (!pdev) {
  13994. dp_err("dp pdev is NULL");
  13995. return;
  13996. }
  13997. qdf_mem_zero(&pdev->stats.rcc, sizeof(pdev->stats.rcc));
  13998. }
  13999. #endif
  14000. /**
  14001. * dp_bucket_index() - Return index from array
  14002. *
  14003. * @delay: delay measured
  14004. * @array: array used to index corresponding delay
  14005. * @delay_in_us: flag to indicate whether the delay in ms or us
  14006. *
  14007. * Return: index
  14008. */
  14009. static uint8_t
  14010. dp_bucket_index(uint32_t delay, uint16_t *array, bool delay_in_us)
  14011. {
  14012. uint8_t i = CDP_DELAY_BUCKET_0;
  14013. uint32_t thr_low, thr_high;
  14014. for (; i < CDP_DELAY_BUCKET_MAX - 1; i++) {
  14015. thr_low = array[i];
  14016. thr_high = array[i + 1];
  14017. if (delay_in_us) {
  14018. thr_low = thr_low * USEC_PER_MSEC;
  14019. thr_high = thr_high * USEC_PER_MSEC;
  14020. }
  14021. if (delay >= thr_low && delay <= thr_high)
  14022. return i;
  14023. }
  14024. return (CDP_DELAY_BUCKET_MAX - 1);
  14025. }
  14026. #ifdef HW_TX_DELAY_STATS_ENABLE
  14027. /*
  14028. * cdp_fw_to_hw_delay_range
  14029. * Fw to hw delay ranges in milliseconds
  14030. */
  14031. static uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  14032. 0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 250, 500};
  14033. #else
  14034. static uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  14035. 0, 2, 4, 6, 8, 10, 20, 30, 40, 50, 100, 250, 500};
  14036. #endif
  14037. /*
  14038. * cdp_sw_enq_delay_range
  14039. * Software enqueue delay ranges in milliseconds
  14040. */
  14041. static uint16_t cdp_sw_enq_delay[CDP_DELAY_BUCKET_MAX] = {
  14042. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12};
  14043. /*
  14044. * cdp_intfrm_delay_range
  14045. * Interframe delay ranges in milliseconds
  14046. */
  14047. static uint16_t cdp_intfrm_delay[CDP_DELAY_BUCKET_MAX] = {
  14048. 0, 5, 10, 15, 20, 25, 30, 35, 40, 45, 50, 55, 60};
  14049. /**
  14050. * dp_fill_delay_buckets() - Fill delay statistics bucket for each
  14051. * type of delay
  14052. * @tstats: tid tx stats
  14053. * @rstats: tid rx stats
  14054. * @delay: delay in ms
  14055. * @tid: tid value
  14056. * @mode: type of tx delay mode
  14057. * @ring_id: ring number
  14058. * @delay_in_us: flag to indicate whether the delay in ms or us
  14059. *
  14060. * Return: pointer to cdp_delay_stats structure
  14061. */
  14062. static struct cdp_delay_stats *
  14063. dp_fill_delay_buckets(struct cdp_tid_tx_stats *tstats,
  14064. struct cdp_tid_rx_stats *rstats, uint32_t delay,
  14065. uint8_t tid, uint8_t mode, uint8_t ring_id,
  14066. bool delay_in_us)
  14067. {
  14068. uint8_t delay_index = 0;
  14069. struct cdp_delay_stats *stats = NULL;
  14070. /*
  14071. * Update delay stats in proper bucket
  14072. */
  14073. switch (mode) {
  14074. /* Software Enqueue delay ranges */
  14075. case CDP_DELAY_STATS_SW_ENQ:
  14076. if (!tstats)
  14077. break;
  14078. delay_index = dp_bucket_index(delay, cdp_sw_enq_delay,
  14079. delay_in_us);
  14080. tstats->swq_delay.delay_bucket[delay_index]++;
  14081. stats = &tstats->swq_delay;
  14082. break;
  14083. /* Tx Completion delay ranges */
  14084. case CDP_DELAY_STATS_FW_HW_TRANSMIT:
  14085. if (!tstats)
  14086. break;
  14087. delay_index = dp_bucket_index(delay, cdp_fw_to_hw_delay,
  14088. delay_in_us);
  14089. tstats->hwtx_delay.delay_bucket[delay_index]++;
  14090. stats = &tstats->hwtx_delay;
  14091. break;
  14092. /* Interframe tx delay ranges */
  14093. case CDP_DELAY_STATS_TX_INTERFRAME:
  14094. if (!tstats)
  14095. break;
  14096. delay_index = dp_bucket_index(delay, cdp_intfrm_delay,
  14097. delay_in_us);
  14098. tstats->intfrm_delay.delay_bucket[delay_index]++;
  14099. stats = &tstats->intfrm_delay;
  14100. break;
  14101. /* Interframe rx delay ranges */
  14102. case CDP_DELAY_STATS_RX_INTERFRAME:
  14103. if (!rstats)
  14104. break;
  14105. delay_index = dp_bucket_index(delay, cdp_intfrm_delay,
  14106. delay_in_us);
  14107. rstats->intfrm_delay.delay_bucket[delay_index]++;
  14108. stats = &rstats->intfrm_delay;
  14109. break;
  14110. /* Ring reap to indication to network stack */
  14111. case CDP_DELAY_STATS_REAP_STACK:
  14112. if (!rstats)
  14113. break;
  14114. delay_index = dp_bucket_index(delay, cdp_intfrm_delay,
  14115. delay_in_us);
  14116. rstats->to_stack_delay.delay_bucket[delay_index]++;
  14117. stats = &rstats->to_stack_delay;
  14118. break;
  14119. default:
  14120. dp_debug("Incorrect delay mode: %d", mode);
  14121. }
  14122. return stats;
  14123. }
  14124. void dp_update_delay_stats(struct cdp_tid_tx_stats *tstats,
  14125. struct cdp_tid_rx_stats *rstats, uint32_t delay,
  14126. uint8_t tid, uint8_t mode, uint8_t ring_id,
  14127. bool delay_in_us)
  14128. {
  14129. struct cdp_delay_stats *dstats = NULL;
  14130. /*
  14131. * Delay ranges are different for different delay modes
  14132. * Get the correct index to update delay bucket
  14133. */
  14134. dstats = dp_fill_delay_buckets(tstats, rstats, delay, tid, mode,
  14135. ring_id, delay_in_us);
  14136. if (qdf_unlikely(!dstats))
  14137. return;
  14138. if (delay != 0) {
  14139. /*
  14140. * Compute minimum,average and maximum
  14141. * delay
  14142. */
  14143. if (delay < dstats->min_delay)
  14144. dstats->min_delay = delay;
  14145. if (delay > dstats->max_delay)
  14146. dstats->max_delay = delay;
  14147. /*
  14148. * Average over delay measured till now
  14149. */
  14150. if (!dstats->avg_delay)
  14151. dstats->avg_delay = delay;
  14152. else
  14153. dstats->avg_delay = ((delay + dstats->avg_delay) >> 1);
  14154. }
  14155. }
  14156. /**
  14157. * dp_get_peer_mac_list(): function to get peer mac list of vdev
  14158. * @soc: Datapath soc handle
  14159. * @vdev_id: vdev id
  14160. * @newmac: Table of the clients mac
  14161. * @mac_cnt: No. of MACs required
  14162. * @limit: Limit the number of clients
  14163. *
  14164. * return: no of clients
  14165. */
  14166. uint16_t dp_get_peer_mac_list(ol_txrx_soc_handle soc, uint8_t vdev_id,
  14167. u_int8_t newmac[][QDF_MAC_ADDR_SIZE],
  14168. u_int16_t mac_cnt, bool limit)
  14169. {
  14170. struct dp_soc *dp_soc = (struct dp_soc *)soc;
  14171. struct dp_vdev *vdev =
  14172. dp_vdev_get_ref_by_id(dp_soc, vdev_id, DP_MOD_ID_CDP);
  14173. struct dp_peer *peer;
  14174. uint16_t new_mac_cnt = 0;
  14175. if (!vdev)
  14176. return new_mac_cnt;
  14177. if (limit && (vdev->num_peers > mac_cnt))
  14178. return 0;
  14179. qdf_spin_lock_bh(&vdev->peer_list_lock);
  14180. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  14181. if (peer->bss_peer)
  14182. continue;
  14183. if (new_mac_cnt < mac_cnt) {
  14184. WLAN_ADDR_COPY(newmac[new_mac_cnt], peer->mac_addr.raw);
  14185. new_mac_cnt++;
  14186. }
  14187. }
  14188. qdf_spin_unlock_bh(&vdev->peer_list_lock);
  14189. dp_vdev_unref_delete(dp_soc, vdev, DP_MOD_ID_CDP);
  14190. return new_mac_cnt;
  14191. }
  14192. uint16_t dp_get_peer_id(ol_txrx_soc_handle soc, uint8_t vdev_id, uint8_t *mac)
  14193. {
  14194. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  14195. mac, 0, vdev_id,
  14196. DP_MOD_ID_CDP);
  14197. uint16_t peer_id = HTT_INVALID_PEER;
  14198. if (!peer) {
  14199. dp_cdp_debug("%pK: Peer is NULL!\n", (struct dp_soc *)soc);
  14200. return peer_id;
  14201. }
  14202. peer_id = peer->peer_id;
  14203. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  14204. return peer_id;
  14205. }
  14206. #ifdef QCA_SUPPORT_WDS_EXTENDED
  14207. QDF_STATUS dp_wds_ext_set_peer_rx(ol_txrx_soc_handle soc,
  14208. uint8_t vdev_id,
  14209. uint8_t *mac,
  14210. ol_txrx_rx_fp rx,
  14211. ol_osif_peer_handle osif_peer)
  14212. {
  14213. struct dp_txrx_peer *txrx_peer = NULL;
  14214. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  14215. mac, 0, vdev_id,
  14216. DP_MOD_ID_CDP);
  14217. QDF_STATUS status = QDF_STATUS_E_INVAL;
  14218. if (!peer) {
  14219. dp_cdp_debug("%pK: Peer is NULL!\n", (struct dp_soc *)soc);
  14220. return status;
  14221. }
  14222. txrx_peer = dp_get_txrx_peer(peer);
  14223. if (!txrx_peer) {
  14224. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  14225. return status;
  14226. }
  14227. if (rx) {
  14228. if (txrx_peer->osif_rx) {
  14229. status = QDF_STATUS_E_ALREADY;
  14230. } else {
  14231. txrx_peer->osif_rx = rx;
  14232. status = QDF_STATUS_SUCCESS;
  14233. }
  14234. } else {
  14235. if (txrx_peer->osif_rx) {
  14236. txrx_peer->osif_rx = NULL;
  14237. status = QDF_STATUS_SUCCESS;
  14238. } else {
  14239. status = QDF_STATUS_E_ALREADY;
  14240. }
  14241. }
  14242. txrx_peer->wds_ext.osif_peer = osif_peer;
  14243. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  14244. return status;
  14245. }
  14246. #endif /* QCA_SUPPORT_WDS_EXTENDED */
  14247. /**
  14248. * dp_pdev_srng_deinit() - de-initialize all pdev srng ring including
  14249. * monitor rings
  14250. * @pdev: Datapath pdev handle
  14251. *
  14252. */
  14253. static void dp_pdev_srng_deinit(struct dp_pdev *pdev)
  14254. {
  14255. struct dp_soc *soc = pdev->soc;
  14256. uint8_t i;
  14257. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled)
  14258. dp_srng_deinit(soc, &soc->rx_refill_buf_ring[pdev->lmac_id],
  14259. RXDMA_BUF,
  14260. pdev->lmac_id);
  14261. if (!soc->rxdma2sw_rings_not_supported) {
  14262. for (i = 0;
  14263. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14264. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14265. pdev->pdev_id);
  14266. wlan_minidump_remove(soc->rxdma_err_dst_ring[lmac_id].
  14267. base_vaddr_unaligned,
  14268. soc->rxdma_err_dst_ring[lmac_id].
  14269. alloc_size,
  14270. soc->ctrl_psoc,
  14271. WLAN_MD_DP_SRNG_RXDMA_ERR_DST,
  14272. "rxdma_err_dst");
  14273. dp_srng_deinit(soc, &soc->rxdma_err_dst_ring[lmac_id],
  14274. RXDMA_DST, lmac_id);
  14275. }
  14276. }
  14277. }
  14278. /**
  14279. * dp_pdev_srng_init() - initialize all pdev srng rings including
  14280. * monitor rings
  14281. * @pdev: Datapath pdev handle
  14282. *
  14283. * return: QDF_STATUS_SUCCESS on success
  14284. * QDF_STATUS_E_NOMEM on failure
  14285. */
  14286. static QDF_STATUS dp_pdev_srng_init(struct dp_pdev *pdev)
  14287. {
  14288. struct dp_soc *soc = pdev->soc;
  14289. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14290. uint32_t i;
  14291. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14292. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  14293. if (dp_srng_init(soc, &soc->rx_refill_buf_ring[pdev->lmac_id],
  14294. RXDMA_BUF, 0, pdev->lmac_id)) {
  14295. dp_init_err("%pK: dp_srng_init failed rx refill ring",
  14296. soc);
  14297. goto fail1;
  14298. }
  14299. }
  14300. /* LMAC RxDMA to SW Rings configuration */
  14301. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx))
  14302. /* Only valid for MCL */
  14303. pdev = soc->pdev_list[0];
  14304. if (!soc->rxdma2sw_rings_not_supported) {
  14305. for (i = 0;
  14306. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14307. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14308. pdev->pdev_id);
  14309. struct dp_srng *srng =
  14310. &soc->rxdma_err_dst_ring[lmac_id];
  14311. if (srng->hal_srng)
  14312. continue;
  14313. if (dp_srng_init(soc, srng, RXDMA_DST, 0, lmac_id)) {
  14314. dp_init_err("%pK:" RNG_ERR "rxdma_err_dst_ring",
  14315. soc);
  14316. goto fail1;
  14317. }
  14318. wlan_minidump_log(soc->rxdma_err_dst_ring[lmac_id].
  14319. base_vaddr_unaligned,
  14320. soc->rxdma_err_dst_ring[lmac_id].
  14321. alloc_size,
  14322. soc->ctrl_psoc,
  14323. WLAN_MD_DP_SRNG_RXDMA_ERR_DST,
  14324. "rxdma_err_dst");
  14325. }
  14326. }
  14327. return QDF_STATUS_SUCCESS;
  14328. fail1:
  14329. dp_pdev_srng_deinit(pdev);
  14330. return QDF_STATUS_E_NOMEM;
  14331. }
  14332. /**
  14333. * dp_pdev_srng_free() - free all pdev srng rings including monitor rings
  14334. * pdev: Datapath pdev handle
  14335. *
  14336. */
  14337. static void dp_pdev_srng_free(struct dp_pdev *pdev)
  14338. {
  14339. struct dp_soc *soc = pdev->soc;
  14340. uint8_t i;
  14341. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled)
  14342. dp_srng_free(soc, &soc->rx_refill_buf_ring[pdev->lmac_id]);
  14343. if (!soc->rxdma2sw_rings_not_supported) {
  14344. for (i = 0;
  14345. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14346. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14347. pdev->pdev_id);
  14348. dp_srng_free(soc, &soc->rxdma_err_dst_ring[lmac_id]);
  14349. }
  14350. }
  14351. }
  14352. /**
  14353. * dp_pdev_srng_alloc() - allocate memory for all pdev srng rings including
  14354. * monitor rings
  14355. * pdev: Datapath pdev handle
  14356. *
  14357. * return: QDF_STATUS_SUCCESS on success
  14358. * QDF_STATUS_E_NOMEM on failure
  14359. */
  14360. static QDF_STATUS dp_pdev_srng_alloc(struct dp_pdev *pdev)
  14361. {
  14362. struct dp_soc *soc = pdev->soc;
  14363. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14364. uint32_t ring_size;
  14365. uint32_t i;
  14366. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14367. ring_size = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  14368. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  14369. if (dp_srng_alloc(soc, &soc->rx_refill_buf_ring[pdev->lmac_id],
  14370. RXDMA_BUF, ring_size, 0)) {
  14371. dp_init_err("%pK: dp_srng_alloc failed rx refill ring",
  14372. soc);
  14373. goto fail1;
  14374. }
  14375. }
  14376. ring_size = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  14377. /* LMAC RxDMA to SW Rings configuration */
  14378. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx))
  14379. /* Only valid for MCL */
  14380. pdev = soc->pdev_list[0];
  14381. if (!soc->rxdma2sw_rings_not_supported) {
  14382. for (i = 0;
  14383. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14384. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14385. pdev->pdev_id);
  14386. struct dp_srng *srng =
  14387. &soc->rxdma_err_dst_ring[lmac_id];
  14388. if (srng->base_vaddr_unaligned)
  14389. continue;
  14390. if (dp_srng_alloc(soc, srng, RXDMA_DST, ring_size, 0)) {
  14391. dp_init_err("%pK:" RNG_ERR "rxdma_err_dst_ring",
  14392. soc);
  14393. goto fail1;
  14394. }
  14395. }
  14396. }
  14397. return QDF_STATUS_SUCCESS;
  14398. fail1:
  14399. dp_pdev_srng_free(pdev);
  14400. return QDF_STATUS_E_NOMEM;
  14401. }
  14402. #ifndef WLAN_DP_DISABLE_TCL_CMD_CRED_SRNG
  14403. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_init(struct dp_soc *soc)
  14404. {
  14405. QDF_STATUS status;
  14406. if (soc->init_tcl_cmd_cred_ring) {
  14407. status = dp_srng_init(soc, &soc->tcl_cmd_credit_ring,
  14408. TCL_CMD_CREDIT, 0, 0);
  14409. if (QDF_IS_STATUS_ERROR(status))
  14410. return status;
  14411. wlan_minidump_log(soc->tcl_cmd_credit_ring.base_vaddr_unaligned,
  14412. soc->tcl_cmd_credit_ring.alloc_size,
  14413. soc->ctrl_psoc,
  14414. WLAN_MD_DP_SRNG_TCL_CMD,
  14415. "wbm_desc_rel_ring");
  14416. }
  14417. return QDF_STATUS_SUCCESS;
  14418. }
  14419. static inline void dp_soc_tcl_cmd_cred_srng_deinit(struct dp_soc *soc)
  14420. {
  14421. if (soc->init_tcl_cmd_cred_ring) {
  14422. wlan_minidump_remove(soc->tcl_cmd_credit_ring.base_vaddr_unaligned,
  14423. soc->tcl_cmd_credit_ring.alloc_size,
  14424. soc->ctrl_psoc, WLAN_MD_DP_SRNG_TCL_CMD,
  14425. "wbm_desc_rel_ring");
  14426. dp_srng_deinit(soc, &soc->tcl_cmd_credit_ring,
  14427. TCL_CMD_CREDIT, 0);
  14428. }
  14429. }
  14430. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_alloc(struct dp_soc *soc)
  14431. {
  14432. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  14433. uint32_t entries;
  14434. QDF_STATUS status;
  14435. entries = wlan_cfg_get_dp_soc_tcl_cmd_credit_ring_size(soc_cfg_ctx);
  14436. if (soc->init_tcl_cmd_cred_ring) {
  14437. status = dp_srng_alloc(soc, &soc->tcl_cmd_credit_ring,
  14438. TCL_CMD_CREDIT, entries, 0);
  14439. if (QDF_IS_STATUS_ERROR(status))
  14440. return status;
  14441. }
  14442. return QDF_STATUS_SUCCESS;
  14443. }
  14444. static inline void dp_soc_tcl_cmd_cred_srng_free(struct dp_soc *soc)
  14445. {
  14446. if (soc->init_tcl_cmd_cred_ring)
  14447. dp_srng_free(soc, &soc->tcl_cmd_credit_ring);
  14448. }
  14449. static inline void dp_tx_init_cmd_credit_ring(struct dp_soc *soc)
  14450. {
  14451. if (soc->init_tcl_cmd_cred_ring)
  14452. hal_tx_init_cmd_credit_ring(soc->hal_soc,
  14453. soc->tcl_cmd_credit_ring.hal_srng);
  14454. }
  14455. #else
  14456. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_init(struct dp_soc *soc)
  14457. {
  14458. return QDF_STATUS_SUCCESS;
  14459. }
  14460. static inline void dp_soc_tcl_cmd_cred_srng_deinit(struct dp_soc *soc)
  14461. {
  14462. }
  14463. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_alloc(struct dp_soc *soc)
  14464. {
  14465. return QDF_STATUS_SUCCESS;
  14466. }
  14467. static inline void dp_soc_tcl_cmd_cred_srng_free(struct dp_soc *soc)
  14468. {
  14469. }
  14470. static inline void dp_tx_init_cmd_credit_ring(struct dp_soc *soc)
  14471. {
  14472. }
  14473. #endif
  14474. #ifndef WLAN_DP_DISABLE_TCL_STATUS_SRNG
  14475. static inline QDF_STATUS dp_soc_tcl_status_srng_init(struct dp_soc *soc)
  14476. {
  14477. QDF_STATUS status;
  14478. status = dp_srng_init(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0);
  14479. if (QDF_IS_STATUS_ERROR(status))
  14480. return status;
  14481. wlan_minidump_log(soc->tcl_status_ring.base_vaddr_unaligned,
  14482. soc->tcl_status_ring.alloc_size,
  14483. soc->ctrl_psoc,
  14484. WLAN_MD_DP_SRNG_TCL_STATUS,
  14485. "wbm_desc_rel_ring");
  14486. return QDF_STATUS_SUCCESS;
  14487. }
  14488. static inline void dp_soc_tcl_status_srng_deinit(struct dp_soc *soc)
  14489. {
  14490. wlan_minidump_remove(soc->tcl_status_ring.base_vaddr_unaligned,
  14491. soc->tcl_status_ring.alloc_size,
  14492. soc->ctrl_psoc, WLAN_MD_DP_SRNG_TCL_STATUS,
  14493. "wbm_desc_rel_ring");
  14494. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  14495. }
  14496. static inline QDF_STATUS dp_soc_tcl_status_srng_alloc(struct dp_soc *soc)
  14497. {
  14498. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  14499. uint32_t entries;
  14500. QDF_STATUS status = QDF_STATUS_SUCCESS;
  14501. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  14502. status = dp_srng_alloc(soc, &soc->tcl_status_ring,
  14503. TCL_STATUS, entries, 0);
  14504. return status;
  14505. }
  14506. static inline void dp_soc_tcl_status_srng_free(struct dp_soc *soc)
  14507. {
  14508. dp_srng_free(soc, &soc->tcl_status_ring);
  14509. }
  14510. #else
  14511. static inline QDF_STATUS dp_soc_tcl_status_srng_init(struct dp_soc *soc)
  14512. {
  14513. return QDF_STATUS_SUCCESS;
  14514. }
  14515. static inline void dp_soc_tcl_status_srng_deinit(struct dp_soc *soc)
  14516. {
  14517. }
  14518. static inline QDF_STATUS dp_soc_tcl_status_srng_alloc(struct dp_soc *soc)
  14519. {
  14520. return QDF_STATUS_SUCCESS;
  14521. }
  14522. static inline void dp_soc_tcl_status_srng_free(struct dp_soc *soc)
  14523. {
  14524. }
  14525. #endif
  14526. /**
  14527. * dp_soc_srng_deinit() - de-initialize soc srng rings
  14528. * @soc: Datapath soc handle
  14529. *
  14530. */
  14531. static void dp_soc_srng_deinit(struct dp_soc *soc)
  14532. {
  14533. uint32_t i;
  14534. if (soc->arch_ops.txrx_soc_srng_deinit)
  14535. soc->arch_ops.txrx_soc_srng_deinit(soc);
  14536. /* Free the ring memories */
  14537. /* Common rings */
  14538. wlan_minidump_remove(soc->wbm_desc_rel_ring.base_vaddr_unaligned,
  14539. soc->wbm_desc_rel_ring.alloc_size,
  14540. soc->ctrl_psoc, WLAN_MD_DP_SRNG_WBM_DESC_REL,
  14541. "wbm_desc_rel_ring");
  14542. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  14543. /* Tx data rings */
  14544. for (i = 0; i < soc->num_tcl_data_rings; i++)
  14545. dp_deinit_tx_pair_by_index(soc, i);
  14546. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14547. dp_deinit_tx_pair_by_index(soc, IPA_TCL_DATA_RING_IDX);
  14548. dp_ipa_deinit_alt_tx_ring(soc);
  14549. }
  14550. /* TCL command and status rings */
  14551. dp_soc_tcl_cmd_cred_srng_deinit(soc);
  14552. dp_soc_tcl_status_srng_deinit(soc);
  14553. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  14554. /* TODO: Get number of rings and ring sizes
  14555. * from wlan_cfg
  14556. */
  14557. wlan_minidump_remove(soc->reo_dest_ring[i].base_vaddr_unaligned,
  14558. soc->reo_dest_ring[i].alloc_size,
  14559. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_DEST,
  14560. "reo_dest_ring");
  14561. dp_srng_deinit(soc, &soc->reo_dest_ring[i], REO_DST, i);
  14562. }
  14563. /* REO reinjection ring */
  14564. wlan_minidump_remove(soc->reo_reinject_ring.base_vaddr_unaligned,
  14565. soc->reo_reinject_ring.alloc_size,
  14566. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_REINJECT,
  14567. "reo_reinject_ring");
  14568. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  14569. /* Rx release ring */
  14570. wlan_minidump_remove(soc->rx_rel_ring.base_vaddr_unaligned,
  14571. soc->rx_rel_ring.alloc_size,
  14572. soc->ctrl_psoc, WLAN_MD_DP_SRNG_RX_REL,
  14573. "reo_release_ring");
  14574. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  14575. /* Rx exception ring */
  14576. /* TODO: Better to store ring_type and ring_num in
  14577. * dp_srng during setup
  14578. */
  14579. wlan_minidump_remove(soc->reo_exception_ring.base_vaddr_unaligned,
  14580. soc->reo_exception_ring.alloc_size,
  14581. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_EXCEPTION,
  14582. "reo_exception_ring");
  14583. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  14584. /* REO command and status rings */
  14585. wlan_minidump_remove(soc->reo_cmd_ring.base_vaddr_unaligned,
  14586. soc->reo_cmd_ring.alloc_size,
  14587. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_CMD,
  14588. "reo_cmd_ring");
  14589. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  14590. wlan_minidump_remove(soc->reo_status_ring.base_vaddr_unaligned,
  14591. soc->reo_status_ring.alloc_size,
  14592. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_STATUS,
  14593. "reo_status_ring");
  14594. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  14595. }
  14596. /**
  14597. * dp_soc_srng_init() - Initialize soc level srng rings
  14598. * @soc: Datapath soc handle
  14599. *
  14600. * return: QDF_STATUS_SUCCESS on success
  14601. * QDF_STATUS_E_FAILURE on failure
  14602. */
  14603. static QDF_STATUS dp_soc_srng_init(struct dp_soc *soc)
  14604. {
  14605. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14606. uint8_t i;
  14607. uint8_t wbm2_sw_rx_rel_ring_id;
  14608. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14609. dp_enable_verbose_debug(soc);
  14610. /* WBM descriptor release ring */
  14611. if (dp_srng_init(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0)) {
  14612. dp_init_err("%pK: dp_srng_init failed for wbm_desc_rel_ring", soc);
  14613. goto fail1;
  14614. }
  14615. wlan_minidump_log(soc->wbm_desc_rel_ring.base_vaddr_unaligned,
  14616. soc->wbm_desc_rel_ring.alloc_size,
  14617. soc->ctrl_psoc,
  14618. WLAN_MD_DP_SRNG_WBM_DESC_REL,
  14619. "wbm_desc_rel_ring");
  14620. /* TCL command and status rings */
  14621. if (dp_soc_tcl_cmd_cred_srng_init(soc)) {
  14622. dp_init_err("%pK: dp_srng_init failed for tcl_cmd_ring", soc);
  14623. goto fail1;
  14624. }
  14625. if (dp_soc_tcl_status_srng_init(soc)) {
  14626. dp_init_err("%pK: dp_srng_init failed for tcl_status_ring", soc);
  14627. goto fail1;
  14628. }
  14629. /* REO reinjection ring */
  14630. if (dp_srng_init(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0)) {
  14631. dp_init_err("%pK: dp_srng_init failed for reo_reinject_ring", soc);
  14632. goto fail1;
  14633. }
  14634. wlan_minidump_log(soc->reo_reinject_ring.base_vaddr_unaligned,
  14635. soc->reo_reinject_ring.alloc_size,
  14636. soc->ctrl_psoc,
  14637. WLAN_MD_DP_SRNG_REO_REINJECT,
  14638. "reo_reinject_ring");
  14639. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc_cfg_ctx);
  14640. /* Rx release ring */
  14641. if (dp_srng_init(soc, &soc->rx_rel_ring, WBM2SW_RELEASE,
  14642. wbm2_sw_rx_rel_ring_id, 0)) {
  14643. dp_init_err("%pK: dp_srng_init failed for rx_rel_ring", soc);
  14644. goto fail1;
  14645. }
  14646. wlan_minidump_log(soc->rx_rel_ring.base_vaddr_unaligned,
  14647. soc->rx_rel_ring.alloc_size,
  14648. soc->ctrl_psoc,
  14649. WLAN_MD_DP_SRNG_RX_REL,
  14650. "reo_release_ring");
  14651. /* Rx exception ring */
  14652. if (dp_srng_init(soc, &soc->reo_exception_ring,
  14653. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS)) {
  14654. dp_init_err("%pK: dp_srng_init failed - reo_exception", soc);
  14655. goto fail1;
  14656. }
  14657. wlan_minidump_log(soc->reo_exception_ring.base_vaddr_unaligned,
  14658. soc->reo_exception_ring.alloc_size,
  14659. soc->ctrl_psoc,
  14660. WLAN_MD_DP_SRNG_REO_EXCEPTION,
  14661. "reo_exception_ring");
  14662. /* REO command and status rings */
  14663. if (dp_srng_init(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0)) {
  14664. dp_init_err("%pK: dp_srng_init failed for reo_cmd_ring", soc);
  14665. goto fail1;
  14666. }
  14667. wlan_minidump_log(soc->reo_cmd_ring.base_vaddr_unaligned,
  14668. soc->reo_cmd_ring.alloc_size,
  14669. soc->ctrl_psoc,
  14670. WLAN_MD_DP_SRNG_REO_CMD,
  14671. "reo_cmd_ring");
  14672. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  14673. TAILQ_INIT(&soc->rx.reo_cmd_list);
  14674. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  14675. if (dp_srng_init(soc, &soc->reo_status_ring, REO_STATUS, 0, 0)) {
  14676. dp_init_err("%pK: dp_srng_init failed for reo_status_ring", soc);
  14677. goto fail1;
  14678. }
  14679. wlan_minidump_log(soc->reo_status_ring.base_vaddr_unaligned,
  14680. soc->reo_status_ring.alloc_size,
  14681. soc->ctrl_psoc,
  14682. WLAN_MD_DP_SRNG_REO_STATUS,
  14683. "reo_status_ring");
  14684. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  14685. if (dp_init_tx_ring_pair_by_index(soc, i))
  14686. goto fail1;
  14687. }
  14688. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14689. if (dp_init_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX))
  14690. goto fail1;
  14691. if (dp_ipa_init_alt_tx_ring(soc))
  14692. goto fail1;
  14693. }
  14694. dp_create_ext_stats_event(soc);
  14695. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  14696. /* Initialize REO destination ring */
  14697. if (dp_srng_init(soc, &soc->reo_dest_ring[i], REO_DST, i, 0)) {
  14698. dp_init_err("%pK: dp_srng_init failed for reo_dest_ringn", soc);
  14699. goto fail1;
  14700. }
  14701. wlan_minidump_log(soc->reo_dest_ring[i].base_vaddr_unaligned,
  14702. soc->reo_dest_ring[i].alloc_size,
  14703. soc->ctrl_psoc,
  14704. WLAN_MD_DP_SRNG_REO_DEST,
  14705. "reo_dest_ring");
  14706. }
  14707. if (soc->arch_ops.txrx_soc_srng_init) {
  14708. if (soc->arch_ops.txrx_soc_srng_init(soc)) {
  14709. dp_init_err("%pK: dp_srng_init failed for arch rings",
  14710. soc);
  14711. goto fail1;
  14712. }
  14713. }
  14714. return QDF_STATUS_SUCCESS;
  14715. fail1:
  14716. /*
  14717. * Cleanup will be done as part of soc_detach, which will
  14718. * be called on pdev attach failure
  14719. */
  14720. dp_soc_srng_deinit(soc);
  14721. return QDF_STATUS_E_FAILURE;
  14722. }
  14723. /**
  14724. * dp_soc_srng_free() - free soc level srng rings
  14725. * @soc: Datapath soc handle
  14726. *
  14727. */
  14728. static void dp_soc_srng_free(struct dp_soc *soc)
  14729. {
  14730. uint32_t i;
  14731. if (soc->arch_ops.txrx_soc_srng_free)
  14732. soc->arch_ops.txrx_soc_srng_free(soc);
  14733. dp_srng_free(soc, &soc->wbm_desc_rel_ring);
  14734. for (i = 0; i < soc->num_tcl_data_rings; i++)
  14735. dp_free_tx_ring_pair_by_index(soc, i);
  14736. /* Free IPA rings for TCL_TX and TCL_COMPL ring */
  14737. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14738. dp_free_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX);
  14739. dp_ipa_free_alt_tx_ring(soc);
  14740. }
  14741. dp_soc_tcl_cmd_cred_srng_free(soc);
  14742. dp_soc_tcl_status_srng_free(soc);
  14743. for (i = 0; i < soc->num_reo_dest_rings; i++)
  14744. dp_srng_free(soc, &soc->reo_dest_ring[i]);
  14745. dp_srng_free(soc, &soc->reo_reinject_ring);
  14746. dp_srng_free(soc, &soc->rx_rel_ring);
  14747. dp_srng_free(soc, &soc->reo_exception_ring);
  14748. dp_srng_free(soc, &soc->reo_cmd_ring);
  14749. dp_srng_free(soc, &soc->reo_status_ring);
  14750. }
  14751. /**
  14752. * dp_soc_srng_alloc() - Allocate memory for soc level srng rings
  14753. * @soc: Datapath soc handle
  14754. *
  14755. * return: QDF_STATUS_SUCCESS on success
  14756. * QDF_STATUS_E_NOMEM on failure
  14757. */
  14758. static QDF_STATUS dp_soc_srng_alloc(struct dp_soc *soc)
  14759. {
  14760. uint32_t entries;
  14761. uint32_t i;
  14762. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14763. uint32_t cached = WLAN_CFG_DST_RING_CACHED_DESC;
  14764. uint32_t reo_dst_ring_size;
  14765. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14766. /* sw2wbm link descriptor release ring */
  14767. entries = wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx);
  14768. if (dp_srng_alloc(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE,
  14769. entries, 0)) {
  14770. dp_init_err("%pK: dp_srng_alloc failed for wbm_desc_rel_ring", soc);
  14771. goto fail1;
  14772. }
  14773. /* TCL command and status rings */
  14774. if (dp_soc_tcl_cmd_cred_srng_alloc(soc)) {
  14775. dp_init_err("%pK: dp_srng_alloc failed for tcl_cmd_ring", soc);
  14776. goto fail1;
  14777. }
  14778. if (dp_soc_tcl_status_srng_alloc(soc)) {
  14779. dp_init_err("%pK: dp_srng_alloc failed for tcl_status_ring", soc);
  14780. goto fail1;
  14781. }
  14782. /* REO reinjection ring */
  14783. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  14784. if (dp_srng_alloc(soc, &soc->reo_reinject_ring, REO_REINJECT,
  14785. entries, 0)) {
  14786. dp_init_err("%pK: dp_srng_alloc failed for reo_reinject_ring", soc);
  14787. goto fail1;
  14788. }
  14789. /* Rx release ring */
  14790. entries = wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx);
  14791. if (dp_srng_alloc(soc, &soc->rx_rel_ring, WBM2SW_RELEASE,
  14792. entries, 0)) {
  14793. dp_init_err("%pK: dp_srng_alloc failed for rx_rel_ring", soc);
  14794. goto fail1;
  14795. }
  14796. /* Rx exception ring */
  14797. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  14798. if (dp_srng_alloc(soc, &soc->reo_exception_ring, REO_EXCEPTION,
  14799. entries, 0)) {
  14800. dp_init_err("%pK: dp_srng_alloc failed - reo_exception", soc);
  14801. goto fail1;
  14802. }
  14803. /* REO command and status rings */
  14804. entries = wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx);
  14805. if (dp_srng_alloc(soc, &soc->reo_cmd_ring, REO_CMD, entries, 0)) {
  14806. dp_init_err("%pK: dp_srng_alloc failed for reo_cmd_ring", soc);
  14807. goto fail1;
  14808. }
  14809. entries = wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx);
  14810. if (dp_srng_alloc(soc, &soc->reo_status_ring, REO_STATUS,
  14811. entries, 0)) {
  14812. dp_init_err("%pK: dp_srng_alloc failed for reo_status_ring", soc);
  14813. goto fail1;
  14814. }
  14815. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc_cfg_ctx);
  14816. /* Disable cached desc if NSS offload is enabled */
  14817. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx))
  14818. cached = 0;
  14819. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  14820. if (dp_alloc_tx_ring_pair_by_index(soc, i))
  14821. goto fail1;
  14822. }
  14823. /* IPA rings for TCL_TX and TX_COMP will be allocated here */
  14824. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14825. if (dp_alloc_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX))
  14826. goto fail1;
  14827. if (dp_ipa_alloc_alt_tx_ring(soc))
  14828. goto fail1;
  14829. }
  14830. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  14831. /* Setup REO destination ring */
  14832. if (dp_srng_alloc(soc, &soc->reo_dest_ring[i], REO_DST,
  14833. reo_dst_ring_size, cached)) {
  14834. dp_init_err("%pK: dp_srng_alloc failed for reo_dest_ring", soc);
  14835. goto fail1;
  14836. }
  14837. }
  14838. if (soc->arch_ops.txrx_soc_srng_alloc) {
  14839. if (soc->arch_ops.txrx_soc_srng_alloc(soc)) {
  14840. dp_init_err("%pK: dp_srng_alloc failed for arch rings",
  14841. soc);
  14842. goto fail1;
  14843. }
  14844. }
  14845. return QDF_STATUS_SUCCESS;
  14846. fail1:
  14847. dp_soc_srng_free(soc);
  14848. return QDF_STATUS_E_NOMEM;
  14849. }
  14850. static void dp_soc_cfg_dump(struct dp_soc *soc, uint32_t target_type)
  14851. {
  14852. dp_init_info("DP soc Dump for Target = %d", target_type);
  14853. dp_init_info("ast_override_support = %d, da_war_enabled = %d,",
  14854. soc->ast_override_support, soc->da_war_enabled);
  14855. wlan_cfg_dp_soc_ctx_dump(soc->wlan_cfg_ctx);
  14856. }
  14857. /**
  14858. * dp_soc_cfg_init() - initialize target specific configuration
  14859. * during dp_soc_init
  14860. * @soc: dp soc handle
  14861. */
  14862. static void dp_soc_cfg_init(struct dp_soc *soc)
  14863. {
  14864. uint32_t target_type;
  14865. target_type = hal_get_target_type(soc->hal_soc);
  14866. switch (target_type) {
  14867. case TARGET_TYPE_QCA6290:
  14868. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14869. REO_DST_RING_SIZE_QCA6290);
  14870. soc->ast_override_support = 1;
  14871. soc->da_war_enabled = false;
  14872. break;
  14873. case TARGET_TYPE_QCA6390:
  14874. case TARGET_TYPE_QCA6490:
  14875. case TARGET_TYPE_QCA6750:
  14876. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14877. REO_DST_RING_SIZE_QCA6290);
  14878. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  14879. soc->ast_override_support = 1;
  14880. if (soc->cdp_soc.ol_ops->get_con_mode &&
  14881. soc->cdp_soc.ol_ops->get_con_mode() ==
  14882. QDF_GLOBAL_MONITOR_MODE) {
  14883. int int_ctx;
  14884. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  14885. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  14886. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  14887. }
  14888. }
  14889. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14890. break;
  14891. case TARGET_TYPE_KIWI:
  14892. case TARGET_TYPE_MANGO:
  14893. soc->ast_override_support = 1;
  14894. soc->per_tid_basize_max_tid = 8;
  14895. if (soc->cdp_soc.ol_ops->get_con_mode &&
  14896. soc->cdp_soc.ol_ops->get_con_mode() ==
  14897. QDF_GLOBAL_MONITOR_MODE) {
  14898. int int_ctx;
  14899. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS;
  14900. int_ctx++) {
  14901. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  14902. if (dp_is_monitor_mode_using_poll(soc))
  14903. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  14904. }
  14905. }
  14906. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14907. soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev = 1;
  14908. break;
  14909. case TARGET_TYPE_QCA8074:
  14910. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  14911. soc->da_war_enabled = true;
  14912. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  14913. break;
  14914. case TARGET_TYPE_QCA8074V2:
  14915. case TARGET_TYPE_QCA6018:
  14916. case TARGET_TYPE_QCA9574:
  14917. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14918. soc->ast_override_support = 1;
  14919. soc->per_tid_basize_max_tid = 8;
  14920. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  14921. soc->da_war_enabled = false;
  14922. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  14923. break;
  14924. case TARGET_TYPE_QCN9000:
  14925. soc->ast_override_support = 1;
  14926. soc->da_war_enabled = false;
  14927. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14928. soc->per_tid_basize_max_tid = 8;
  14929. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  14930. soc->lmac_polled_mode = 0;
  14931. soc->wbm_release_desc_rx_sg_support = 1;
  14932. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  14933. break;
  14934. case TARGET_TYPE_QCA5018:
  14935. case TARGET_TYPE_QCN6122:
  14936. case TARGET_TYPE_QCN9160:
  14937. soc->ast_override_support = 1;
  14938. soc->da_war_enabled = false;
  14939. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14940. soc->per_tid_basize_max_tid = 8;
  14941. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS_11AX;
  14942. soc->disable_mac1_intr = 1;
  14943. soc->disable_mac2_intr = 1;
  14944. soc->wbm_release_desc_rx_sg_support = 1;
  14945. break;
  14946. case TARGET_TYPE_QCN9224:
  14947. soc->ast_override_support = 1;
  14948. soc->da_war_enabled = false;
  14949. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14950. soc->per_tid_basize_max_tid = 8;
  14951. soc->wbm_release_desc_rx_sg_support = 1;
  14952. soc->rxdma2sw_rings_not_supported = 1;
  14953. soc->wbm_sg_last_msdu_war = 1;
  14954. soc->ast_offload_support = AST_OFFLOAD_ENABLE_STATUS;
  14955. soc->mec_fw_offload = FW_MEC_FW_OFFLOAD_ENABLED;
  14956. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  14957. wlan_cfg_set_txmon_hw_support(soc->wlan_cfg_ctx, true);
  14958. soc->host_ast_db_enable = cfg_get(soc->ctrl_psoc,
  14959. CFG_DP_HOST_AST_DB_ENABLE);
  14960. soc->features.wds_ext_ast_override_enable = true;
  14961. break;
  14962. case TARGET_TYPE_QCA5332:
  14963. soc->ast_override_support = 1;
  14964. soc->da_war_enabled = false;
  14965. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14966. soc->per_tid_basize_max_tid = 8;
  14967. soc->wbm_release_desc_rx_sg_support = 1;
  14968. soc->rxdma2sw_rings_not_supported = 1;
  14969. soc->wbm_sg_last_msdu_war = 1;
  14970. soc->ast_offload_support = AST_OFFLOAD_ENABLE_STATUS;
  14971. soc->mec_fw_offload = FW_MEC_FW_OFFLOAD_ENABLED;
  14972. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS_5332;
  14973. wlan_cfg_set_txmon_hw_support(soc->wlan_cfg_ctx, true);
  14974. soc->host_ast_db_enable = cfg_get(soc->ctrl_psoc,
  14975. CFG_DP_HOST_AST_DB_ENABLE);
  14976. soc->features.wds_ext_ast_override_enable = true;
  14977. break;
  14978. default:
  14979. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  14980. qdf_assert_always(0);
  14981. break;
  14982. }
  14983. dp_soc_cfg_dump(soc, target_type);
  14984. }
  14985. /**
  14986. * dp_soc_cfg_attach() - set target specific configuration in
  14987. * dp soc cfg.
  14988. * @soc: dp soc handle
  14989. */
  14990. static void dp_soc_cfg_attach(struct dp_soc *soc)
  14991. {
  14992. int target_type;
  14993. int nss_cfg = 0;
  14994. target_type = hal_get_target_type(soc->hal_soc);
  14995. switch (target_type) {
  14996. case TARGET_TYPE_QCA6290:
  14997. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14998. REO_DST_RING_SIZE_QCA6290);
  14999. break;
  15000. case TARGET_TYPE_QCA6390:
  15001. case TARGET_TYPE_QCA6490:
  15002. case TARGET_TYPE_QCA6750:
  15003. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  15004. REO_DST_RING_SIZE_QCA6290);
  15005. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  15006. break;
  15007. case TARGET_TYPE_KIWI:
  15008. case TARGET_TYPE_MANGO:
  15009. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  15010. break;
  15011. case TARGET_TYPE_QCA8074:
  15012. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  15013. break;
  15014. case TARGET_TYPE_QCA8074V2:
  15015. case TARGET_TYPE_QCA6018:
  15016. case TARGET_TYPE_QCA9574:
  15017. case TARGET_TYPE_QCN6122:
  15018. case TARGET_TYPE_QCN9160:
  15019. case TARGET_TYPE_QCA5018:
  15020. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  15021. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  15022. break;
  15023. case TARGET_TYPE_QCN9000:
  15024. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  15025. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  15026. break;
  15027. case TARGET_TYPE_QCN9224:
  15028. case TARGET_TYPE_QCA5332:
  15029. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  15030. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  15031. break;
  15032. default:
  15033. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  15034. qdf_assert_always(0);
  15035. break;
  15036. }
  15037. if (soc->cdp_soc.ol_ops->get_soc_nss_cfg)
  15038. nss_cfg = soc->cdp_soc.ol_ops->get_soc_nss_cfg(soc->ctrl_psoc);
  15039. wlan_cfg_set_dp_soc_nss_cfg(soc->wlan_cfg_ctx, nss_cfg);
  15040. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  15041. wlan_cfg_set_num_tx_desc_pool(soc->wlan_cfg_ctx, 0);
  15042. wlan_cfg_set_num_tx_ext_desc_pool(soc->wlan_cfg_ctx, 0);
  15043. wlan_cfg_set_num_tx_desc(soc->wlan_cfg_ctx, 0);
  15044. wlan_cfg_set_num_tx_ext_desc(soc->wlan_cfg_ctx, 0);
  15045. soc->init_tcl_cmd_cred_ring = false;
  15046. soc->num_tcl_data_rings =
  15047. wlan_cfg_num_nss_tcl_data_rings(soc->wlan_cfg_ctx);
  15048. soc->num_reo_dest_rings =
  15049. wlan_cfg_num_nss_reo_dest_rings(soc->wlan_cfg_ctx);
  15050. } else {
  15051. soc->init_tcl_cmd_cred_ring = true;
  15052. soc->num_tx_comp_rings =
  15053. wlan_cfg_num_tx_comp_rings(soc->wlan_cfg_ctx);
  15054. soc->num_tcl_data_rings =
  15055. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  15056. soc->num_reo_dest_rings =
  15057. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  15058. }
  15059. soc->arch_ops.soc_cfg_attach(soc);
  15060. }
  15061. static inline void dp_pdev_set_default_reo(struct dp_pdev *pdev)
  15062. {
  15063. struct dp_soc *soc = pdev->soc;
  15064. switch (pdev->pdev_id) {
  15065. case 0:
  15066. pdev->reo_dest =
  15067. wlan_cfg_radio0_default_reo_get(soc->wlan_cfg_ctx);
  15068. break;
  15069. case 1:
  15070. pdev->reo_dest =
  15071. wlan_cfg_radio1_default_reo_get(soc->wlan_cfg_ctx);
  15072. break;
  15073. case 2:
  15074. pdev->reo_dest =
  15075. wlan_cfg_radio2_default_reo_get(soc->wlan_cfg_ctx);
  15076. break;
  15077. default:
  15078. dp_init_err("%pK: Invalid pdev_id %d for reo selection",
  15079. soc, pdev->pdev_id);
  15080. break;
  15081. }
  15082. }
  15083. static QDF_STATUS dp_pdev_init(struct cdp_soc_t *txrx_soc,
  15084. HTC_HANDLE htc_handle,
  15085. qdf_device_t qdf_osdev,
  15086. uint8_t pdev_id)
  15087. {
  15088. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  15089. int nss_cfg;
  15090. void *sojourn_buf;
  15091. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  15092. struct dp_pdev *pdev = soc->pdev_list[pdev_id];
  15093. soc_cfg_ctx = soc->wlan_cfg_ctx;
  15094. pdev->soc = soc;
  15095. pdev->pdev_id = pdev_id;
  15096. /*
  15097. * Variable to prevent double pdev deinitialization during
  15098. * radio detach execution .i.e. in the absence of any vdev.
  15099. */
  15100. pdev->pdev_deinit = 0;
  15101. if (dp_wdi_event_attach(pdev)) {
  15102. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  15103. "dp_wdi_evet_attach failed");
  15104. goto fail0;
  15105. }
  15106. if (dp_pdev_srng_init(pdev)) {
  15107. dp_init_err("%pK: Failed to initialize pdev srng rings", soc);
  15108. goto fail1;
  15109. }
  15110. /* Initialize descriptors in TCL Rings used by IPA */
  15111. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  15112. hal_tx_init_data_ring(soc->hal_soc,
  15113. soc->tcl_data_ring[IPA_TCL_DATA_RING_IDX].hal_srng);
  15114. dp_ipa_hal_tx_init_alt_data_ring(soc);
  15115. }
  15116. /*
  15117. * Initialize command/credit ring descriptor
  15118. * Command/CREDIT ring also used for sending DATA cmds
  15119. */
  15120. dp_tx_init_cmd_credit_ring(soc);
  15121. dp_tx_pdev_init(pdev);
  15122. /*
  15123. * set nss pdev config based on soc config
  15124. */
  15125. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  15126. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  15127. (nss_cfg & (1 << pdev_id)));
  15128. pdev->target_pdev_id =
  15129. dp_calculate_target_pdev_id_from_host_pdev_id(soc, pdev_id);
  15130. if (soc->preferred_hw_mode == WMI_HOST_HW_MODE_2G_PHYB &&
  15131. pdev->lmac_id == PHYB_2G_LMAC_ID) {
  15132. pdev->target_pdev_id = PHYB_2G_TARGET_PDEV_ID;
  15133. }
  15134. /* Reset the cpu ring map if radio is NSS offloaded */
  15135. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  15136. dp_soc_reset_cpu_ring_map(soc);
  15137. dp_soc_reset_intr_mask(soc);
  15138. }
  15139. /* Reset the cpu ring map if radio is NSS offloaded */
  15140. dp_soc_reset_ipa_vlan_intr_mask(soc);
  15141. TAILQ_INIT(&pdev->vdev_list);
  15142. qdf_spinlock_create(&pdev->vdev_list_lock);
  15143. pdev->vdev_count = 0;
  15144. pdev->is_lro_hash_configured = 0;
  15145. qdf_spinlock_create(&pdev->tx_mutex);
  15146. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MON_INVALID_LMAC_ID;
  15147. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MON_INVALID_LMAC_ID;
  15148. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MON_INVALID_LMAC_ID;
  15149. DP_STATS_INIT(pdev);
  15150. dp_local_peer_id_pool_init(pdev);
  15151. dp_dscp_tid_map_setup(pdev);
  15152. dp_pcp_tid_map_setup(pdev);
  15153. /* set the reo destination during initialization */
  15154. dp_pdev_set_default_reo(pdev);
  15155. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  15156. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  15157. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  15158. TRUE);
  15159. if (!pdev->sojourn_buf) {
  15160. dp_init_err("%pK: Failed to allocate sojourn buf", soc);
  15161. goto fail2;
  15162. }
  15163. sojourn_buf = qdf_nbuf_data(pdev->sojourn_buf);
  15164. qdf_mem_zero(sojourn_buf, sizeof(struct cdp_tx_sojourn_stats));
  15165. qdf_event_create(&pdev->fw_peer_stats_event);
  15166. qdf_event_create(&pdev->fw_stats_event);
  15167. qdf_event_create(&pdev->fw_obss_stats_event);
  15168. pdev->num_tx_allowed = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  15169. pdev->num_tx_spl_allowed =
  15170. wlan_cfg_get_num_tx_spl_desc(soc->wlan_cfg_ctx);
  15171. pdev->num_reg_tx_allowed =
  15172. pdev->num_tx_allowed - pdev->num_tx_spl_allowed;
  15173. if (dp_rxdma_ring_setup(soc, pdev)) {
  15174. dp_init_err("%pK: RXDMA ring config failed", soc);
  15175. goto fail3;
  15176. }
  15177. if (dp_init_ipa_rx_refill_buf_ring(soc, pdev))
  15178. goto fail3;
  15179. if (dp_ipa_ring_resource_setup(soc, pdev))
  15180. goto fail4;
  15181. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  15182. dp_init_err("%pK: dp_ipa_uc_attach failed", soc);
  15183. goto fail4;
  15184. }
  15185. if (dp_pdev_bkp_stats_attach(pdev) != QDF_STATUS_SUCCESS) {
  15186. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  15187. FL("dp_pdev_bkp_stats_attach failed"));
  15188. goto fail5;
  15189. }
  15190. if (dp_monitor_pdev_init(pdev)) {
  15191. dp_init_err("%pK: dp_monitor_pdev_init failed\n", soc);
  15192. goto fail6;
  15193. }
  15194. /* initialize sw rx descriptors */
  15195. dp_rx_pdev_desc_pool_init(pdev);
  15196. /* allocate buffers and replenish the RxDMA ring */
  15197. dp_rx_pdev_buffers_alloc(pdev);
  15198. dp_init_tso_stats(pdev);
  15199. pdev->rx_fast_flag = false;
  15200. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  15201. qdf_dma_mem_stats_read(),
  15202. qdf_heap_mem_stats_read(),
  15203. qdf_skb_total_mem_stats_read());
  15204. return QDF_STATUS_SUCCESS;
  15205. fail6:
  15206. dp_pdev_bkp_stats_detach(pdev);
  15207. fail5:
  15208. dp_ipa_uc_detach(soc, pdev);
  15209. fail4:
  15210. dp_deinit_ipa_rx_refill_buf_ring(soc, pdev);
  15211. fail3:
  15212. dp_rxdma_ring_cleanup(soc, pdev);
  15213. qdf_nbuf_free(pdev->sojourn_buf);
  15214. fail2:
  15215. qdf_spinlock_destroy(&pdev->tx_mutex);
  15216. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  15217. dp_pdev_srng_deinit(pdev);
  15218. fail1:
  15219. dp_wdi_event_detach(pdev);
  15220. fail0:
  15221. return QDF_STATUS_E_FAILURE;
  15222. }
  15223. /*
  15224. * dp_pdev_init_wifi3() - Init txrx pdev
  15225. * @htc_handle: HTC handle for host-target interface
  15226. * @qdf_osdev: QDF OS device
  15227. * @force: Force deinit
  15228. *
  15229. * Return: QDF_STATUS
  15230. */
  15231. static QDF_STATUS dp_pdev_init_wifi3(struct cdp_soc_t *txrx_soc,
  15232. HTC_HANDLE htc_handle,
  15233. qdf_device_t qdf_osdev,
  15234. uint8_t pdev_id)
  15235. {
  15236. return dp_pdev_init(txrx_soc, htc_handle, qdf_osdev, pdev_id);
  15237. }
  15238. #ifdef FEATURE_DIRECT_LINK
  15239. struct dp_srng *dp_setup_direct_link_refill_ring(struct cdp_soc_t *soc_hdl,
  15240. uint8_t pdev_id)
  15241. {
  15242. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  15243. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  15244. if (!pdev) {
  15245. dp_err("DP pdev is NULL");
  15246. return NULL;
  15247. }
  15248. if (dp_srng_alloc(soc, &pdev->rx_refill_buf_ring4,
  15249. RXDMA_BUF, DIRECT_LINK_REFILL_RING_ENTRIES, false)) {
  15250. dp_err("SRNG alloc failed for rx_refill_buf_ring4");
  15251. return NULL;
  15252. }
  15253. if (dp_srng_init(soc, &pdev->rx_refill_buf_ring4,
  15254. RXDMA_BUF, DIRECT_LINK_REFILL_RING_IDX, 0)) {
  15255. dp_err("SRNG init failed for rx_refill_buf_ring4");
  15256. dp_srng_free(soc, &pdev->rx_refill_buf_ring4);
  15257. return NULL;
  15258. }
  15259. if (htt_srng_setup(soc->htt_handle, pdev_id,
  15260. pdev->rx_refill_buf_ring4.hal_srng, RXDMA_BUF)) {
  15261. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring4, RXDMA_BUF,
  15262. DIRECT_LINK_REFILL_RING_IDX);
  15263. dp_srng_free(soc, &pdev->rx_refill_buf_ring4);
  15264. return NULL;
  15265. }
  15266. return &pdev->rx_refill_buf_ring4;
  15267. }
  15268. void dp_destroy_direct_link_refill_ring(struct cdp_soc_t *soc_hdl,
  15269. uint8_t pdev_id)
  15270. {
  15271. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  15272. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  15273. if (!pdev) {
  15274. dp_err("DP pdev is NULL");
  15275. return;
  15276. }
  15277. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring4, RXDMA_BUF, 0);
  15278. dp_srng_free(soc, &pdev->rx_refill_buf_ring4);
  15279. }
  15280. #endif