dp_tx.c 100 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "htt.h"
  19. #include "hal_hw_headers.h"
  20. #include "dp_tx.h"
  21. #include "dp_tx_desc.h"
  22. #include "dp_peer.h"
  23. #include "dp_types.h"
  24. #include "hal_tx.h"
  25. #include "qdf_mem.h"
  26. #include "qdf_nbuf.h"
  27. #include "qdf_net_types.h"
  28. #include <wlan_cfg.h>
  29. #ifdef MESH_MODE_SUPPORT
  30. #include "if_meta_hdr.h"
  31. #endif
  32. #define DP_TX_QUEUE_MASK 0x3
  33. /* TODO Add support in TSO */
  34. #define DP_DESC_NUM_FRAG(x) 0
  35. /* disable TQM_BYPASS */
  36. #define TQM_BYPASS_WAR 0
  37. /* invalid peer id for reinject*/
  38. #define DP_INVALID_PEER 0XFFFE
  39. /*mapping between hal encrypt type and cdp_sec_type*/
  40. #define MAX_CDP_SEC_TYPE 12
  41. static const uint8_t sec_type_map[MAX_CDP_SEC_TYPE] = {
  42. HAL_TX_ENCRYPT_TYPE_NO_CIPHER,
  43. HAL_TX_ENCRYPT_TYPE_WEP_128,
  44. HAL_TX_ENCRYPT_TYPE_WEP_104,
  45. HAL_TX_ENCRYPT_TYPE_WEP_40,
  46. HAL_TX_ENCRYPT_TYPE_TKIP_WITH_MIC,
  47. HAL_TX_ENCRYPT_TYPE_TKIP_NO_MIC,
  48. HAL_TX_ENCRYPT_TYPE_AES_CCMP_128,
  49. HAL_TX_ENCRYPT_TYPE_WAPI,
  50. HAL_TX_ENCRYPT_TYPE_AES_CCMP_256,
  51. HAL_TX_ENCRYPT_TYPE_AES_GCMP_128,
  52. HAL_TX_ENCRYPT_TYPE_AES_GCMP_256,
  53. HAL_TX_ENCRYPT_TYPE_WAPI_GCM_SM4};
  54. /**
  55. * dp_tx_get_queue() - Returns Tx queue IDs to be used for this Tx frame
  56. * @vdev: DP Virtual device handle
  57. * @nbuf: Buffer pointer
  58. * @queue: queue ids container for nbuf
  59. *
  60. * TX packet queue has 2 instances, software descriptors id and dma ring id
  61. * Based on tx feature and hardware configuration queue id combination could be
  62. * different.
  63. * For example -
  64. * With XPS enabled,all TX descriptor pools and dma ring are assigned per cpu id
  65. * With no XPS,lock based resource protection, Descriptor pool ids are different
  66. * for each vdev, dma ring id will be same as single pdev id
  67. *
  68. * Return: None
  69. */
  70. #ifdef QCA_OL_TX_MULTIQ_SUPPORT
  71. static inline void dp_tx_get_queue(struct dp_vdev *vdev,
  72. qdf_nbuf_t nbuf, struct dp_tx_queue *queue)
  73. {
  74. uint16_t queue_offset = qdf_nbuf_get_queue_mapping(nbuf) & DP_TX_QUEUE_MASK;
  75. queue->desc_pool_id = queue_offset;
  76. queue->ring_id = vdev->pdev->soc->tx_ring_map[queue_offset];
  77. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  78. "%s, pool_id:%d ring_id: %d",
  79. __func__, queue->desc_pool_id, queue->ring_id);
  80. return;
  81. }
  82. #else /* QCA_OL_TX_MULTIQ_SUPPORT */
  83. static inline void dp_tx_get_queue(struct dp_vdev *vdev,
  84. qdf_nbuf_t nbuf, struct dp_tx_queue *queue)
  85. {
  86. /* get flow id */
  87. queue->desc_pool_id = DP_TX_GET_DESC_POOL_ID(vdev);
  88. queue->ring_id = DP_TX_GET_RING_ID(vdev);
  89. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  90. "%s, pool_id:%d ring_id: %d",
  91. __func__, queue->desc_pool_id, queue->ring_id);
  92. return;
  93. }
  94. #endif
  95. #if defined(FEATURE_TSO)
  96. /**
  97. * dp_tx_tso_unmap_segment() - Unmap TSO segment
  98. *
  99. * @soc - core txrx main context
  100. * @tx_desc - Tx software descriptor
  101. */
  102. static void dp_tx_tso_unmap_segment(struct dp_soc *soc,
  103. struct dp_tx_desc_s *tx_desc)
  104. {
  105. TSO_DEBUG("%s: Unmap the tso segment", __func__);
  106. if (qdf_unlikely(!tx_desc->tso_desc)) {
  107. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  108. "%s %d TSO desc is NULL!",
  109. __func__, __LINE__);
  110. qdf_assert(0);
  111. } else if (qdf_unlikely(!tx_desc->tso_num_desc)) {
  112. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  113. "%s %d TSO num desc is NULL!",
  114. __func__, __LINE__);
  115. qdf_assert(0);
  116. } else {
  117. bool is_last_seg;
  118. struct qdf_tso_num_seg_elem_t *tso_num_desc =
  119. (struct qdf_tso_num_seg_elem_t *)tx_desc->tso_num_desc;
  120. if (tso_num_desc->num_seg.tso_cmn_num_seg > 1)
  121. is_last_seg = false;
  122. else
  123. is_last_seg = true;
  124. tso_num_desc->num_seg.tso_cmn_num_seg--;
  125. qdf_nbuf_unmap_tso_segment(soc->osdev,
  126. tx_desc->tso_desc, is_last_seg);
  127. }
  128. }
  129. /**
  130. * dp_tx_tso_desc_release() - Release the tso segment and tso_cmn_num_seg
  131. * back to the freelist
  132. *
  133. * @soc - soc device handle
  134. * @tx_desc - Tx software descriptor
  135. */
  136. static void dp_tx_tso_desc_release(struct dp_soc *soc,
  137. struct dp_tx_desc_s *tx_desc)
  138. {
  139. TSO_DEBUG("%s: Free the tso descriptor", __func__);
  140. if (qdf_unlikely(!tx_desc->tso_desc)) {
  141. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  142. "%s %d TSO desc is NULL!",
  143. __func__, __LINE__);
  144. qdf_assert(0);
  145. } else if (qdf_unlikely(!tx_desc->tso_num_desc)) {
  146. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  147. "%s %d TSO num desc is NULL!",
  148. __func__, __LINE__);
  149. qdf_assert(0);
  150. } else {
  151. struct qdf_tso_num_seg_elem_t *tso_num_desc =
  152. (struct qdf_tso_num_seg_elem_t *)tx_desc->tso_num_desc;
  153. /* Add the tso num segment into the free list */
  154. if (tso_num_desc->num_seg.tso_cmn_num_seg == 0) {
  155. dp_tso_num_seg_free(soc, tx_desc->pool_id,
  156. tx_desc->tso_num_desc);
  157. tx_desc->tso_num_desc = NULL;
  158. }
  159. /* Add the tso segment into the free list*/
  160. dp_tx_tso_desc_free(soc,
  161. tx_desc->pool_id, tx_desc->tso_desc);
  162. tx_desc->tso_desc = NULL;
  163. }
  164. }
  165. #else
  166. static void dp_tx_tso_unmap_segment(struct dp_soc *soc,
  167. struct dp_tx_desc_s *tx_desc)
  168. {
  169. }
  170. static void dp_tx_tso_desc_release(struct dp_soc *soc,
  171. struct dp_tx_desc_s *tx_desc)
  172. {
  173. }
  174. #endif
  175. /**
  176. * dp_tx_desc_release() - Release Tx Descriptor
  177. * @tx_desc : Tx Descriptor
  178. * @desc_pool_id: Descriptor Pool ID
  179. *
  180. * Deallocate all resources attached to Tx descriptor and free the Tx
  181. * descriptor.
  182. *
  183. * Return:
  184. */
  185. static void
  186. dp_tx_desc_release(struct dp_tx_desc_s *tx_desc, uint8_t desc_pool_id)
  187. {
  188. struct dp_pdev *pdev = tx_desc->pdev;
  189. struct dp_soc *soc;
  190. uint8_t comp_status = 0;
  191. qdf_assert(pdev);
  192. soc = pdev->soc;
  193. if (tx_desc->frm_type == dp_tx_frm_tso)
  194. dp_tx_tso_desc_release(soc, tx_desc);
  195. if (tx_desc->flags & DP_TX_DESC_FLAG_FRAG)
  196. dp_tx_ext_desc_free(soc, tx_desc->msdu_ext_desc, desc_pool_id);
  197. if (tx_desc->flags & DP_TX_DESC_FLAG_ME)
  198. dp_tx_me_free_buf(tx_desc->pdev, tx_desc->me_buffer);
  199. qdf_atomic_dec(&pdev->num_tx_outstanding);
  200. if (tx_desc->flags & DP_TX_DESC_FLAG_TO_FW)
  201. qdf_atomic_dec(&pdev->num_tx_exception);
  202. if (HAL_TX_COMP_RELEASE_SOURCE_TQM ==
  203. hal_tx_comp_get_buffer_source(&tx_desc->comp))
  204. comp_status = hal_tx_comp_get_release_reason(&tx_desc->comp);
  205. else
  206. comp_status = HAL_TX_COMP_RELEASE_REASON_FW;
  207. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  208. "Tx Completion Release desc %d status %d outstanding %d",
  209. tx_desc->id, comp_status,
  210. qdf_atomic_read(&pdev->num_tx_outstanding));
  211. dp_tx_desc_free(soc, tx_desc, desc_pool_id);
  212. return;
  213. }
  214. /**
  215. * dp_tx_htt_metadata_prepare() - Prepare HTT metadata for special frames
  216. * @vdev: DP vdev Handle
  217. * @nbuf: skb
  218. *
  219. * Prepares and fills HTT metadata in the frame pre-header for special frames
  220. * that should be transmitted using varying transmit parameters.
  221. * There are 2 VDEV modes that currently needs this special metadata -
  222. * 1) Mesh Mode
  223. * 2) DSRC Mode
  224. *
  225. * Return: HTT metadata size
  226. *
  227. */
  228. static uint8_t dp_tx_prepare_htt_metadata(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  229. uint32_t *meta_data)
  230. {
  231. struct htt_tx_msdu_desc_ext2_t *desc_ext =
  232. (struct htt_tx_msdu_desc_ext2_t *) meta_data;
  233. uint8_t htt_desc_size;
  234. /* Size rounded of multiple of 8 bytes */
  235. uint8_t htt_desc_size_aligned;
  236. uint8_t *hdr = NULL;
  237. /*
  238. * Metadata - HTT MSDU Extension header
  239. */
  240. htt_desc_size = sizeof(struct htt_tx_msdu_desc_ext2_t);
  241. htt_desc_size_aligned = (htt_desc_size + 7) & ~0x7;
  242. if (vdev->mesh_vdev) {
  243. /* Fill and add HTT metaheader */
  244. hdr = qdf_nbuf_push_head(nbuf, htt_desc_size_aligned);
  245. if (hdr == NULL) {
  246. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  247. "Error in filling HTT metadata");
  248. return 0;
  249. }
  250. qdf_mem_copy(hdr, desc_ext, htt_desc_size);
  251. } else if (vdev->opmode == wlan_op_mode_ocb) {
  252. /* Todo - Add support for DSRC */
  253. }
  254. return htt_desc_size_aligned;
  255. }
  256. /**
  257. * dp_tx_prepare_tso_ext_desc() - Prepare MSDU extension descriptor for TSO
  258. * @tso_seg: TSO segment to process
  259. * @ext_desc: Pointer to MSDU extension descriptor
  260. *
  261. * Return: void
  262. */
  263. #if defined(FEATURE_TSO)
  264. static void dp_tx_prepare_tso_ext_desc(struct qdf_tso_seg_t *tso_seg,
  265. void *ext_desc)
  266. {
  267. uint8_t num_frag;
  268. uint32_t tso_flags;
  269. /*
  270. * Set tso_en, tcp_flags(NS, CWR, ECE, URG, ACK, PSH, RST, SYN, FIN),
  271. * tcp_flag_mask
  272. *
  273. * Checksum enable flags are set in TCL descriptor and not in Extension
  274. * Descriptor (H/W ignores checksum_en flags in MSDU ext descriptor)
  275. */
  276. tso_flags = *(uint32_t *) &tso_seg->tso_flags;
  277. hal_tx_ext_desc_set_tso_flags(ext_desc, tso_flags);
  278. hal_tx_ext_desc_set_msdu_length(ext_desc, tso_seg->tso_flags.l2_len,
  279. tso_seg->tso_flags.ip_len);
  280. hal_tx_ext_desc_set_tcp_seq(ext_desc, tso_seg->tso_flags.tcp_seq_num);
  281. hal_tx_ext_desc_set_ip_id(ext_desc, tso_seg->tso_flags.ip_id);
  282. for (num_frag = 0; num_frag < tso_seg->num_frags; num_frag++) {
  283. uint32_t lo = 0;
  284. uint32_t hi = 0;
  285. qdf_dmaaddr_to_32s(
  286. tso_seg->tso_frags[num_frag].paddr, &lo, &hi);
  287. hal_tx_ext_desc_set_buffer(ext_desc, num_frag, lo, hi,
  288. tso_seg->tso_frags[num_frag].length);
  289. }
  290. return;
  291. }
  292. #else
  293. static void dp_tx_prepare_tso_ext_desc(struct qdf_tso_seg_t *tso_seg,
  294. void *ext_desc)
  295. {
  296. return;
  297. }
  298. #endif
  299. #if defined(FEATURE_TSO)
  300. /**
  301. * dp_tx_free_tso_seg() - Loop through the tso segments
  302. * allocated and free them
  303. *
  304. * @soc: soc handle
  305. * @free_seg: list of tso segments
  306. * @msdu_info: msdu descriptor
  307. *
  308. * Return - void
  309. */
  310. static void dp_tx_free_tso_seg(struct dp_soc *soc,
  311. struct qdf_tso_seg_elem_t *free_seg,
  312. struct dp_tx_msdu_info_s *msdu_info)
  313. {
  314. struct qdf_tso_seg_elem_t *next_seg;
  315. while (free_seg) {
  316. next_seg = free_seg->next;
  317. dp_tx_tso_desc_free(soc,
  318. msdu_info->tx_queue.desc_pool_id,
  319. free_seg);
  320. free_seg = next_seg;
  321. }
  322. }
  323. /**
  324. * dp_tx_free_tso_num_seg() - Loop through the tso num segments
  325. * allocated and free them
  326. *
  327. * @soc: soc handle
  328. * @free_seg: list of tso segments
  329. * @msdu_info: msdu descriptor
  330. * Return - void
  331. */
  332. static void dp_tx_free_tso_num_seg(struct dp_soc *soc,
  333. struct qdf_tso_num_seg_elem_t *free_seg,
  334. struct dp_tx_msdu_info_s *msdu_info)
  335. {
  336. struct qdf_tso_num_seg_elem_t *next_seg;
  337. while (free_seg) {
  338. next_seg = free_seg->next;
  339. dp_tso_num_seg_free(soc,
  340. msdu_info->tx_queue.desc_pool_id,
  341. free_seg);
  342. free_seg = next_seg;
  343. }
  344. }
  345. /**
  346. * dp_tx_prepare_tso() - Given a jumbo msdu, prepare the TSO info
  347. * @vdev: virtual device handle
  348. * @msdu: network buffer
  349. * @msdu_info: meta data associated with the msdu
  350. *
  351. * Return: QDF_STATUS_SUCCESS success
  352. */
  353. static QDF_STATUS dp_tx_prepare_tso(struct dp_vdev *vdev,
  354. qdf_nbuf_t msdu, struct dp_tx_msdu_info_s *msdu_info)
  355. {
  356. struct qdf_tso_seg_elem_t *tso_seg;
  357. int num_seg = qdf_nbuf_get_tso_num_seg(msdu);
  358. struct dp_soc *soc = vdev->pdev->soc;
  359. struct qdf_tso_info_t *tso_info;
  360. struct qdf_tso_num_seg_elem_t *tso_num_seg;
  361. tso_info = &msdu_info->u.tso_info;
  362. tso_info->curr_seg = NULL;
  363. tso_info->tso_seg_list = NULL;
  364. tso_info->num_segs = num_seg;
  365. msdu_info->frm_type = dp_tx_frm_tso;
  366. tso_info->tso_num_seg_list = NULL;
  367. TSO_DEBUG(" %s: num_seg: %d", __func__, num_seg);
  368. while (num_seg) {
  369. tso_seg = dp_tx_tso_desc_alloc(
  370. soc, msdu_info->tx_queue.desc_pool_id);
  371. if (tso_seg) {
  372. tso_seg->next = tso_info->tso_seg_list;
  373. tso_info->tso_seg_list = tso_seg;
  374. num_seg--;
  375. } else {
  376. struct qdf_tso_seg_elem_t *free_seg =
  377. tso_info->tso_seg_list;
  378. dp_tx_free_tso_seg(soc, free_seg, msdu_info);
  379. return QDF_STATUS_E_NOMEM;
  380. }
  381. }
  382. TSO_DEBUG(" %s: num_seg: %d", __func__, num_seg);
  383. tso_num_seg = dp_tso_num_seg_alloc(soc,
  384. msdu_info->tx_queue.desc_pool_id);
  385. if (tso_num_seg) {
  386. tso_num_seg->next = tso_info->tso_num_seg_list;
  387. tso_info->tso_num_seg_list = tso_num_seg;
  388. } else {
  389. /* Bug: free tso_num_seg and tso_seg */
  390. /* Free the already allocated num of segments */
  391. struct qdf_tso_seg_elem_t *free_seg =
  392. tso_info->tso_seg_list;
  393. TSO_DEBUG(" %s: Failed alloc - Number of segs for a TSO packet",
  394. __func__);
  395. dp_tx_free_tso_seg(soc, free_seg, msdu_info);
  396. return QDF_STATUS_E_NOMEM;
  397. }
  398. msdu_info->num_seg =
  399. qdf_nbuf_get_tso_info(soc->osdev, msdu, tso_info);
  400. TSO_DEBUG(" %s: msdu_info->num_seg: %d", __func__,
  401. msdu_info->num_seg);
  402. if (!(msdu_info->num_seg)) {
  403. dp_tx_free_tso_seg(soc, tso_info->tso_seg_list, msdu_info);
  404. dp_tx_free_tso_num_seg(soc, tso_info->tso_num_seg_list,
  405. msdu_info);
  406. return QDF_STATUS_E_INVAL;
  407. }
  408. tso_info->curr_seg = tso_info->tso_seg_list;
  409. return QDF_STATUS_SUCCESS;
  410. }
  411. #else
  412. static QDF_STATUS dp_tx_prepare_tso(struct dp_vdev *vdev,
  413. qdf_nbuf_t msdu, struct dp_tx_msdu_info_s *msdu_info)
  414. {
  415. return QDF_STATUS_E_NOMEM;
  416. }
  417. #endif
  418. /**
  419. * dp_tx_prepare_ext_desc() - Allocate and prepare MSDU extension descriptor
  420. * @vdev: DP Vdev handle
  421. * @msdu_info: MSDU info to be setup in MSDU extension descriptor
  422. * @desc_pool_id: Descriptor Pool ID
  423. *
  424. * Return:
  425. */
  426. static
  427. struct dp_tx_ext_desc_elem_s *dp_tx_prepare_ext_desc(struct dp_vdev *vdev,
  428. struct dp_tx_msdu_info_s *msdu_info, uint8_t desc_pool_id)
  429. {
  430. uint8_t i;
  431. uint8_t cached_ext_desc[HAL_TX_EXT_DESC_WITH_META_DATA];
  432. struct dp_tx_seg_info_s *seg_info;
  433. struct dp_tx_ext_desc_elem_s *msdu_ext_desc;
  434. struct dp_soc *soc = vdev->pdev->soc;
  435. /* Allocate an extension descriptor */
  436. msdu_ext_desc = dp_tx_ext_desc_alloc(soc, desc_pool_id);
  437. qdf_mem_zero(&cached_ext_desc[0], HAL_TX_EXT_DESC_WITH_META_DATA);
  438. if (!msdu_ext_desc) {
  439. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  440. return NULL;
  441. }
  442. if (msdu_info->exception_fw &&
  443. qdf_unlikely(vdev->mesh_vdev)) {
  444. qdf_mem_copy(&cached_ext_desc[HAL_TX_EXTENSION_DESC_LEN_BYTES],
  445. &msdu_info->meta_data[0],
  446. sizeof(struct htt_tx_msdu_desc_ext2_t));
  447. qdf_atomic_inc(&vdev->pdev->num_tx_exception);
  448. }
  449. switch (msdu_info->frm_type) {
  450. case dp_tx_frm_sg:
  451. case dp_tx_frm_me:
  452. case dp_tx_frm_raw:
  453. seg_info = msdu_info->u.sg_info.curr_seg;
  454. /* Update the buffer pointers in MSDU Extension Descriptor */
  455. for (i = 0; i < seg_info->frag_cnt; i++) {
  456. hal_tx_ext_desc_set_buffer(&cached_ext_desc[0], i,
  457. seg_info->frags[i].paddr_lo,
  458. seg_info->frags[i].paddr_hi,
  459. seg_info->frags[i].len);
  460. }
  461. break;
  462. case dp_tx_frm_tso:
  463. dp_tx_prepare_tso_ext_desc(&msdu_info->u.tso_info.curr_seg->seg,
  464. &cached_ext_desc[0]);
  465. break;
  466. default:
  467. break;
  468. }
  469. QDF_TRACE_HEX_DUMP(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  470. cached_ext_desc, HAL_TX_EXT_DESC_WITH_META_DATA);
  471. hal_tx_ext_desc_sync(&cached_ext_desc[0],
  472. msdu_ext_desc->vaddr);
  473. return msdu_ext_desc;
  474. }
  475. /**
  476. * dp_tx_trace_pkt() - Trace TX packet at DP layer
  477. *
  478. * @skb: skb to be traced
  479. * @msdu_id: msdu_id of the packet
  480. * @vdev_id: vdev_id of the packet
  481. *
  482. * Return: None
  483. */
  484. static void dp_tx_trace_pkt(qdf_nbuf_t skb, uint16_t msdu_id,
  485. uint8_t vdev_id)
  486. {
  487. QDF_NBUF_CB_TX_PACKET_TRACK(skb) = QDF_NBUF_TX_PKT_DATA_TRACK;
  488. QDF_NBUF_CB_TX_DP_TRACE(skb) = 1;
  489. DPTRACE(qdf_dp_trace_ptr(skb,
  490. QDF_DP_TRACE_LI_DP_TX_PACKET_PTR_RECORD,
  491. QDF_TRACE_DEFAULT_PDEV_ID,
  492. qdf_nbuf_data_addr(skb),
  493. sizeof(qdf_nbuf_data(skb)),
  494. msdu_id, vdev_id));
  495. qdf_dp_trace_log_pkt(vdev_id, skb, QDF_TX, QDF_TRACE_DEFAULT_PDEV_ID);
  496. DPTRACE(qdf_dp_trace_data_pkt(skb, QDF_TRACE_DEFAULT_PDEV_ID,
  497. QDF_DP_TRACE_LI_DP_TX_PACKET_RECORD,
  498. msdu_id, QDF_TX));
  499. }
  500. /**
  501. * dp_tx_desc_prepare_single - Allocate and prepare Tx descriptor
  502. * @vdev: DP vdev handle
  503. * @nbuf: skb
  504. * @desc_pool_id: Descriptor pool ID
  505. * @meta_data: Metadata to the fw
  506. * @tx_exc_metadata: Handle that holds exception path metadata
  507. * Allocate and prepare Tx descriptor with msdu information.
  508. *
  509. * Return: Pointer to Tx Descriptor on success,
  510. * NULL on failure
  511. */
  512. static
  513. struct dp_tx_desc_s *dp_tx_prepare_desc_single(struct dp_vdev *vdev,
  514. qdf_nbuf_t nbuf, uint8_t desc_pool_id,
  515. struct dp_tx_msdu_info_s *msdu_info,
  516. struct cdp_tx_exception_metadata *tx_exc_metadata)
  517. {
  518. uint8_t align_pad;
  519. uint8_t is_exception = 0;
  520. uint8_t htt_hdr_size;
  521. struct ether_header *eh;
  522. struct dp_tx_desc_s *tx_desc;
  523. struct dp_pdev *pdev = vdev->pdev;
  524. struct dp_soc *soc = pdev->soc;
  525. /* Allocate software Tx descriptor */
  526. tx_desc = dp_tx_desc_alloc(soc, desc_pool_id);
  527. if (qdf_unlikely(!tx_desc)) {
  528. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  529. return NULL;
  530. }
  531. /* Flow control/Congestion Control counters */
  532. qdf_atomic_inc(&pdev->num_tx_outstanding);
  533. /* Initialize the SW tx descriptor */
  534. tx_desc->nbuf = nbuf;
  535. tx_desc->frm_type = dp_tx_frm_std;
  536. tx_desc->tx_encap_type = (tx_exc_metadata ?
  537. tx_exc_metadata->tx_encap_type : vdev->tx_encap_type);
  538. tx_desc->vdev = vdev;
  539. tx_desc->pdev = pdev;
  540. tx_desc->msdu_ext_desc = NULL;
  541. tx_desc->pkt_offset = 0;
  542. dp_tx_trace_pkt(nbuf, tx_desc->id, vdev->vdev_id);
  543. /* Reset the control block */
  544. qdf_nbuf_reset_ctxt(nbuf);
  545. /*
  546. * For special modes (vdev_type == ocb or mesh), data frames should be
  547. * transmitted using varying transmit parameters (tx spec) which include
  548. * transmit rate, power, priority, channel, channel bandwidth , nss etc.
  549. * These are filled in HTT MSDU descriptor and sent in frame pre-header.
  550. * These frames are sent as exception packets to firmware.
  551. *
  552. * HW requirement is that metadata should always point to a
  553. * 8-byte aligned address. So we add alignment pad to start of buffer.
  554. * HTT Metadata should be ensured to be multiple of 8-bytes,
  555. * to get 8-byte aligned start address along with align_pad added
  556. *
  557. * |-----------------------------|
  558. * | |
  559. * |-----------------------------| <-----Buffer Pointer Address given
  560. * | | ^ in HW descriptor (aligned)
  561. * | HTT Metadata | |
  562. * | | |
  563. * | | | Packet Offset given in descriptor
  564. * | | |
  565. * |-----------------------------| |
  566. * | Alignment Pad | v
  567. * |-----------------------------| <----- Actual buffer start address
  568. * | SKB Data | (Unaligned)
  569. * | |
  570. * | |
  571. * | |
  572. * | |
  573. * | |
  574. * |-----------------------------|
  575. */
  576. if (qdf_unlikely((msdu_info->exception_fw)) ||
  577. (vdev->opmode == wlan_op_mode_ocb)) {
  578. align_pad = ((unsigned long) qdf_nbuf_data(nbuf)) & 0x7;
  579. if (qdf_nbuf_push_head(nbuf, align_pad) == NULL) {
  580. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  581. "qdf_nbuf_push_head failed");
  582. goto failure;
  583. }
  584. htt_hdr_size = dp_tx_prepare_htt_metadata(vdev, nbuf,
  585. msdu_info->meta_data);
  586. if (htt_hdr_size == 0)
  587. goto failure;
  588. tx_desc->pkt_offset = align_pad + htt_hdr_size;
  589. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  590. is_exception = 1;
  591. }
  592. if (qdf_unlikely(QDF_STATUS_SUCCESS !=
  593. qdf_nbuf_map(soc->osdev, nbuf,
  594. QDF_DMA_TO_DEVICE))) {
  595. /* Handle failure */
  596. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  597. "qdf_nbuf_map failed");
  598. DP_STATS_INC(vdev, tx_i.dropped.dma_error, 1);
  599. goto failure;
  600. }
  601. if (qdf_unlikely(vdev->nawds_enabled)) {
  602. eh = (struct ether_header *) qdf_nbuf_data(nbuf);
  603. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost)) {
  604. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  605. is_exception = 1;
  606. }
  607. }
  608. #if !TQM_BYPASS_WAR
  609. if (is_exception || tx_exc_metadata)
  610. #endif
  611. {
  612. /* Temporary WAR due to TQM VP issues */
  613. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  614. qdf_atomic_inc(&pdev->num_tx_exception);
  615. }
  616. return tx_desc;
  617. failure:
  618. dp_tx_desc_release(tx_desc, desc_pool_id);
  619. return NULL;
  620. }
  621. /**
  622. * dp_tx_prepare_desc() - Allocate and prepare Tx descriptor for multisegment frame
  623. * @vdev: DP vdev handle
  624. * @nbuf: skb
  625. * @msdu_info: Info to be setup in MSDU descriptor and MSDU extension descriptor
  626. * @desc_pool_id : Descriptor Pool ID
  627. *
  628. * Allocate and prepare Tx descriptor with msdu and fragment descritor
  629. * information. For frames wth fragments, allocate and prepare
  630. * an MSDU extension descriptor
  631. *
  632. * Return: Pointer to Tx Descriptor on success,
  633. * NULL on failure
  634. */
  635. static struct dp_tx_desc_s *dp_tx_prepare_desc(struct dp_vdev *vdev,
  636. qdf_nbuf_t nbuf, struct dp_tx_msdu_info_s *msdu_info,
  637. uint8_t desc_pool_id)
  638. {
  639. struct dp_tx_desc_s *tx_desc;
  640. struct dp_tx_ext_desc_elem_s *msdu_ext_desc;
  641. struct dp_pdev *pdev = vdev->pdev;
  642. struct dp_soc *soc = pdev->soc;
  643. /* Allocate software Tx descriptor */
  644. tx_desc = dp_tx_desc_alloc(soc, desc_pool_id);
  645. if (!tx_desc) {
  646. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  647. return NULL;
  648. }
  649. /* Flow control/Congestion Control counters */
  650. qdf_atomic_inc(&pdev->num_tx_outstanding);
  651. /* Initialize the SW tx descriptor */
  652. tx_desc->nbuf = nbuf;
  653. tx_desc->frm_type = msdu_info->frm_type;
  654. tx_desc->tx_encap_type = vdev->tx_encap_type;
  655. tx_desc->vdev = vdev;
  656. tx_desc->pdev = pdev;
  657. tx_desc->pkt_offset = 0;
  658. tx_desc->tso_desc = msdu_info->u.tso_info.curr_seg;
  659. tx_desc->tso_num_desc = msdu_info->u.tso_info.tso_num_seg_list;
  660. dp_tx_trace_pkt(nbuf, tx_desc->id, vdev->vdev_id);
  661. /* Reset the control block */
  662. qdf_nbuf_reset_ctxt(nbuf);
  663. /* Handle scattered frames - TSO/SG/ME */
  664. /* Allocate and prepare an extension descriptor for scattered frames */
  665. msdu_ext_desc = dp_tx_prepare_ext_desc(vdev, msdu_info, desc_pool_id);
  666. if (!msdu_ext_desc) {
  667. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  668. "%s Tx Extension Descriptor Alloc Fail",
  669. __func__);
  670. goto failure;
  671. }
  672. #if TQM_BYPASS_WAR
  673. /* Temporary WAR due to TQM VP issues */
  674. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  675. qdf_atomic_inc(&pdev->num_tx_exception);
  676. #endif
  677. if (qdf_unlikely(msdu_info->exception_fw))
  678. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  679. tx_desc->msdu_ext_desc = msdu_ext_desc;
  680. tx_desc->flags |= DP_TX_DESC_FLAG_FRAG;
  681. return tx_desc;
  682. failure:
  683. dp_tx_desc_release(tx_desc, desc_pool_id);
  684. return NULL;
  685. }
  686. /**
  687. * dp_tx_prepare_raw() - Prepare RAW packet TX
  688. * @vdev: DP vdev handle
  689. * @nbuf: buffer pointer
  690. * @seg_info: Pointer to Segment info Descriptor to be prepared
  691. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension
  692. * descriptor
  693. *
  694. * Return:
  695. */
  696. static qdf_nbuf_t dp_tx_prepare_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  697. struct dp_tx_seg_info_s *seg_info, struct dp_tx_msdu_info_s *msdu_info)
  698. {
  699. qdf_nbuf_t curr_nbuf = NULL;
  700. uint16_t total_len = 0;
  701. qdf_dma_addr_t paddr;
  702. int32_t i;
  703. int32_t mapped_buf_num = 0;
  704. struct dp_tx_sg_info_s *sg_info = &msdu_info->u.sg_info;
  705. qdf_dot3_qosframe_t *qos_wh = (qdf_dot3_qosframe_t *) nbuf->data;
  706. DP_STATS_INC_PKT(vdev, tx_i.raw.raw_pkt, 1, qdf_nbuf_len(nbuf));
  707. /* SWAR for HW: Enable WEP bit in the AMSDU frames for RAW mode */
  708. if (qos_wh->i_fc[0] & IEEE80211_FC0_SUBTYPE_QOS)
  709. qos_wh->i_fc[1] |= IEEE80211_FC1_WEP;
  710. for (curr_nbuf = nbuf, i = 0; curr_nbuf;
  711. curr_nbuf = qdf_nbuf_next(curr_nbuf), i++) {
  712. if (QDF_STATUS_SUCCESS != qdf_nbuf_map(vdev->osdev, curr_nbuf,
  713. QDF_DMA_TO_DEVICE)) {
  714. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  715. "%s dma map error ", __func__);
  716. DP_STATS_INC(vdev, tx_i.raw.dma_map_error, 1);
  717. mapped_buf_num = i;
  718. goto error;
  719. }
  720. paddr = qdf_nbuf_get_frag_paddr(curr_nbuf, 0);
  721. seg_info->frags[i].paddr_lo = paddr;
  722. seg_info->frags[i].paddr_hi = ((uint64_t)paddr >> 32);
  723. seg_info->frags[i].len = qdf_nbuf_len(curr_nbuf);
  724. seg_info->frags[i].vaddr = (void *) curr_nbuf;
  725. total_len += qdf_nbuf_len(curr_nbuf);
  726. }
  727. seg_info->frag_cnt = i;
  728. seg_info->total_len = total_len;
  729. seg_info->next = NULL;
  730. sg_info->curr_seg = seg_info;
  731. msdu_info->frm_type = dp_tx_frm_raw;
  732. msdu_info->num_seg = 1;
  733. return nbuf;
  734. error:
  735. i = 0;
  736. while (nbuf) {
  737. curr_nbuf = nbuf;
  738. if (i < mapped_buf_num) {
  739. qdf_nbuf_unmap(vdev->osdev, curr_nbuf, QDF_DMA_TO_DEVICE);
  740. i++;
  741. }
  742. nbuf = qdf_nbuf_next(nbuf);
  743. qdf_nbuf_free(curr_nbuf);
  744. }
  745. return NULL;
  746. }
  747. /**
  748. * dp_tx_hw_enqueue() - Enqueue to TCL HW for transmit
  749. * @soc: DP Soc Handle
  750. * @vdev: DP vdev handle
  751. * @tx_desc: Tx Descriptor Handle
  752. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  753. * @fw_metadata: Metadata to send to Target Firmware along with frame
  754. * @ring_id: Ring ID of H/W ring to which we enqueue the packet
  755. * @tx_exc_metadata: Handle that holds exception path meta data
  756. *
  757. * Gets the next free TCL HW DMA descriptor and sets up required parameters
  758. * from software Tx descriptor
  759. *
  760. * Return:
  761. */
  762. static QDF_STATUS dp_tx_hw_enqueue(struct dp_soc *soc, struct dp_vdev *vdev,
  763. struct dp_tx_desc_s *tx_desc, uint8_t tid,
  764. uint16_t fw_metadata, uint8_t ring_id,
  765. struct cdp_tx_exception_metadata
  766. *tx_exc_metadata)
  767. {
  768. uint8_t type;
  769. uint16_t length;
  770. void *hal_tx_desc, *hal_tx_desc_cached;
  771. qdf_dma_addr_t dma_addr;
  772. uint8_t cached_desc[HAL_TX_DESC_LEN_BYTES];
  773. enum cdp_sec_type sec_type = (tx_exc_metadata ?
  774. tx_exc_metadata->sec_type : vdev->sec_type);
  775. /* Return Buffer Manager ID */
  776. uint8_t bm_id = ring_id;
  777. void *hal_srng = soc->tcl_data_ring[ring_id].hal_srng;
  778. hal_tx_desc_cached = (void *) cached_desc;
  779. qdf_mem_zero_outline(hal_tx_desc_cached, HAL_TX_DESC_LEN_BYTES);
  780. if (tx_desc->flags & DP_TX_DESC_FLAG_FRAG) {
  781. length = HAL_TX_EXT_DESC_WITH_META_DATA;
  782. type = HAL_TX_BUF_TYPE_EXT_DESC;
  783. dma_addr = tx_desc->msdu_ext_desc->paddr;
  784. } else {
  785. length = qdf_nbuf_len(tx_desc->nbuf) - tx_desc->pkt_offset;
  786. type = HAL_TX_BUF_TYPE_BUFFER;
  787. dma_addr = qdf_nbuf_mapped_paddr_get(tx_desc->nbuf);
  788. }
  789. hal_tx_desc_set_fw_metadata(hal_tx_desc_cached, fw_metadata);
  790. hal_tx_desc_set_buf_addr(hal_tx_desc_cached,
  791. dma_addr, bm_id, tx_desc->id,
  792. type, soc->hal_soc);
  793. if (!dp_tx_is_desc_id_valid(soc, tx_desc->id))
  794. return QDF_STATUS_E_RESOURCES;
  795. hal_tx_desc_set_buf_length(hal_tx_desc_cached, length);
  796. hal_tx_desc_set_buf_offset(hal_tx_desc_cached, tx_desc->pkt_offset);
  797. hal_tx_desc_set_encap_type(hal_tx_desc_cached, tx_desc->tx_encap_type);
  798. hal_tx_desc_set_lmac_id(soc->hal_soc, hal_tx_desc_cached,
  799. HAL_TX_DESC_DEFAULT_LMAC_ID);
  800. hal_tx_desc_set_dscp_tid_table_id(soc->hal_soc, hal_tx_desc_cached,
  801. vdev->dscp_tid_map_id);
  802. hal_tx_desc_set_encrypt_type(hal_tx_desc_cached,
  803. sec_type_map[sec_type]);
  804. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  805. "%s length:%d , type = %d, dma_addr %llx, offset %d desc id %u",
  806. __func__, length, type, (uint64_t)dma_addr,
  807. tx_desc->pkt_offset, tx_desc->id);
  808. if (tx_desc->flags & DP_TX_DESC_FLAG_TO_FW)
  809. hal_tx_desc_set_to_fw(hal_tx_desc_cached, 1);
  810. hal_tx_desc_set_addr_search_flags(hal_tx_desc_cached,
  811. vdev->hal_desc_addr_search_flags);
  812. /* verify checksum offload configuration*/
  813. if ((wlan_cfg_get_checksum_offload(soc->wlan_cfg_ctx)) &&
  814. ((qdf_nbuf_get_tx_cksum(tx_desc->nbuf) == QDF_NBUF_TX_CKSUM_TCP_UDP)
  815. || qdf_nbuf_is_tso(tx_desc->nbuf))) {
  816. hal_tx_desc_set_l3_checksum_en(hal_tx_desc_cached, 1);
  817. hal_tx_desc_set_l4_checksum_en(hal_tx_desc_cached, 1);
  818. }
  819. if (tid != HTT_TX_EXT_TID_INVALID)
  820. hal_tx_desc_set_hlos_tid(hal_tx_desc_cached, tid);
  821. if (tx_desc->flags & DP_TX_DESC_FLAG_MESH)
  822. hal_tx_desc_set_mesh_en(hal_tx_desc_cached, 1);
  823. /* Sync cached descriptor with HW */
  824. hal_tx_desc = hal_srng_src_get_next(soc->hal_soc, hal_srng);
  825. if (!hal_tx_desc) {
  826. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  827. "%s TCL ring full ring_id:%d", __func__, ring_id);
  828. DP_STATS_INC(soc, tx.tcl_ring_full[ring_id], 1);
  829. DP_STATS_INC(vdev, tx_i.dropped.enqueue_fail, 1);
  830. return QDF_STATUS_E_RESOURCES;
  831. }
  832. tx_desc->flags |= DP_TX_DESC_FLAG_QUEUED_TX;
  833. hal_tx_desc_sync(hal_tx_desc_cached, hal_tx_desc);
  834. DP_STATS_INC_PKT(vdev, tx_i.processed, 1, length);
  835. return QDF_STATUS_SUCCESS;
  836. }
  837. /**
  838. * dp_cce_classify() - Classify the frame based on CCE rules
  839. * @vdev: DP vdev handle
  840. * @nbuf: skb
  841. *
  842. * Classify frames based on CCE rules
  843. * Return: bool( true if classified,
  844. * else false)
  845. */
  846. static bool dp_cce_classify(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  847. {
  848. struct ether_header *eh = NULL;
  849. uint16_t ether_type;
  850. qdf_llc_t *llcHdr;
  851. qdf_nbuf_t nbuf_clone = NULL;
  852. qdf_dot3_qosframe_t *qos_wh = NULL;
  853. /* for mesh packets don't do any classification */
  854. if (qdf_unlikely(vdev->mesh_vdev))
  855. return false;
  856. if (qdf_likely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  857. eh = (struct ether_header *) qdf_nbuf_data(nbuf);
  858. ether_type = eh->ether_type;
  859. llcHdr = (qdf_llc_t *)(nbuf->data +
  860. sizeof(struct ether_header));
  861. } else {
  862. qos_wh = (qdf_dot3_qosframe_t *) nbuf->data;
  863. /* For encrypted packets don't do any classification */
  864. if (qdf_unlikely(qos_wh->i_fc[1] & IEEE80211_FC1_WEP))
  865. return false;
  866. if (qdf_unlikely(qos_wh->i_fc[0] & QDF_IEEE80211_FC0_SUBTYPE_QOS)) {
  867. if (qdf_unlikely(
  868. qos_wh->i_fc[1] & QDF_IEEE80211_FC1_TODS &&
  869. qos_wh->i_fc[1] & QDF_IEEE80211_FC1_FROMDS)) {
  870. ether_type = *(uint16_t *)(nbuf->data
  871. + QDF_IEEE80211_4ADDR_HDR_LEN
  872. + sizeof(qdf_llc_t)
  873. - sizeof(ether_type));
  874. llcHdr = (qdf_llc_t *)(nbuf->data +
  875. QDF_IEEE80211_4ADDR_HDR_LEN);
  876. } else {
  877. ether_type = *(uint16_t *)(nbuf->data
  878. + QDF_IEEE80211_3ADDR_HDR_LEN
  879. + sizeof(qdf_llc_t)
  880. - sizeof(ether_type));
  881. llcHdr = (qdf_llc_t *)(nbuf->data +
  882. QDF_IEEE80211_3ADDR_HDR_LEN);
  883. }
  884. if (qdf_unlikely(DP_FRAME_IS_SNAP(llcHdr)
  885. && (ether_type ==
  886. qdf_htons(QDF_NBUF_TRAC_EAPOL_ETH_TYPE)))) {
  887. DP_STATS_INC(vdev, tx_i.cce_classified_raw, 1);
  888. return true;
  889. }
  890. }
  891. return false;
  892. }
  893. if (qdf_unlikely(DP_FRAME_IS_SNAP(llcHdr))) {
  894. ether_type = *(uint16_t *)(nbuf->data + 2*ETHER_ADDR_LEN +
  895. sizeof(*llcHdr));
  896. nbuf_clone = qdf_nbuf_clone(nbuf);
  897. if (qdf_unlikely(nbuf_clone)) {
  898. qdf_nbuf_pull_head(nbuf_clone, sizeof(*llcHdr));
  899. if (ether_type == htons(ETHERTYPE_8021Q)) {
  900. qdf_nbuf_pull_head(nbuf_clone,
  901. sizeof(qdf_net_vlanhdr_t));
  902. }
  903. }
  904. } else {
  905. if (ether_type == htons(ETHERTYPE_8021Q)) {
  906. nbuf_clone = qdf_nbuf_clone(nbuf);
  907. if (qdf_unlikely(nbuf_clone)) {
  908. qdf_nbuf_pull_head(nbuf_clone,
  909. sizeof(qdf_net_vlanhdr_t));
  910. }
  911. }
  912. }
  913. if (qdf_unlikely(nbuf_clone))
  914. nbuf = nbuf_clone;
  915. if (qdf_unlikely(qdf_nbuf_is_ipv4_eapol_pkt(nbuf)
  916. || qdf_nbuf_is_ipv4_arp_pkt(nbuf)
  917. || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)
  918. || qdf_nbuf_is_ipv4_tdls_pkt(nbuf)
  919. || (qdf_nbuf_is_ipv4_pkt(nbuf)
  920. && qdf_nbuf_is_ipv4_dhcp_pkt(nbuf))
  921. || (qdf_nbuf_is_ipv6_pkt(nbuf) &&
  922. qdf_nbuf_is_ipv6_dhcp_pkt(nbuf)))) {
  923. if (qdf_unlikely(nbuf_clone != NULL))
  924. qdf_nbuf_free(nbuf_clone);
  925. return true;
  926. }
  927. if (qdf_unlikely(nbuf_clone != NULL))
  928. qdf_nbuf_free(nbuf_clone);
  929. return false;
  930. }
  931. /**
  932. * dp_tx_classify_tid() - Obtain TID to be used for this frame
  933. * @vdev: DP vdev handle
  934. * @nbuf: skb
  935. *
  936. * Extract the DSCP or PCP information from frame and map into TID value.
  937. * Software based TID classification is required when more than 2 DSCP-TID
  938. * mapping tables are needed.
  939. * Hardware supports 2 DSCP-TID mapping tables
  940. *
  941. * Return: void
  942. */
  943. static void dp_tx_classify_tid(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  944. struct dp_tx_msdu_info_s *msdu_info)
  945. {
  946. uint8_t tos = 0, dscp_tid_override = 0;
  947. uint8_t *hdr_ptr, *L3datap;
  948. uint8_t is_mcast = 0;
  949. struct ether_header *eh = NULL;
  950. qdf_ethervlan_header_t *evh = NULL;
  951. uint16_t ether_type;
  952. qdf_llc_t *llcHdr;
  953. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  954. DP_TX_TID_OVERRIDE(msdu_info, nbuf);
  955. if (vdev->dscp_tid_map_id <= 1)
  956. return;
  957. /* for mesh packets don't do any classification */
  958. if (qdf_unlikely(vdev->mesh_vdev))
  959. return;
  960. if (qdf_likely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  961. eh = (struct ether_header *) nbuf->data;
  962. hdr_ptr = eh->ether_dhost;
  963. L3datap = hdr_ptr + sizeof(struct ether_header);
  964. } else {
  965. qdf_dot3_qosframe_t *qos_wh =
  966. (qdf_dot3_qosframe_t *) nbuf->data;
  967. msdu_info->tid = qos_wh->i_fc[0] & DP_FC0_SUBTYPE_QOS ?
  968. qos_wh->i_qos[0] & DP_QOS_TID : 0;
  969. return;
  970. }
  971. is_mcast = DP_FRAME_IS_MULTICAST(hdr_ptr);
  972. ether_type = eh->ether_type;
  973. llcHdr = (qdf_llc_t *)(nbuf->data + sizeof(struct ether_header));
  974. /*
  975. * Check if packet is dot3 or eth2 type.
  976. */
  977. if (DP_FRAME_IS_LLC(ether_type) && DP_FRAME_IS_SNAP(llcHdr)) {
  978. ether_type = (uint16_t)*(nbuf->data + 2*ETHER_ADDR_LEN +
  979. sizeof(*llcHdr));
  980. if (ether_type == htons(ETHERTYPE_8021Q)) {
  981. L3datap = hdr_ptr + sizeof(qdf_ethervlan_header_t) +
  982. sizeof(*llcHdr);
  983. ether_type = (uint16_t)*(nbuf->data + 2*ETHER_ADDR_LEN
  984. + sizeof(*llcHdr) +
  985. sizeof(qdf_net_vlanhdr_t));
  986. } else {
  987. L3datap = hdr_ptr + sizeof(struct ether_header) +
  988. sizeof(*llcHdr);
  989. }
  990. } else {
  991. if (ether_type == htons(ETHERTYPE_8021Q)) {
  992. evh = (qdf_ethervlan_header_t *) eh;
  993. ether_type = evh->ether_type;
  994. L3datap = hdr_ptr + sizeof(qdf_ethervlan_header_t);
  995. }
  996. }
  997. /*
  998. * Find priority from IP TOS DSCP field
  999. */
  1000. if (qdf_nbuf_is_ipv4_pkt(nbuf)) {
  1001. qdf_net_iphdr_t *ip = (qdf_net_iphdr_t *) L3datap;
  1002. if (qdf_nbuf_is_ipv4_dhcp_pkt(nbuf)) {
  1003. /* Only for unicast frames */
  1004. if (!is_mcast) {
  1005. /* send it on VO queue */
  1006. msdu_info->tid = DP_VO_TID;
  1007. }
  1008. } else {
  1009. /*
  1010. * IP frame: exclude ECN bits 0-1 and map DSCP bits 2-7
  1011. * from TOS byte.
  1012. */
  1013. tos = ip->ip_tos;
  1014. dscp_tid_override = 1;
  1015. }
  1016. } else if (qdf_nbuf_is_ipv6_pkt(nbuf)) {
  1017. /* TODO
  1018. * use flowlabel
  1019. *igmpmld cases to be handled in phase 2
  1020. */
  1021. unsigned long ver_pri_flowlabel;
  1022. unsigned long pri;
  1023. ver_pri_flowlabel = *(unsigned long *) L3datap;
  1024. pri = (ntohl(ver_pri_flowlabel) & IPV6_FLOWINFO_PRIORITY) >>
  1025. DP_IPV6_PRIORITY_SHIFT;
  1026. tos = pri;
  1027. dscp_tid_override = 1;
  1028. } else if (qdf_nbuf_is_ipv4_eapol_pkt(nbuf))
  1029. msdu_info->tid = DP_VO_TID;
  1030. else if (qdf_nbuf_is_ipv4_arp_pkt(nbuf)) {
  1031. /* Only for unicast frames */
  1032. if (!is_mcast) {
  1033. /* send ucast arp on VO queue */
  1034. msdu_info->tid = DP_VO_TID;
  1035. }
  1036. }
  1037. /*
  1038. * Assign all MCAST packets to BE
  1039. */
  1040. if (qdf_unlikely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1041. if (is_mcast) {
  1042. tos = 0;
  1043. dscp_tid_override = 1;
  1044. }
  1045. }
  1046. if (dscp_tid_override == 1) {
  1047. tos = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  1048. msdu_info->tid = pdev->dscp_tid_map[vdev->dscp_tid_map_id][tos];
  1049. }
  1050. return;
  1051. }
  1052. #ifdef CONVERGED_TDLS_ENABLE
  1053. /**
  1054. * dp_tx_update_tdls_flags() - Update descriptor flags for TDLS frame
  1055. * @tx_desc: TX descriptor
  1056. *
  1057. * Return: None
  1058. */
  1059. static void dp_tx_update_tdls_flags(struct dp_tx_desc_s *tx_desc)
  1060. {
  1061. if (tx_desc->vdev) {
  1062. if (tx_desc->vdev->is_tdls_frame)
  1063. tx_desc->flags |= DP_TX_DESC_FLAG_TDLS_FRAME;
  1064. tx_desc->vdev->is_tdls_frame = false;
  1065. }
  1066. }
  1067. /**
  1068. * dp_non_std_tx_comp_free_buff() - Free the non std tx packet buffer
  1069. * @tx_desc: TX descriptor
  1070. * @vdev: datapath vdev handle
  1071. *
  1072. * Return: None
  1073. */
  1074. static void dp_non_std_tx_comp_free_buff(struct dp_tx_desc_s *tx_desc,
  1075. struct dp_vdev *vdev)
  1076. {
  1077. struct hal_tx_completion_status ts = {0};
  1078. qdf_nbuf_t nbuf = tx_desc->nbuf;
  1079. hal_tx_comp_get_status(&tx_desc->comp, &ts, vdev->pdev->soc->hal_soc);
  1080. if (vdev->tx_non_std_data_callback.func) {
  1081. qdf_nbuf_set_next(tx_desc->nbuf, NULL);
  1082. vdev->tx_non_std_data_callback.func(
  1083. vdev->tx_non_std_data_callback.ctxt,
  1084. nbuf, ts.status);
  1085. return;
  1086. }
  1087. }
  1088. #endif
  1089. /**
  1090. * dp_tx_send_msdu_single() - Setup descriptor and enqueue single MSDU to TCL
  1091. * @vdev: DP vdev handle
  1092. * @nbuf: skb
  1093. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  1094. * @meta_data: Metadata to the fw
  1095. * @tx_q: Tx queue to be used for this Tx frame
  1096. * @peer_id: peer_id of the peer in case of NAWDS frames
  1097. * @tx_exc_metadata: Handle that holds exception path metadata
  1098. *
  1099. * Return: NULL on success,
  1100. * nbuf when it fails to send
  1101. */
  1102. static qdf_nbuf_t dp_tx_send_msdu_single(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1103. struct dp_tx_msdu_info_s *msdu_info, uint16_t peer_id,
  1104. struct cdp_tx_exception_metadata *tx_exc_metadata)
  1105. {
  1106. struct dp_pdev *pdev = vdev->pdev;
  1107. struct dp_soc *soc = pdev->soc;
  1108. struct dp_tx_desc_s *tx_desc;
  1109. QDF_STATUS status;
  1110. struct dp_tx_queue *tx_q = &(msdu_info->tx_queue);
  1111. void *hal_srng = soc->tcl_data_ring[tx_q->ring_id].hal_srng;
  1112. uint16_t htt_tcl_metadata = 0;
  1113. uint8_t tid = msdu_info->tid;
  1114. /* Setup Tx descriptor for an MSDU, and MSDU extension descriptor */
  1115. tx_desc = dp_tx_prepare_desc_single(vdev, nbuf, tx_q->desc_pool_id,
  1116. msdu_info, tx_exc_metadata);
  1117. if (!tx_desc) {
  1118. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1119. "%s Tx_desc prepare Fail vdev %pK queue %d",
  1120. __func__, vdev, tx_q->desc_pool_id);
  1121. return nbuf;
  1122. }
  1123. if (qdf_unlikely(soc->cce_disable)) {
  1124. if (dp_cce_classify(vdev, nbuf) == true) {
  1125. DP_STATS_INC(vdev, tx_i.cce_classified, 1);
  1126. tid = DP_VO_TID;
  1127. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1128. }
  1129. }
  1130. dp_tx_update_tdls_flags(tx_desc);
  1131. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  1132. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1133. "%s %d : HAL RING Access Failed -- %pK",
  1134. __func__, __LINE__, hal_srng);
  1135. DP_STATS_INC(vdev, tx_i.dropped.ring_full, 1);
  1136. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1137. goto fail_return;
  1138. }
  1139. if (qdf_unlikely(peer_id == DP_INVALID_PEER)) {
  1140. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1141. HTT_TX_TCL_METADATA_HOST_INSPECTED_SET(htt_tcl_metadata, 1);
  1142. } else if (qdf_unlikely(peer_id != HTT_INVALID_PEER)) {
  1143. HTT_TX_TCL_METADATA_TYPE_SET(htt_tcl_metadata,
  1144. HTT_TCL_METADATA_TYPE_PEER_BASED);
  1145. HTT_TX_TCL_METADATA_PEER_ID_SET(htt_tcl_metadata,
  1146. peer_id);
  1147. } else
  1148. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1149. if (msdu_info->exception_fw) {
  1150. HTT_TX_TCL_METADATA_VALID_HTT_SET(htt_tcl_metadata, 1);
  1151. }
  1152. /* Enqueue the Tx MSDU descriptor to HW for transmit */
  1153. status = dp_tx_hw_enqueue(soc, vdev, tx_desc, tid,
  1154. htt_tcl_metadata, tx_q->ring_id, tx_exc_metadata);
  1155. if (status != QDF_STATUS_SUCCESS) {
  1156. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1157. "%s Tx_hw_enqueue Fail tx_desc %pK queue %d",
  1158. __func__, tx_desc, tx_q->ring_id);
  1159. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1160. goto fail_return;
  1161. }
  1162. nbuf = NULL;
  1163. fail_return:
  1164. if (hif_pm_runtime_get(soc->hif_handle) == 0) {
  1165. hal_srng_access_end(soc->hal_soc, hal_srng);
  1166. hif_pm_runtime_put(soc->hif_handle);
  1167. } else {
  1168. hal_srng_access_end_reap(soc->hal_soc, hal_srng);
  1169. }
  1170. return nbuf;
  1171. }
  1172. /**
  1173. * dp_tx_send_msdu_multiple() - Enqueue multiple MSDUs
  1174. * @vdev: DP vdev handle
  1175. * @nbuf: skb
  1176. * @msdu_info: MSDU info to be setup in MSDU extension descriptor
  1177. *
  1178. * Prepare descriptors for multiple MSDUs (TSO segments) and enqueue to TCL
  1179. *
  1180. * Return: NULL on success,
  1181. * nbuf when it fails to send
  1182. */
  1183. #if QDF_LOCK_STATS
  1184. static noinline
  1185. #else
  1186. static
  1187. #endif
  1188. qdf_nbuf_t dp_tx_send_msdu_multiple(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1189. struct dp_tx_msdu_info_s *msdu_info)
  1190. {
  1191. uint8_t i;
  1192. struct dp_pdev *pdev = vdev->pdev;
  1193. struct dp_soc *soc = pdev->soc;
  1194. struct dp_tx_desc_s *tx_desc;
  1195. bool is_cce_classified = false;
  1196. QDF_STATUS status;
  1197. uint16_t htt_tcl_metadata = 0;
  1198. struct dp_tx_queue *tx_q = &msdu_info->tx_queue;
  1199. void *hal_srng = soc->tcl_data_ring[tx_q->ring_id].hal_srng;
  1200. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  1201. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1202. "%s %d : HAL RING Access Failed -- %pK",
  1203. __func__, __LINE__, hal_srng);
  1204. DP_STATS_INC(vdev, tx_i.dropped.ring_full, 1);
  1205. return nbuf;
  1206. }
  1207. if (qdf_unlikely(soc->cce_disable)) {
  1208. is_cce_classified = dp_cce_classify(vdev, nbuf);
  1209. if (is_cce_classified) {
  1210. DP_STATS_INC(vdev, tx_i.cce_classified, 1);
  1211. msdu_info->tid = DP_VO_TID;
  1212. }
  1213. }
  1214. if (msdu_info->frm_type == dp_tx_frm_me)
  1215. nbuf = msdu_info->u.sg_info.curr_seg->nbuf;
  1216. i = 0;
  1217. /* Print statement to track i and num_seg */
  1218. /*
  1219. * For each segment (maps to 1 MSDU) , prepare software and hardware
  1220. * descriptors using information in msdu_info
  1221. */
  1222. while (i < msdu_info->num_seg) {
  1223. /*
  1224. * Setup Tx descriptor for an MSDU, and MSDU extension
  1225. * descriptor
  1226. */
  1227. tx_desc = dp_tx_prepare_desc(vdev, nbuf, msdu_info,
  1228. tx_q->desc_pool_id);
  1229. if (!tx_desc) {
  1230. if (msdu_info->frm_type == dp_tx_frm_me) {
  1231. dp_tx_me_free_buf(pdev,
  1232. (void *)(msdu_info->u.sg_info
  1233. .curr_seg->frags[0].vaddr));
  1234. }
  1235. goto done;
  1236. }
  1237. if (msdu_info->frm_type == dp_tx_frm_me) {
  1238. tx_desc->me_buffer =
  1239. msdu_info->u.sg_info.curr_seg->frags[0].vaddr;
  1240. tx_desc->flags |= DP_TX_DESC_FLAG_ME;
  1241. }
  1242. if (is_cce_classified)
  1243. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1244. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1245. if (msdu_info->exception_fw) {
  1246. HTT_TX_TCL_METADATA_VALID_HTT_SET(htt_tcl_metadata, 1);
  1247. }
  1248. /*
  1249. * Enqueue the Tx MSDU descriptor to HW for transmit
  1250. */
  1251. status = dp_tx_hw_enqueue(soc, vdev, tx_desc, msdu_info->tid,
  1252. htt_tcl_metadata, tx_q->ring_id, NULL);
  1253. if (status != QDF_STATUS_SUCCESS) {
  1254. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1255. "%s Tx_hw_enqueue Fail tx_desc %pK queue %d",
  1256. __func__, tx_desc, tx_q->ring_id);
  1257. if (tx_desc->flags & DP_TX_DESC_FLAG_ME)
  1258. dp_tx_me_free_buf(pdev, tx_desc->me_buffer);
  1259. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1260. goto done;
  1261. }
  1262. /*
  1263. * TODO
  1264. * if tso_info structure can be modified to have curr_seg
  1265. * as first element, following 2 blocks of code (for TSO and SG)
  1266. * can be combined into 1
  1267. */
  1268. /*
  1269. * For frames with multiple segments (TSO, ME), jump to next
  1270. * segment.
  1271. */
  1272. if (msdu_info->frm_type == dp_tx_frm_tso) {
  1273. if (msdu_info->u.tso_info.curr_seg->next) {
  1274. msdu_info->u.tso_info.curr_seg =
  1275. msdu_info->u.tso_info.curr_seg->next;
  1276. /*
  1277. * If this is a jumbo nbuf, then increment the number of
  1278. * nbuf users for each additional segment of the msdu.
  1279. * This will ensure that the skb is freed only after
  1280. * receiving tx completion for all segments of an nbuf
  1281. */
  1282. qdf_nbuf_inc_users(nbuf);
  1283. /* Check with MCL if this is needed */
  1284. /* nbuf = msdu_info->u.tso_info.curr_seg->nbuf; */
  1285. }
  1286. }
  1287. /*
  1288. * For Multicast-Unicast converted packets,
  1289. * each converted frame (for a client) is represented as
  1290. * 1 segment
  1291. */
  1292. if ((msdu_info->frm_type == dp_tx_frm_sg) ||
  1293. (msdu_info->frm_type == dp_tx_frm_me)) {
  1294. if (msdu_info->u.sg_info.curr_seg->next) {
  1295. msdu_info->u.sg_info.curr_seg =
  1296. msdu_info->u.sg_info.curr_seg->next;
  1297. nbuf = msdu_info->u.sg_info.curr_seg->nbuf;
  1298. }
  1299. }
  1300. i++;
  1301. }
  1302. nbuf = NULL;
  1303. done:
  1304. if (hif_pm_runtime_get(soc->hif_handle) == 0) {
  1305. hal_srng_access_end(soc->hal_soc, hal_srng);
  1306. hif_pm_runtime_put(soc->hif_handle);
  1307. } else {
  1308. hal_srng_access_end_reap(soc->hal_soc, hal_srng);
  1309. }
  1310. return nbuf;
  1311. }
  1312. /**
  1313. * dp_tx_prepare_sg()- Extract SG info from NBUF and prepare msdu_info
  1314. * for SG frames
  1315. * @vdev: DP vdev handle
  1316. * @nbuf: skb
  1317. * @seg_info: Pointer to Segment info Descriptor to be prepared
  1318. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  1319. *
  1320. * Return: NULL on success,
  1321. * nbuf when it fails to send
  1322. */
  1323. static qdf_nbuf_t dp_tx_prepare_sg(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1324. struct dp_tx_seg_info_s *seg_info, struct dp_tx_msdu_info_s *msdu_info)
  1325. {
  1326. uint32_t cur_frag, nr_frags;
  1327. qdf_dma_addr_t paddr;
  1328. struct dp_tx_sg_info_s *sg_info;
  1329. sg_info = &msdu_info->u.sg_info;
  1330. nr_frags = qdf_nbuf_get_nr_frags(nbuf);
  1331. if (QDF_STATUS_SUCCESS != qdf_nbuf_map(vdev->osdev, nbuf,
  1332. QDF_DMA_TO_DEVICE)) {
  1333. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1334. "dma map error");
  1335. DP_STATS_INC(vdev, tx_i.sg.dma_map_error, 1);
  1336. qdf_nbuf_free(nbuf);
  1337. return NULL;
  1338. }
  1339. paddr = qdf_nbuf_get_frag_paddr(nbuf, 0);
  1340. seg_info->frags[0].paddr_lo = paddr;
  1341. seg_info->frags[0].paddr_hi = ((uint64_t) paddr) >> 32;
  1342. seg_info->frags[0].len = qdf_nbuf_headlen(nbuf);
  1343. seg_info->frags[0].vaddr = (void *) nbuf;
  1344. for (cur_frag = 0; cur_frag < nr_frags; cur_frag++) {
  1345. if (QDF_STATUS_E_FAILURE == qdf_nbuf_frag_map(vdev->osdev,
  1346. nbuf, 0, QDF_DMA_TO_DEVICE, cur_frag)) {
  1347. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1348. "frag dma map error");
  1349. DP_STATS_INC(vdev, tx_i.sg.dma_map_error, 1);
  1350. qdf_nbuf_free(nbuf);
  1351. return NULL;
  1352. }
  1353. paddr = qdf_nbuf_get_frag_paddr(nbuf, 0);
  1354. seg_info->frags[cur_frag + 1].paddr_lo = paddr;
  1355. seg_info->frags[cur_frag + 1].paddr_hi =
  1356. ((uint64_t) paddr) >> 32;
  1357. seg_info->frags[cur_frag + 1].len =
  1358. qdf_nbuf_get_frag_size(nbuf, cur_frag);
  1359. }
  1360. seg_info->frag_cnt = (cur_frag + 1);
  1361. seg_info->total_len = qdf_nbuf_len(nbuf);
  1362. seg_info->next = NULL;
  1363. sg_info->curr_seg = seg_info;
  1364. msdu_info->frm_type = dp_tx_frm_sg;
  1365. msdu_info->num_seg = 1;
  1366. return nbuf;
  1367. }
  1368. #ifdef MESH_MODE_SUPPORT
  1369. /**
  1370. * dp_tx_extract_mesh_meta_data()- Extract mesh meta hdr info from nbuf
  1371. and prepare msdu_info for mesh frames.
  1372. * @vdev: DP vdev handle
  1373. * @nbuf: skb
  1374. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  1375. *
  1376. * Return: NULL on failure,
  1377. * nbuf when extracted successfully
  1378. */
  1379. static
  1380. qdf_nbuf_t dp_tx_extract_mesh_meta_data(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1381. struct dp_tx_msdu_info_s *msdu_info)
  1382. {
  1383. struct meta_hdr_s *mhdr;
  1384. struct htt_tx_msdu_desc_ext2_t *meta_data =
  1385. (struct htt_tx_msdu_desc_ext2_t *)&msdu_info->meta_data[0];
  1386. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(nbuf);
  1387. if (CB_FTYPE_MESH_TX_INFO != qdf_nbuf_get_tx_ftype(nbuf)) {
  1388. msdu_info->exception_fw = 0;
  1389. goto remove_meta_hdr;
  1390. }
  1391. msdu_info->exception_fw = 1;
  1392. qdf_mem_set(meta_data, sizeof(struct htt_tx_msdu_desc_ext2_t), 0);
  1393. meta_data->host_tx_desc_pool = 1;
  1394. meta_data->update_peer_cache = 1;
  1395. meta_data->learning_frame = 1;
  1396. if (!(mhdr->flags & METAHDR_FLAG_AUTO_RATE)) {
  1397. meta_data->power = mhdr->power;
  1398. meta_data->mcs_mask = 1 << mhdr->rate_info[0].mcs;
  1399. meta_data->nss_mask = 1 << mhdr->rate_info[0].nss;
  1400. meta_data->pream_type = mhdr->rate_info[0].preamble_type;
  1401. meta_data->retry_limit = mhdr->rate_info[0].max_tries;
  1402. meta_data->dyn_bw = 1;
  1403. meta_data->valid_pwr = 1;
  1404. meta_data->valid_mcs_mask = 1;
  1405. meta_data->valid_nss_mask = 1;
  1406. meta_data->valid_preamble_type = 1;
  1407. meta_data->valid_retries = 1;
  1408. meta_data->valid_bw_info = 1;
  1409. }
  1410. if (mhdr->flags & METAHDR_FLAG_NOENCRYPT) {
  1411. meta_data->encrypt_type = 0;
  1412. meta_data->valid_encrypt_type = 1;
  1413. meta_data->learning_frame = 0;
  1414. }
  1415. meta_data->valid_key_flags = 1;
  1416. meta_data->key_flags = (mhdr->keyix & 0x3);
  1417. remove_meta_hdr:
  1418. if (qdf_nbuf_pull_head(nbuf, sizeof(struct meta_hdr_s)) == NULL) {
  1419. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1420. "qdf_nbuf_pull_head failed");
  1421. qdf_nbuf_free(nbuf);
  1422. return NULL;
  1423. }
  1424. if (mhdr->flags & METAHDR_FLAG_NOQOS)
  1425. msdu_info->tid = HTT_TX_EXT_TID_NON_QOS_MCAST_BCAST;
  1426. else
  1427. msdu_info->tid = qdf_nbuf_get_priority(nbuf);
  1428. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1429. "%s , Meta hdr %0x %0x %0x %0x %0x %0x"
  1430. " tid %d to_fw %d",
  1431. __func__, msdu_info->meta_data[0],
  1432. msdu_info->meta_data[1],
  1433. msdu_info->meta_data[2],
  1434. msdu_info->meta_data[3],
  1435. msdu_info->meta_data[4],
  1436. msdu_info->meta_data[5],
  1437. msdu_info->tid, msdu_info->exception_fw);
  1438. return nbuf;
  1439. }
  1440. #else
  1441. static
  1442. qdf_nbuf_t dp_tx_extract_mesh_meta_data(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1443. struct dp_tx_msdu_info_s *msdu_info)
  1444. {
  1445. return nbuf;
  1446. }
  1447. #endif
  1448. #ifdef DP_FEATURE_NAWDS_TX
  1449. /**
  1450. * dp_tx_prepare_nawds(): Tramit NAWDS frames
  1451. * @vdev: dp_vdev handle
  1452. * @nbuf: skb
  1453. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  1454. * @tx_q: Tx queue to be used for this Tx frame
  1455. * @meta_data: Meta date for mesh
  1456. * @peer_id: peer_id of the peer in case of NAWDS frames
  1457. *
  1458. * return: NULL on success nbuf on failure
  1459. */
  1460. static qdf_nbuf_t dp_tx_prepare_nawds(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1461. struct dp_tx_msdu_info_s *msdu_info)
  1462. {
  1463. struct dp_peer *peer = NULL;
  1464. struct dp_soc *soc = vdev->pdev->soc;
  1465. struct dp_ast_entry *ast_entry = NULL;
  1466. struct ether_header *eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1467. uint16_t peer_id = HTT_INVALID_PEER;
  1468. struct dp_peer *sa_peer = NULL;
  1469. qdf_nbuf_t nbuf_copy;
  1470. qdf_spin_lock_bh(&(soc->ast_lock));
  1471. ast_entry = dp_peer_ast_hash_find(soc, (uint8_t *)(eh->ether_shost));
  1472. if (ast_entry)
  1473. sa_peer = ast_entry->peer;
  1474. qdf_spin_unlock_bh(&(soc->ast_lock));
  1475. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1476. if ((peer->peer_ids[0] != HTT_INVALID_PEER) &&
  1477. (peer->nawds_enabled)) {
  1478. if (sa_peer == peer) {
  1479. QDF_TRACE(QDF_MODULE_ID_DP,
  1480. QDF_TRACE_LEVEL_DEBUG,
  1481. " %s: broadcast multicast packet",
  1482. __func__);
  1483. DP_STATS_INC(peer, tx.nawds_mcast_drop, 1);
  1484. continue;
  1485. }
  1486. nbuf_copy = qdf_nbuf_copy(nbuf);
  1487. if (!nbuf_copy) {
  1488. QDF_TRACE(QDF_MODULE_ID_DP,
  1489. QDF_TRACE_LEVEL_ERROR,
  1490. "nbuf copy failed");
  1491. }
  1492. peer_id = peer->peer_ids[0];
  1493. nbuf_copy = dp_tx_send_msdu_single(vdev, nbuf_copy,
  1494. msdu_info, peer_id, NULL);
  1495. if (nbuf_copy != NULL) {
  1496. qdf_nbuf_free(nbuf_copy);
  1497. continue;
  1498. }
  1499. DP_STATS_INC_PKT(peer, tx.nawds_mcast,
  1500. 1, qdf_nbuf_len(nbuf));
  1501. }
  1502. }
  1503. if (peer_id == HTT_INVALID_PEER)
  1504. return nbuf;
  1505. return NULL;
  1506. }
  1507. #endif
  1508. /**
  1509. * dp_check_exc_metadata() - Checks if parameters are valid
  1510. * @tx_exc - holds all exception path parameters
  1511. *
  1512. * Returns true when all the parameters are valid else false
  1513. *
  1514. */
  1515. static bool dp_check_exc_metadata(struct cdp_tx_exception_metadata *tx_exc)
  1516. {
  1517. if ((tx_exc->tid > DP_MAX_TIDS && tx_exc->tid != HTT_INVALID_TID) ||
  1518. tx_exc->tx_encap_type > htt_cmn_pkt_num_types ||
  1519. tx_exc->sec_type > cdp_num_sec_types) {
  1520. return false;
  1521. }
  1522. return true;
  1523. }
  1524. /**
  1525. * dp_tx_send_exception() - Transmit a frame on a given VAP in exception path
  1526. * @vap_dev: DP vdev handle
  1527. * @nbuf: skb
  1528. * @tx_exc_metadata: Handle that holds exception path meta data
  1529. *
  1530. * Entry point for Core Tx layer (DP_TX) invoked from
  1531. * hard_start_xmit in OSIF/HDD to transmit frames through fw
  1532. *
  1533. * Return: NULL on success,
  1534. * nbuf when it fails to send
  1535. */
  1536. qdf_nbuf_t dp_tx_send_exception(void *vap_dev, qdf_nbuf_t nbuf,
  1537. struct cdp_tx_exception_metadata *tx_exc_metadata)
  1538. {
  1539. struct ether_header *eh = NULL;
  1540. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1541. struct dp_tx_msdu_info_s msdu_info;
  1542. qdf_mem_set(&msdu_info, sizeof(msdu_info), 0x0);
  1543. msdu_info.tid = tx_exc_metadata->tid;
  1544. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1545. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1546. "%s , skb %pM",
  1547. __func__, nbuf->data);
  1548. DP_STATS_INC_PKT(vdev, tx_i.rcvd, 1, qdf_nbuf_len(nbuf));
  1549. if (qdf_unlikely(!dp_check_exc_metadata(tx_exc_metadata))) {
  1550. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1551. "Invalid parameters in exception path");
  1552. goto fail;
  1553. }
  1554. /* Basic sanity checks for unsupported packets */
  1555. /* MESH mode */
  1556. if (qdf_unlikely(vdev->mesh_vdev)) {
  1557. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1558. "Mesh mode is not supported in exception path");
  1559. goto fail;
  1560. }
  1561. /* TSO or SG */
  1562. if (qdf_unlikely(qdf_nbuf_is_tso(nbuf)) ||
  1563. qdf_unlikely(qdf_nbuf_is_nonlinear(nbuf))) {
  1564. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1565. "TSO and SG are not supported in exception path");
  1566. goto fail;
  1567. }
  1568. /* RAW */
  1569. if (qdf_unlikely(tx_exc_metadata->tx_encap_type == htt_cmn_pkt_type_raw)) {
  1570. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1571. "Raw frame is not supported in exception path");
  1572. goto fail;
  1573. }
  1574. /* Mcast enhancement*/
  1575. if (qdf_unlikely(vdev->mcast_enhancement_en > 0)) {
  1576. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost)) {
  1577. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1578. "Ignoring mcast_enhancement_en which is set and sending the mcast packet to the FW");
  1579. }
  1580. }
  1581. /*
  1582. * Get HW Queue to use for this frame.
  1583. * TCL supports upto 4 DMA rings, out of which 3 rings are
  1584. * dedicated for data and 1 for command.
  1585. * "queue_id" maps to one hardware ring.
  1586. * With each ring, we also associate a unique Tx descriptor pool
  1587. * to minimize lock contention for these resources.
  1588. */
  1589. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1590. /* Single linear frame */
  1591. /*
  1592. * If nbuf is a simple linear frame, use send_single function to
  1593. * prepare direct-buffer type TCL descriptor and enqueue to TCL
  1594. * SRNG. There is no need to setup a MSDU extension descriptor.
  1595. */
  1596. nbuf = dp_tx_send_msdu_single(vdev, nbuf, &msdu_info,
  1597. tx_exc_metadata->peer_id, tx_exc_metadata);
  1598. return nbuf;
  1599. fail:
  1600. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1601. "pkt send failed");
  1602. return nbuf;
  1603. }
  1604. /**
  1605. * dp_tx_send_mesh() - Transmit mesh frame on a given VAP
  1606. * @vap_dev: DP vdev handle
  1607. * @nbuf: skb
  1608. *
  1609. * Entry point for Core Tx layer (DP_TX) invoked from
  1610. * hard_start_xmit in OSIF/HDD
  1611. *
  1612. * Return: NULL on success,
  1613. * nbuf when it fails to send
  1614. */
  1615. #ifdef MESH_MODE_SUPPORT
  1616. qdf_nbuf_t dp_tx_send_mesh(void *vap_dev, qdf_nbuf_t nbuf)
  1617. {
  1618. struct meta_hdr_s *mhdr;
  1619. qdf_nbuf_t nbuf_mesh = NULL;
  1620. qdf_nbuf_t nbuf_clone = NULL;
  1621. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1622. uint8_t no_enc_frame = 0;
  1623. nbuf_mesh = qdf_nbuf_unshare(nbuf);
  1624. if (nbuf_mesh == NULL) {
  1625. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1626. "qdf_nbuf_unshare failed");
  1627. return nbuf;
  1628. }
  1629. nbuf = nbuf_mesh;
  1630. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(nbuf);
  1631. if ((vdev->sec_type != cdp_sec_type_none) &&
  1632. (mhdr->flags & METAHDR_FLAG_NOENCRYPT))
  1633. no_enc_frame = 1;
  1634. if ((mhdr->flags & METAHDR_FLAG_INFO_UPDATED) &&
  1635. !no_enc_frame) {
  1636. nbuf_clone = qdf_nbuf_clone(nbuf);
  1637. if (nbuf_clone == NULL) {
  1638. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1639. "qdf_nbuf_clone failed");
  1640. return nbuf;
  1641. }
  1642. qdf_nbuf_set_tx_ftype(nbuf_clone, CB_FTYPE_MESH_TX_INFO);
  1643. }
  1644. if (nbuf_clone) {
  1645. if (!dp_tx_send(vap_dev, nbuf_clone)) {
  1646. DP_STATS_INC(vdev, tx_i.mesh.exception_fw, 1);
  1647. } else {
  1648. qdf_nbuf_free(nbuf_clone);
  1649. }
  1650. }
  1651. if (no_enc_frame)
  1652. qdf_nbuf_set_tx_ftype(nbuf, CB_FTYPE_MESH_TX_INFO);
  1653. else
  1654. qdf_nbuf_set_tx_ftype(nbuf, CB_FTYPE_INVALID);
  1655. nbuf = dp_tx_send(vap_dev, nbuf);
  1656. if ((nbuf == NULL) && no_enc_frame) {
  1657. DP_STATS_INC(vdev, tx_i.mesh.exception_fw, 1);
  1658. }
  1659. return nbuf;
  1660. }
  1661. #else
  1662. qdf_nbuf_t dp_tx_send_mesh(void *vap_dev, qdf_nbuf_t nbuf)
  1663. {
  1664. return dp_tx_send(vap_dev, nbuf);
  1665. }
  1666. #endif
  1667. /**
  1668. * dp_tx_send() - Transmit a frame on a given VAP
  1669. * @vap_dev: DP vdev handle
  1670. * @nbuf: skb
  1671. *
  1672. * Entry point for Core Tx layer (DP_TX) invoked from
  1673. * hard_start_xmit in OSIF/HDD or from dp_rx_process for intravap forwarding
  1674. * cases
  1675. *
  1676. * Return: NULL on success,
  1677. * nbuf when it fails to send
  1678. */
  1679. qdf_nbuf_t dp_tx_send(void *vap_dev, qdf_nbuf_t nbuf)
  1680. {
  1681. struct ether_header *eh = NULL;
  1682. struct dp_tx_msdu_info_s msdu_info;
  1683. struct dp_tx_seg_info_s seg_info;
  1684. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1685. uint16_t peer_id = HTT_INVALID_PEER;
  1686. qdf_nbuf_t nbuf_mesh = NULL;
  1687. qdf_mem_set(&msdu_info, sizeof(msdu_info), 0x0);
  1688. qdf_mem_set(&seg_info, sizeof(seg_info), 0x0);
  1689. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1690. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1691. "%s , skb %pM",
  1692. __func__, nbuf->data);
  1693. /*
  1694. * Set Default Host TID value to invalid TID
  1695. * (TID override disabled)
  1696. */
  1697. msdu_info.tid = HTT_TX_EXT_TID_INVALID;
  1698. DP_STATS_INC_PKT(vdev, tx_i.rcvd, 1, qdf_nbuf_len(nbuf));
  1699. if (qdf_unlikely(vdev->mesh_vdev)) {
  1700. nbuf_mesh = dp_tx_extract_mesh_meta_data(vdev, nbuf,
  1701. &msdu_info);
  1702. if (nbuf_mesh == NULL) {
  1703. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1704. "Extracting mesh metadata failed");
  1705. return nbuf;
  1706. }
  1707. nbuf = nbuf_mesh;
  1708. }
  1709. /*
  1710. * Get HW Queue to use for this frame.
  1711. * TCL supports upto 4 DMA rings, out of which 3 rings are
  1712. * dedicated for data and 1 for command.
  1713. * "queue_id" maps to one hardware ring.
  1714. * With each ring, we also associate a unique Tx descriptor pool
  1715. * to minimize lock contention for these resources.
  1716. */
  1717. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1718. /*
  1719. * TCL H/W supports 2 DSCP-TID mapping tables.
  1720. * Table 1 - Default DSCP-TID mapping table
  1721. * Table 2 - 1 DSCP-TID override table
  1722. *
  1723. * If we need a different DSCP-TID mapping for this vap,
  1724. * call tid_classify to extract DSCP/ToS from frame and
  1725. * map to a TID and store in msdu_info. This is later used
  1726. * to fill in TCL Input descriptor (per-packet TID override).
  1727. */
  1728. dp_tx_classify_tid(vdev, nbuf, &msdu_info);
  1729. /*
  1730. * Classify the frame and call corresponding
  1731. * "prepare" function which extracts the segment (TSO)
  1732. * and fragmentation information (for TSO , SG, ME, or Raw)
  1733. * into MSDU_INFO structure which is later used to fill
  1734. * SW and HW descriptors.
  1735. */
  1736. if (qdf_nbuf_is_tso(nbuf)) {
  1737. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1738. "%s TSO frame %pK", __func__, vdev);
  1739. DP_STATS_INC_PKT(vdev, tx_i.tso.tso_pkt, 1,
  1740. qdf_nbuf_len(nbuf));
  1741. if (dp_tx_prepare_tso(vdev, nbuf, &msdu_info)) {
  1742. DP_STATS_INC_PKT(vdev, tx_i.tso.dropped_host, 1,
  1743. qdf_nbuf_len(nbuf));
  1744. return nbuf;
  1745. }
  1746. goto send_multiple;
  1747. }
  1748. /* SG */
  1749. if (qdf_unlikely(qdf_nbuf_is_nonlinear(nbuf))) {
  1750. nbuf = dp_tx_prepare_sg(vdev, nbuf, &seg_info, &msdu_info);
  1751. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1752. "%s non-TSO SG frame %pK", __func__, vdev);
  1753. DP_STATS_INC_PKT(vdev, tx_i.sg.sg_pkt, 1,
  1754. qdf_nbuf_len(nbuf));
  1755. goto send_multiple;
  1756. }
  1757. #ifdef ATH_SUPPORT_IQUE
  1758. /* Mcast to Ucast Conversion*/
  1759. if (qdf_unlikely(vdev->mcast_enhancement_en > 0)) {
  1760. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1761. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost)) {
  1762. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1763. "%s Mcast frm for ME %pK", __func__, vdev);
  1764. DP_STATS_INC_PKT(vdev,
  1765. tx_i.mcast_en.mcast_pkt, 1,
  1766. qdf_nbuf_len(nbuf));
  1767. if (dp_tx_prepare_send_me(vdev, nbuf) ==
  1768. QDF_STATUS_SUCCESS) {
  1769. return NULL;
  1770. }
  1771. }
  1772. }
  1773. #endif
  1774. /* RAW */
  1775. if (qdf_unlikely(vdev->tx_encap_type == htt_cmn_pkt_type_raw)) {
  1776. nbuf = dp_tx_prepare_raw(vdev, nbuf, &seg_info, &msdu_info);
  1777. if (nbuf == NULL)
  1778. return NULL;
  1779. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1780. "%s Raw frame %pK", __func__, vdev);
  1781. goto send_multiple;
  1782. }
  1783. /* Single linear frame */
  1784. /*
  1785. * If nbuf is a simple linear frame, use send_single function to
  1786. * prepare direct-buffer type TCL descriptor and enqueue to TCL
  1787. * SRNG. There is no need to setup a MSDU extension descriptor.
  1788. */
  1789. nbuf = dp_tx_send_msdu_single(vdev, nbuf, &msdu_info, peer_id, NULL);
  1790. return nbuf;
  1791. send_multiple:
  1792. nbuf = dp_tx_send_msdu_multiple(vdev, nbuf, &msdu_info);
  1793. return nbuf;
  1794. }
  1795. /**
  1796. * dp_tx_reinject_handler() - Tx Reinject Handler
  1797. * @tx_desc: software descriptor head pointer
  1798. * @status : Tx completion status from HTT descriptor
  1799. *
  1800. * This function reinjects frames back to Target.
  1801. * Todo - Host queue needs to be added
  1802. *
  1803. * Return: none
  1804. */
  1805. static
  1806. void dp_tx_reinject_handler(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  1807. {
  1808. struct dp_vdev *vdev;
  1809. struct dp_peer *peer = NULL;
  1810. uint32_t peer_id = HTT_INVALID_PEER;
  1811. qdf_nbuf_t nbuf = tx_desc->nbuf;
  1812. qdf_nbuf_t nbuf_copy = NULL;
  1813. struct dp_tx_msdu_info_s msdu_info;
  1814. struct dp_peer *sa_peer = NULL;
  1815. struct dp_ast_entry *ast_entry = NULL;
  1816. struct dp_soc *soc = NULL;
  1817. struct ether_header *eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1818. #ifdef WDS_VENDOR_EXTENSION
  1819. int is_mcast = 0, is_ucast = 0;
  1820. int num_peers_3addr = 0;
  1821. struct ether_header *eth_hdr = (struct ether_header *)(qdf_nbuf_data(nbuf));
  1822. struct ieee80211_frame_addr4 *wh = (struct ieee80211_frame_addr4 *)(qdf_nbuf_data(nbuf));
  1823. #endif
  1824. vdev = tx_desc->vdev;
  1825. soc = vdev->pdev->soc;
  1826. qdf_assert(vdev);
  1827. qdf_mem_set(&msdu_info, sizeof(msdu_info), 0x0);
  1828. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1829. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1830. "%s Tx reinject path", __func__);
  1831. DP_STATS_INC_PKT(vdev, tx_i.reinject_pkts, 1,
  1832. qdf_nbuf_len(tx_desc->nbuf));
  1833. qdf_spin_lock_bh(&(soc->ast_lock));
  1834. ast_entry = dp_peer_ast_hash_find(soc, (uint8_t *)(eh->ether_shost));
  1835. if (ast_entry)
  1836. sa_peer = ast_entry->peer;
  1837. qdf_spin_unlock_bh(&(soc->ast_lock));
  1838. #ifdef WDS_VENDOR_EXTENSION
  1839. if (qdf_unlikely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1840. is_mcast = (IS_MULTICAST(wh->i_addr1)) ? 1 : 0;
  1841. } else {
  1842. is_mcast = (IS_MULTICAST(eth_hdr->ether_dhost)) ? 1 : 0;
  1843. }
  1844. is_ucast = !is_mcast;
  1845. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1846. if (peer->bss_peer)
  1847. continue;
  1848. /* Detect wds peers that use 3-addr framing for mcast.
  1849. * if there are any, the bss_peer is used to send the
  1850. * the mcast frame using 3-addr format. all wds enabled
  1851. * peers that use 4-addr framing for mcast frames will
  1852. * be duplicated and sent as 4-addr frames below.
  1853. */
  1854. if (!peer->wds_enabled || !peer->wds_ecm.wds_tx_mcast_4addr) {
  1855. num_peers_3addr = 1;
  1856. break;
  1857. }
  1858. }
  1859. #endif
  1860. if (qdf_unlikely(vdev->mesh_vdev)) {
  1861. DP_TX_FREE_SINGLE_BUF(vdev->pdev->soc, tx_desc->nbuf);
  1862. } else {
  1863. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1864. if ((peer->peer_ids[0] != HTT_INVALID_PEER) &&
  1865. #ifdef WDS_VENDOR_EXTENSION
  1866. /*
  1867. * . if 3-addr STA, then send on BSS Peer
  1868. * . if Peer WDS enabled and accept 4-addr mcast,
  1869. * send mcast on that peer only
  1870. * . if Peer WDS enabled and accept 4-addr ucast,
  1871. * send ucast on that peer only
  1872. */
  1873. ((peer->bss_peer && num_peers_3addr && is_mcast) ||
  1874. (peer->wds_enabled &&
  1875. ((is_mcast && peer->wds_ecm.wds_tx_mcast_4addr) ||
  1876. (is_ucast && peer->wds_ecm.wds_tx_ucast_4addr))))) {
  1877. #else
  1878. ((peer->bss_peer &&
  1879. !(vdev->osif_proxy_arp(vdev->osif_vdev, nbuf))) ||
  1880. peer->nawds_enabled)) {
  1881. #endif
  1882. peer_id = DP_INVALID_PEER;
  1883. if (peer->nawds_enabled) {
  1884. peer_id = peer->peer_ids[0];
  1885. if (sa_peer == peer) {
  1886. QDF_TRACE(
  1887. QDF_MODULE_ID_DP,
  1888. QDF_TRACE_LEVEL_DEBUG,
  1889. " %s: multicast packet",
  1890. __func__);
  1891. DP_STATS_INC(peer,
  1892. tx.nawds_mcast_drop, 1);
  1893. continue;
  1894. }
  1895. }
  1896. nbuf_copy = qdf_nbuf_copy(nbuf);
  1897. if (!nbuf_copy) {
  1898. QDF_TRACE(QDF_MODULE_ID_DP,
  1899. QDF_TRACE_LEVEL_DEBUG,
  1900. FL("nbuf copy failed"));
  1901. break;
  1902. }
  1903. nbuf_copy = dp_tx_send_msdu_single(vdev,
  1904. nbuf_copy,
  1905. &msdu_info,
  1906. peer_id,
  1907. NULL);
  1908. if (nbuf_copy) {
  1909. QDF_TRACE(QDF_MODULE_ID_DP,
  1910. QDF_TRACE_LEVEL_DEBUG,
  1911. FL("pkt send failed"));
  1912. qdf_nbuf_free(nbuf_copy);
  1913. } else {
  1914. if (peer_id != DP_INVALID_PEER)
  1915. DP_STATS_INC_PKT(peer,
  1916. tx.nawds_mcast,
  1917. 1, qdf_nbuf_len(nbuf));
  1918. }
  1919. }
  1920. }
  1921. }
  1922. if (vdev->nawds_enabled) {
  1923. peer_id = DP_INVALID_PEER;
  1924. DP_STATS_INC_PKT(vdev, tx_i.nawds_mcast,
  1925. 1, qdf_nbuf_len(nbuf));
  1926. nbuf = dp_tx_send_msdu_single(vdev,
  1927. nbuf,
  1928. &msdu_info,
  1929. peer_id, NULL);
  1930. if (nbuf) {
  1931. QDF_TRACE(QDF_MODULE_ID_DP,
  1932. QDF_TRACE_LEVEL_DEBUG,
  1933. FL("pkt send failed"));
  1934. qdf_nbuf_free(nbuf);
  1935. }
  1936. } else
  1937. qdf_nbuf_free(nbuf);
  1938. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  1939. }
  1940. /**
  1941. * dp_tx_inspect_handler() - Tx Inspect Handler
  1942. * @tx_desc: software descriptor head pointer
  1943. * @status : Tx completion status from HTT descriptor
  1944. *
  1945. * Handles Tx frames sent back to Host for inspection
  1946. * (ProxyARP)
  1947. *
  1948. * Return: none
  1949. */
  1950. static void dp_tx_inspect_handler(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  1951. {
  1952. struct dp_soc *soc;
  1953. struct dp_pdev *pdev = tx_desc->pdev;
  1954. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1955. "%s Tx inspect path",
  1956. __func__);
  1957. qdf_assert(pdev);
  1958. soc = pdev->soc;
  1959. DP_STATS_INC_PKT(tx_desc->vdev, tx_i.inspect_pkts, 1,
  1960. qdf_nbuf_len(tx_desc->nbuf));
  1961. DP_TX_FREE_SINGLE_BUF(soc, tx_desc->nbuf);
  1962. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  1963. }
  1964. #ifdef FEATURE_PERPKT_INFO
  1965. /**
  1966. * dp_get_completion_indication_for_stack() - send completion to stack
  1967. * @soc : dp_soc handle
  1968. * @pdev: dp_pdev handle
  1969. * @peer_id: peer_id of the peer for which completion came
  1970. * @ppdu_id: ppdu_id
  1971. * @first_msdu: first msdu
  1972. * @last_msdu: last msdu
  1973. * @netbuf: Buffer pointer for free
  1974. *
  1975. * This function is used for indication whether buffer needs to be
  1976. * send to stack for free or not
  1977. */
  1978. QDF_STATUS
  1979. dp_get_completion_indication_for_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  1980. uint16_t peer_id, uint32_t ppdu_id, uint8_t first_msdu,
  1981. uint8_t last_msdu, qdf_nbuf_t netbuf)
  1982. {
  1983. struct tx_capture_hdr *ppdu_hdr;
  1984. struct dp_peer *peer = NULL;
  1985. struct ether_header *eh;
  1986. if (qdf_unlikely(!pdev->tx_sniffer_enable && !pdev->mcopy_mode))
  1987. return QDF_STATUS_E_NOSUPPORT;
  1988. peer = (peer_id == HTT_INVALID_PEER) ? NULL :
  1989. dp_peer_find_by_id(soc, peer_id);
  1990. if (!peer) {
  1991. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1992. FL("Peer Invalid"));
  1993. return QDF_STATUS_E_INVAL;
  1994. }
  1995. if (pdev->mcopy_mode) {
  1996. if ((pdev->m_copy_id.tx_ppdu_id == ppdu_id) &&
  1997. (pdev->m_copy_id.tx_peer_id == peer_id)) {
  1998. return QDF_STATUS_E_INVAL;
  1999. }
  2000. pdev->m_copy_id.tx_ppdu_id = ppdu_id;
  2001. pdev->m_copy_id.tx_peer_id = peer_id;
  2002. }
  2003. eh = (struct ether_header *)qdf_nbuf_data(netbuf);
  2004. if (!qdf_nbuf_push_head(netbuf, sizeof(struct tx_capture_hdr))) {
  2005. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2006. FL("No headroom"));
  2007. return QDF_STATUS_E_NOMEM;
  2008. }
  2009. ppdu_hdr = (struct tx_capture_hdr *)qdf_nbuf_data(netbuf);
  2010. qdf_mem_copy(ppdu_hdr->ta, peer->vdev->mac_addr.raw,
  2011. IEEE80211_ADDR_LEN);
  2012. if (peer->bss_peer) {
  2013. qdf_mem_copy(ppdu_hdr->ra, eh->ether_dhost, IEEE80211_ADDR_LEN);
  2014. } else {
  2015. qdf_mem_copy(ppdu_hdr->ra, peer->mac_addr.raw,
  2016. IEEE80211_ADDR_LEN);
  2017. }
  2018. ppdu_hdr->ppdu_id = ppdu_id;
  2019. ppdu_hdr->peer_id = peer_id;
  2020. ppdu_hdr->first_msdu = first_msdu;
  2021. ppdu_hdr->last_msdu = last_msdu;
  2022. return QDF_STATUS_SUCCESS;
  2023. }
  2024. /**
  2025. * dp_send_completion_to_stack() - send completion to stack
  2026. * @soc : dp_soc handle
  2027. * @pdev: dp_pdev handle
  2028. * @peer_id: peer_id of the peer for which completion came
  2029. * @ppdu_id: ppdu_id
  2030. * @netbuf: Buffer pointer for free
  2031. *
  2032. * This function is used to send completion to stack
  2033. * to free buffer
  2034. */
  2035. void dp_send_completion_to_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  2036. uint16_t peer_id, uint32_t ppdu_id,
  2037. qdf_nbuf_t netbuf)
  2038. {
  2039. dp_wdi_event_handler(WDI_EVENT_TX_DATA, soc,
  2040. netbuf, peer_id,
  2041. WDI_NO_VAL, pdev->pdev_id);
  2042. }
  2043. #else
  2044. static QDF_STATUS
  2045. dp_get_completion_indication_for_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  2046. uint16_t peer_id, uint32_t ppdu_id, uint8_t first_msdu,
  2047. uint8_t last_msdu, qdf_nbuf_t netbuf)
  2048. {
  2049. return QDF_STATUS_E_NOSUPPORT;
  2050. }
  2051. static void
  2052. dp_send_completion_to_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  2053. uint16_t peer_id, uint32_t ppdu_id, qdf_nbuf_t netbuf)
  2054. {
  2055. }
  2056. #endif
  2057. /**
  2058. * dp_tx_comp_free_buf() - Free nbuf associated with the Tx Descriptor
  2059. * @soc: Soc handle
  2060. * @desc: software Tx descriptor to be processed
  2061. *
  2062. * Return: none
  2063. */
  2064. static inline void dp_tx_comp_free_buf(struct dp_soc *soc,
  2065. struct dp_tx_desc_s *desc)
  2066. {
  2067. struct dp_vdev *vdev = desc->vdev;
  2068. qdf_nbuf_t nbuf = desc->nbuf;
  2069. /* If it is TDLS mgmt, don't unmap or free the frame */
  2070. if (desc->flags & DP_TX_DESC_FLAG_TDLS_FRAME)
  2071. return dp_non_std_tx_comp_free_buff(desc, vdev);
  2072. /* 0 : MSDU buffer, 1 : MLE */
  2073. if (desc->msdu_ext_desc) {
  2074. /* TSO free */
  2075. if (hal_tx_ext_desc_get_tso_enable(
  2076. desc->msdu_ext_desc->vaddr)) {
  2077. /* unmap eash TSO seg before free the nbuf */
  2078. dp_tx_tso_unmap_segment(soc, desc);
  2079. qdf_nbuf_free(nbuf);
  2080. return;
  2081. }
  2082. }
  2083. qdf_nbuf_unmap(soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  2084. if (qdf_likely(!vdev->mesh_vdev))
  2085. qdf_nbuf_free(nbuf);
  2086. else {
  2087. if (desc->flags & DP_TX_DESC_FLAG_TO_FW) {
  2088. qdf_nbuf_free(nbuf);
  2089. DP_STATS_INC(vdev, tx_i.mesh.completion_fw, 1);
  2090. } else
  2091. vdev->osif_tx_free_ext((nbuf));
  2092. }
  2093. }
  2094. /**
  2095. * dp_tx_mec_handler() - Tx MEC Notify Handler
  2096. * @vdev: pointer to dp dev handler
  2097. * @status : Tx completion status from HTT descriptor
  2098. *
  2099. * Handles MEC notify event sent from fw to Host
  2100. *
  2101. * Return: none
  2102. */
  2103. #ifdef FEATURE_WDS
  2104. void dp_tx_mec_handler(struct dp_vdev *vdev, uint8_t *status)
  2105. {
  2106. struct dp_soc *soc;
  2107. uint32_t flags = IEEE80211_NODE_F_WDS_HM;
  2108. struct dp_peer *peer;
  2109. uint8_t mac_addr[DP_MAC_ADDR_LEN], i;
  2110. if (!vdev->wds_enabled)
  2111. return;
  2112. /* MEC required only in STA mode */
  2113. if (vdev->opmode != wlan_op_mode_sta)
  2114. return;
  2115. soc = vdev->pdev->soc;
  2116. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2117. peer = TAILQ_FIRST(&vdev->peer_list);
  2118. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2119. if (!peer) {
  2120. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2121. FL("peer is NULL"));
  2122. return;
  2123. }
  2124. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2125. "%s Tx MEC Handler",
  2126. __func__);
  2127. for (i = 0; i < DP_MAC_ADDR_LEN; i++)
  2128. mac_addr[(DP_MAC_ADDR_LEN - 1) - i] =
  2129. status[(DP_MAC_ADDR_LEN - 2) + i];
  2130. if (qdf_mem_cmp(mac_addr, vdev->mac_addr.raw, DP_MAC_ADDR_LEN))
  2131. dp_peer_add_ast(soc,
  2132. peer,
  2133. mac_addr,
  2134. CDP_TXRX_AST_TYPE_MEC,
  2135. flags);
  2136. }
  2137. #endif
  2138. /**
  2139. * dp_tx_process_htt_completion() - Tx HTT Completion Indication Handler
  2140. * @tx_desc: software descriptor head pointer
  2141. * @status : Tx completion status from HTT descriptor
  2142. *
  2143. * This function will process HTT Tx indication messages from Target
  2144. *
  2145. * Return: none
  2146. */
  2147. static
  2148. void dp_tx_process_htt_completion(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  2149. {
  2150. uint8_t tx_status;
  2151. struct dp_pdev *pdev;
  2152. struct dp_vdev *vdev;
  2153. struct dp_soc *soc;
  2154. uint32_t *htt_status_word = (uint32_t *) status;
  2155. qdf_assert(tx_desc->pdev);
  2156. pdev = tx_desc->pdev;
  2157. vdev = tx_desc->vdev;
  2158. soc = pdev->soc;
  2159. tx_status = HTT_TX_WBM_COMPLETION_V2_TX_STATUS_GET(htt_status_word[0]);
  2160. switch (tx_status) {
  2161. case HTT_TX_FW2WBM_TX_STATUS_OK:
  2162. case HTT_TX_FW2WBM_TX_STATUS_DROP:
  2163. case HTT_TX_FW2WBM_TX_STATUS_TTL:
  2164. {
  2165. dp_tx_comp_free_buf(soc, tx_desc);
  2166. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  2167. break;
  2168. }
  2169. case HTT_TX_FW2WBM_TX_STATUS_REINJECT:
  2170. {
  2171. dp_tx_reinject_handler(tx_desc, status);
  2172. break;
  2173. }
  2174. case HTT_TX_FW2WBM_TX_STATUS_INSPECT:
  2175. {
  2176. dp_tx_inspect_handler(tx_desc, status);
  2177. break;
  2178. }
  2179. case HTT_TX_FW2WBM_TX_STATUS_MEC_NOTIFY:
  2180. {
  2181. dp_tx_mec_handler(vdev, status);
  2182. break;
  2183. }
  2184. default:
  2185. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2186. "%s Invalid HTT tx_status %d",
  2187. __func__, tx_status);
  2188. break;
  2189. }
  2190. }
  2191. #ifdef MESH_MODE_SUPPORT
  2192. /**
  2193. * dp_tx_comp_fill_tx_completion_stats() - Fill per packet Tx completion stats
  2194. * in mesh meta header
  2195. * @tx_desc: software descriptor head pointer
  2196. * @ts: pointer to tx completion stats
  2197. * Return: none
  2198. */
  2199. static
  2200. void dp_tx_comp_fill_tx_completion_stats(struct dp_tx_desc_s *tx_desc,
  2201. struct hal_tx_completion_status *ts)
  2202. {
  2203. struct meta_hdr_s *mhdr;
  2204. qdf_nbuf_t netbuf = tx_desc->nbuf;
  2205. if (!tx_desc->msdu_ext_desc) {
  2206. if (qdf_nbuf_pull_head(netbuf, tx_desc->pkt_offset) == NULL) {
  2207. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2208. "netbuf %pK offset %d",
  2209. netbuf, tx_desc->pkt_offset);
  2210. return;
  2211. }
  2212. }
  2213. if (qdf_nbuf_push_head(netbuf, sizeof(struct meta_hdr_s)) == NULL) {
  2214. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2215. "netbuf %pK offset %d", netbuf,
  2216. sizeof(struct meta_hdr_s));
  2217. return;
  2218. }
  2219. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(netbuf);
  2220. mhdr->rssi = ts->ack_frame_rssi;
  2221. mhdr->channel = tx_desc->pdev->operating_channel;
  2222. }
  2223. #else
  2224. static
  2225. void dp_tx_comp_fill_tx_completion_stats(struct dp_tx_desc_s *tx_desc,
  2226. struct hal_tx_completion_status *ts)
  2227. {
  2228. }
  2229. #endif
  2230. /**
  2231. * dp_tx_update_peer_stats() - Update peer stats from Tx completion indications
  2232. * @peer: Handle to DP peer
  2233. * @ts: pointer to HAL Tx completion stats
  2234. * @length: MSDU length
  2235. *
  2236. * Return: None
  2237. */
  2238. static void dp_tx_update_peer_stats(struct dp_peer *peer,
  2239. struct hal_tx_completion_status *ts, uint32_t length)
  2240. {
  2241. struct dp_pdev *pdev = peer->vdev->pdev;
  2242. struct dp_soc *soc = pdev->soc;
  2243. uint8_t mcs, pkt_type;
  2244. mcs = ts->mcs;
  2245. pkt_type = ts->pkt_type;
  2246. if (!ts->release_src == HAL_TX_COMP_RELEASE_SOURCE_TQM)
  2247. return;
  2248. if (peer->bss_peer) {
  2249. DP_STATS_INC_PKT(peer, tx.mcast, 1, length);
  2250. } else {
  2251. DP_STATS_INC_PKT(peer, tx.ucast, 1, length);
  2252. }
  2253. DP_STATS_INC_PKT(peer, tx.comp_pkt, 1, length);
  2254. DP_STATS_INCC_PKT(peer, tx.tx_success, 1, length,
  2255. (ts->status == HAL_TX_TQM_RR_FRAME_ACKED));
  2256. DP_STATS_INCC(peer, tx.dropped.age_out, 1,
  2257. (ts->status == HAL_TX_TQM_RR_REM_CMD_AGED));
  2258. DP_STATS_INCC(peer, tx.dropped.fw_rem, 1,
  2259. (ts->status == HAL_TX_TQM_RR_REM_CMD_REM));
  2260. DP_STATS_INCC(peer, tx.dropped.fw_rem_notx, 1,
  2261. (ts->status == HAL_TX_TQM_RR_REM_CMD_NOTX));
  2262. DP_STATS_INCC(peer, tx.dropped.fw_rem_tx, 1,
  2263. (ts->status == HAL_TX_TQM_RR_REM_CMD_TX));
  2264. DP_STATS_INCC(peer, tx.dropped.fw_reason1, 1,
  2265. (ts->status == HAL_TX_TQM_RR_FW_REASON1));
  2266. DP_STATS_INCC(peer, tx.dropped.fw_reason2, 1,
  2267. (ts->status == HAL_TX_TQM_RR_FW_REASON2));
  2268. DP_STATS_INCC(peer, tx.dropped.fw_reason3, 1,
  2269. (ts->status == HAL_TX_TQM_RR_FW_REASON3));
  2270. if (!ts->status == HAL_TX_TQM_RR_FRAME_ACKED)
  2271. return;
  2272. DP_STATS_INCC(peer, tx.ofdma, 1, ts->ofdma);
  2273. DP_STATS_INCC(peer, tx.amsdu_cnt, 1, ts->msdu_part_of_amsdu);
  2274. DP_STATS_INCC(peer, tx.non_amsdu_cnt, 1, !ts->msdu_part_of_amsdu);
  2275. if (!(soc->process_tx_status))
  2276. return;
  2277. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2278. ((mcs >= MAX_MCS_11A) && (pkt_type == DOT11_A)));
  2279. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2280. ((mcs < (MAX_MCS_11A)) && (pkt_type == DOT11_A)));
  2281. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2282. ((mcs >= MAX_MCS_11B) && (pkt_type == DOT11_B)));
  2283. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2284. ((mcs < MAX_MCS_11B) && (pkt_type == DOT11_B)));
  2285. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2286. ((mcs >= MAX_MCS_11A) && (pkt_type == DOT11_N)));
  2287. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2288. ((mcs < MAX_MCS_11A) && (pkt_type == DOT11_N)));
  2289. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2290. ((mcs >= MAX_MCS_11AC) && (pkt_type == DOT11_AC)));
  2291. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2292. ((mcs < MAX_MCS_11AC) && (pkt_type == DOT11_AC)));
  2293. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2294. ((mcs >= (MAX_MCS - 1)) && (pkt_type == DOT11_AX)));
  2295. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2296. ((mcs < (MAX_MCS - 1)) && (pkt_type == DOT11_AX)));
  2297. DP_STATS_INC(peer, tx.sgi_count[ts->sgi], 1);
  2298. DP_STATS_INC(peer, tx.bw[ts->bw], 1);
  2299. DP_STATS_UPD(peer, tx.last_ack_rssi, ts->ack_frame_rssi);
  2300. DP_STATS_INC(peer, tx.wme_ac_type[TID_TO_WME_AC(ts->tid)], 1);
  2301. DP_STATS_INCC(peer, tx.stbc, 1, ts->stbc);
  2302. DP_STATS_INCC(peer, tx.ldpc, 1, ts->ldpc);
  2303. DP_STATS_INCC(peer, tx.retries, 1, ts->transmit_cnt > 1);
  2304. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  2305. soc->cdp_soc.ol_ops->update_dp_stats(pdev->ctrl_pdev,
  2306. &peer->stats, ts->peer_id,
  2307. UPDATE_PEER_STATS);
  2308. }
  2309. }
  2310. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  2311. /**
  2312. * dp_tx_flow_pool_lock() - take flow pool lock
  2313. * @soc: core txrx main context
  2314. * @tx_desc: tx desc
  2315. *
  2316. * Return: None
  2317. */
  2318. static inline
  2319. void dp_tx_flow_pool_lock(struct dp_soc *soc,
  2320. struct dp_tx_desc_s *tx_desc)
  2321. {
  2322. struct dp_tx_desc_pool_s *pool;
  2323. uint8_t desc_pool_id;
  2324. desc_pool_id = tx_desc->pool_id;
  2325. pool = &soc->tx_desc[desc_pool_id];
  2326. qdf_spin_lock_bh(&pool->flow_pool_lock);
  2327. }
  2328. /**
  2329. * dp_tx_flow_pool_unlock() - release flow pool lock
  2330. * @soc: core txrx main context
  2331. * @tx_desc: tx desc
  2332. *
  2333. * Return: None
  2334. */
  2335. static inline
  2336. void dp_tx_flow_pool_unlock(struct dp_soc *soc,
  2337. struct dp_tx_desc_s *tx_desc)
  2338. {
  2339. struct dp_tx_desc_pool_s *pool;
  2340. uint8_t desc_pool_id;
  2341. desc_pool_id = tx_desc->pool_id;
  2342. pool = &soc->tx_desc[desc_pool_id];
  2343. qdf_spin_unlock_bh(&pool->flow_pool_lock);
  2344. }
  2345. #else
  2346. static inline
  2347. void dp_tx_flow_pool_lock(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc)
  2348. {
  2349. }
  2350. static inline
  2351. void dp_tx_flow_pool_unlock(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc)
  2352. {
  2353. }
  2354. #endif
  2355. /**
  2356. * dp_tx_notify_completion() - Notify tx completion for this desc
  2357. * @soc: core txrx main context
  2358. * @tx_desc: tx desc
  2359. * @netbuf: buffer
  2360. *
  2361. * Return: none
  2362. */
  2363. static inline void dp_tx_notify_completion(struct dp_soc *soc,
  2364. struct dp_tx_desc_s *tx_desc,
  2365. qdf_nbuf_t netbuf)
  2366. {
  2367. void *osif_dev;
  2368. ol_txrx_completion_fp tx_compl_cbk = NULL;
  2369. qdf_assert(tx_desc);
  2370. dp_tx_flow_pool_lock(soc, tx_desc);
  2371. if (!tx_desc->vdev ||
  2372. !tx_desc->vdev->osif_vdev) {
  2373. dp_tx_flow_pool_unlock(soc, tx_desc);
  2374. return;
  2375. }
  2376. osif_dev = tx_desc->vdev->osif_vdev;
  2377. tx_compl_cbk = tx_desc->vdev->tx_comp;
  2378. dp_tx_flow_pool_unlock(soc, tx_desc);
  2379. if (tx_compl_cbk)
  2380. tx_compl_cbk(netbuf, osif_dev);
  2381. }
  2382. /** dp_tx_sojourn_stats_process() - Collect sojourn stats
  2383. * @pdev: pdev handle
  2384. * @tid: tid value
  2385. * @txdesc_ts: timestamp from txdesc
  2386. * @ppdu_id: ppdu id
  2387. *
  2388. * Return: none
  2389. */
  2390. #ifdef FEATURE_PERPKT_INFO
  2391. static inline void dp_tx_sojourn_stats_process(struct dp_pdev *pdev,
  2392. uint8_t tid,
  2393. uint64_t txdesc_ts,
  2394. uint32_t ppdu_id)
  2395. {
  2396. uint64_t delta_ms;
  2397. struct cdp_tx_sojourn_stats *sojourn_stats;
  2398. if (pdev->enhanced_stats_en == 0)
  2399. return;
  2400. if (pdev->sojourn_stats.ppdu_seq_id == 0)
  2401. pdev->sojourn_stats.ppdu_seq_id = ppdu_id;
  2402. if (ppdu_id != pdev->sojourn_stats.ppdu_seq_id) {
  2403. if (!pdev->sojourn_buf)
  2404. return;
  2405. sojourn_stats = (struct cdp_tx_sojourn_stats *)
  2406. qdf_nbuf_data(pdev->sojourn_buf);
  2407. qdf_mem_copy(sojourn_stats, &pdev->sojourn_stats,
  2408. sizeof(struct cdp_tx_sojourn_stats));
  2409. qdf_mem_zero(&pdev->sojourn_stats,
  2410. sizeof(struct cdp_tx_sojourn_stats));
  2411. dp_wdi_event_handler(WDI_EVENT_TX_SOJOURN_STAT, pdev->soc,
  2412. pdev->sojourn_buf, HTT_INVALID_PEER,
  2413. WDI_NO_VAL, pdev->pdev_id);
  2414. pdev->sojourn_stats.ppdu_seq_id = ppdu_id;
  2415. }
  2416. if (tid == HTT_INVALID_TID)
  2417. return;
  2418. delta_ms = qdf_ktime_to_ms(qdf_ktime_get()) -
  2419. txdesc_ts;
  2420. qdf_ewma_tx_lag_add(&pdev->sojourn_stats.avg_sojourn_msdu[tid],
  2421. delta_ms);
  2422. pdev->sojourn_stats.sum_sojourn_msdu[tid] += delta_ms;
  2423. pdev->sojourn_stats.num_msdus[tid]++;
  2424. }
  2425. #else
  2426. static inline void dp_tx_sojourn_stats_process(struct dp_pdev *pdev,
  2427. uint8_t tid,
  2428. uint64_t txdesc_ts,
  2429. uint32_t ppdu_id)
  2430. {
  2431. }
  2432. #endif
  2433. /**
  2434. * dp_tx_comp_process_tx_status() - Parse and Dump Tx completion status info
  2435. * @tx_desc: software descriptor head pointer
  2436. * @length: packet length
  2437. *
  2438. * Return: none
  2439. */
  2440. static inline void dp_tx_comp_process_tx_status(struct dp_tx_desc_s *tx_desc,
  2441. uint32_t length)
  2442. {
  2443. struct hal_tx_completion_status ts;
  2444. struct dp_soc *soc = NULL;
  2445. struct dp_vdev *vdev = tx_desc->vdev;
  2446. struct dp_peer *peer = NULL;
  2447. struct ether_header *eh =
  2448. (struct ether_header *)qdf_nbuf_data(tx_desc->nbuf);
  2449. hal_tx_comp_get_status(&tx_desc->comp, &ts, vdev->pdev->soc->hal_soc);
  2450. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2451. "-------------------- \n"
  2452. "Tx Completion Stats: \n"
  2453. "-------------------- \n"
  2454. "ack_frame_rssi = %d \n"
  2455. "first_msdu = %d \n"
  2456. "last_msdu = %d \n"
  2457. "msdu_part_of_amsdu = %d \n"
  2458. "rate_stats valid = %d \n"
  2459. "bw = %d \n"
  2460. "pkt_type = %d \n"
  2461. "stbc = %d \n"
  2462. "ldpc = %d \n"
  2463. "sgi = %d \n"
  2464. "mcs = %d \n"
  2465. "ofdma = %d \n"
  2466. "tones_in_ru = %d \n"
  2467. "tsf = %d \n"
  2468. "ppdu_id = %d \n"
  2469. "transmit_cnt = %d \n"
  2470. "tid = %d \n"
  2471. "peer_id = %d ",
  2472. ts.ack_frame_rssi, ts.first_msdu, ts.last_msdu,
  2473. ts.msdu_part_of_amsdu, ts.valid, ts.bw,
  2474. ts.pkt_type, ts.stbc, ts.ldpc, ts.sgi,
  2475. ts.mcs, ts.ofdma, ts.tones_in_ru, ts.tsf,
  2476. ts.ppdu_id, ts.transmit_cnt, ts.tid,
  2477. ts.peer_id);
  2478. if (!vdev) {
  2479. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2480. "invalid vdev");
  2481. goto out;
  2482. }
  2483. soc = vdev->pdev->soc;
  2484. /* Update SoC level stats */
  2485. DP_STATS_INCC(soc, tx.dropped_fw_removed, 1,
  2486. (ts.status == HAL_TX_TQM_RR_REM_CMD_REM));
  2487. /* Update per-packet stats */
  2488. if (qdf_unlikely(vdev->mesh_vdev) &&
  2489. !(tx_desc->flags & DP_TX_DESC_FLAG_TO_FW))
  2490. dp_tx_comp_fill_tx_completion_stats(tx_desc, &ts);
  2491. /* Update peer level stats */
  2492. peer = dp_peer_find_by_id(soc, ts.peer_id);
  2493. if (!peer) {
  2494. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2495. "invalid peer");
  2496. DP_STATS_INC_PKT(soc, tx.tx_invalid_peer, 1, length);
  2497. goto out;
  2498. }
  2499. if (qdf_likely(peer->vdev->tx_encap_type ==
  2500. htt_cmn_pkt_type_ethernet)) {
  2501. if (peer->bss_peer && IEEE80211_IS_BROADCAST(eh->ether_dhost))
  2502. DP_STATS_INC_PKT(peer, tx.bcast, 1, length);
  2503. }
  2504. dp_tx_sojourn_stats_process(vdev->pdev, ts.tid,
  2505. tx_desc->timestamp,
  2506. ts.ppdu_id);
  2507. dp_tx_update_peer_stats(peer, &ts, length);
  2508. out:
  2509. return;
  2510. }
  2511. /**
  2512. * dp_tx_comp_process_desc() - Tx complete software descriptor handler
  2513. * @soc: core txrx main context
  2514. * @comp_head: software descriptor head pointer
  2515. *
  2516. * This function will process batch of descriptors reaped by dp_tx_comp_handler
  2517. * and release the software descriptors after processing is complete
  2518. *
  2519. * Return: none
  2520. */
  2521. static void dp_tx_comp_process_desc(struct dp_soc *soc,
  2522. struct dp_tx_desc_s *comp_head)
  2523. {
  2524. struct dp_tx_desc_s *desc;
  2525. struct dp_tx_desc_s *next;
  2526. struct hal_tx_completion_status ts = {0};
  2527. uint32_t length;
  2528. struct dp_peer *peer;
  2529. DP_HIST_INIT();
  2530. desc = comp_head;
  2531. while (desc) {
  2532. hal_tx_comp_get_status(&desc->comp, &ts, soc->hal_soc);
  2533. peer = dp_peer_find_by_id(soc, ts.peer_id);
  2534. length = qdf_nbuf_len(desc->nbuf);
  2535. /* check tx completion notification */
  2536. if (QDF_NBUF_CB_TX_EXTRA_FRAG_FLAGS_NOTIFY_COMP(desc->nbuf))
  2537. dp_tx_notify_completion(soc, desc, desc->nbuf);
  2538. dp_tx_comp_process_tx_status(desc, length);
  2539. DPTRACE(qdf_dp_trace_ptr
  2540. (desc->nbuf,
  2541. QDF_DP_TRACE_LI_DP_FREE_PACKET_PTR_RECORD,
  2542. QDF_TRACE_DEFAULT_PDEV_ID,
  2543. qdf_nbuf_data_addr(desc->nbuf),
  2544. sizeof(qdf_nbuf_data(desc->nbuf)),
  2545. desc->id, ts.status)
  2546. );
  2547. /*currently m_copy/tx_capture is not supported for scatter gather packets*/
  2548. if (!(desc->msdu_ext_desc) && (dp_get_completion_indication_for_stack(soc,
  2549. desc->pdev, ts.peer_id, ts.ppdu_id,
  2550. ts.first_msdu, ts.last_msdu,
  2551. desc->nbuf) == QDF_STATUS_SUCCESS)) {
  2552. qdf_nbuf_unmap(soc->osdev, desc->nbuf,
  2553. QDF_DMA_TO_DEVICE);
  2554. dp_send_completion_to_stack(soc, desc->pdev, ts.peer_id,
  2555. ts.ppdu_id, desc->nbuf);
  2556. } else {
  2557. dp_tx_comp_free_buf(soc, desc);
  2558. }
  2559. DP_HIST_PACKET_COUNT_INC(desc->pdev->pdev_id);
  2560. next = desc->next;
  2561. dp_tx_desc_release(desc, desc->pool_id);
  2562. desc = next;
  2563. }
  2564. DP_TX_HIST_STATS_PER_PDEV();
  2565. }
  2566. /**
  2567. * dp_tx_comp_handler() - Tx completion handler
  2568. * @soc: core txrx main context
  2569. * @ring_id: completion ring id
  2570. * @quota: No. of packets/descriptors that can be serviced in one loop
  2571. *
  2572. * This function will collect hardware release ring element contents and
  2573. * handle descriptor contents. Based on contents, free packet or handle error
  2574. * conditions
  2575. *
  2576. * Return: none
  2577. */
  2578. uint32_t dp_tx_comp_handler(struct dp_soc *soc, void *hal_srng, uint32_t quota)
  2579. {
  2580. void *tx_comp_hal_desc;
  2581. uint8_t buffer_src;
  2582. uint8_t pool_id;
  2583. uint32_t tx_desc_id;
  2584. struct dp_tx_desc_s *tx_desc = NULL;
  2585. struct dp_tx_desc_s *head_desc = NULL;
  2586. struct dp_tx_desc_s *tail_desc = NULL;
  2587. uint32_t num_processed;
  2588. uint32_t count;
  2589. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  2590. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2591. "%s %d : HAL RING Access Failed -- %pK",
  2592. __func__, __LINE__, hal_srng);
  2593. return 0;
  2594. }
  2595. num_processed = 0;
  2596. count = 0;
  2597. /* Find head descriptor from completion ring */
  2598. while (qdf_likely(tx_comp_hal_desc =
  2599. hal_srng_dst_get_next(soc->hal_soc, hal_srng))) {
  2600. buffer_src = hal_tx_comp_get_buffer_source(tx_comp_hal_desc);
  2601. /* If this buffer was not released by TQM or FW, then it is not
  2602. * Tx completion indication, assert */
  2603. if ((buffer_src != HAL_TX_COMP_RELEASE_SOURCE_TQM) &&
  2604. (buffer_src != HAL_TX_COMP_RELEASE_SOURCE_FW)) {
  2605. QDF_TRACE(QDF_MODULE_ID_DP,
  2606. QDF_TRACE_LEVEL_FATAL,
  2607. "Tx comp release_src != TQM | FW");
  2608. qdf_assert_always(0);
  2609. }
  2610. /* Get descriptor id */
  2611. tx_desc_id = hal_tx_comp_get_desc_id(tx_comp_hal_desc);
  2612. pool_id = (tx_desc_id & DP_TX_DESC_ID_POOL_MASK) >>
  2613. DP_TX_DESC_ID_POOL_OS;
  2614. if (!dp_tx_is_desc_id_valid(soc, tx_desc_id))
  2615. continue;
  2616. /* Find Tx descriptor */
  2617. tx_desc = dp_tx_desc_find(soc, pool_id,
  2618. (tx_desc_id & DP_TX_DESC_ID_PAGE_MASK) >>
  2619. DP_TX_DESC_ID_PAGE_OS,
  2620. (tx_desc_id & DP_TX_DESC_ID_OFFSET_MASK) >>
  2621. DP_TX_DESC_ID_OFFSET_OS);
  2622. /*
  2623. * If the release source is FW, process the HTT status
  2624. */
  2625. if (qdf_unlikely(buffer_src ==
  2626. HAL_TX_COMP_RELEASE_SOURCE_FW)) {
  2627. uint8_t htt_tx_status[HAL_TX_COMP_HTT_STATUS_LEN];
  2628. hal_tx_comp_get_htt_desc(tx_comp_hal_desc,
  2629. htt_tx_status);
  2630. dp_tx_process_htt_completion(tx_desc,
  2631. htt_tx_status);
  2632. } else {
  2633. /* Pool id is not matching. Error */
  2634. if (tx_desc->pool_id != pool_id) {
  2635. QDF_TRACE(QDF_MODULE_ID_DP,
  2636. QDF_TRACE_LEVEL_FATAL,
  2637. "Tx Comp pool id %d not matched %d",
  2638. pool_id, tx_desc->pool_id);
  2639. qdf_assert_always(0);
  2640. }
  2641. if (!(tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED) ||
  2642. !(tx_desc->flags & DP_TX_DESC_FLAG_QUEUED_TX)) {
  2643. QDF_TRACE(QDF_MODULE_ID_DP,
  2644. QDF_TRACE_LEVEL_FATAL,
  2645. "Txdesc invalid, flgs = %x,id = %d",
  2646. tx_desc->flags, tx_desc_id);
  2647. qdf_assert_always(0);
  2648. }
  2649. /* First ring descriptor on the cycle */
  2650. if (!head_desc) {
  2651. head_desc = tx_desc;
  2652. tail_desc = tx_desc;
  2653. }
  2654. tail_desc->next = tx_desc;
  2655. tx_desc->next = NULL;
  2656. tail_desc = tx_desc;
  2657. /* Collect hw completion contents */
  2658. hal_tx_comp_desc_sync(tx_comp_hal_desc,
  2659. &tx_desc->comp, 1);
  2660. }
  2661. num_processed += !(count & DP_TX_NAPI_BUDGET_DIV_MASK);
  2662. /*
  2663. * Processed packet count is more than given quota
  2664. * stop to processing
  2665. */
  2666. if ((num_processed >= quota))
  2667. break;
  2668. count++;
  2669. }
  2670. hal_srng_access_end(soc->hal_soc, hal_srng);
  2671. /* Process the reaped descriptors */
  2672. if (head_desc)
  2673. dp_tx_comp_process_desc(soc, head_desc);
  2674. return num_processed;
  2675. }
  2676. #ifdef CONVERGED_TDLS_ENABLE
  2677. /**
  2678. * dp_tx_non_std() - Allow the control-path SW to send data frames
  2679. *
  2680. * @data_vdev - which vdev should transmit the tx data frames
  2681. * @tx_spec - what non-standard handling to apply to the tx data frames
  2682. * @msdu_list - NULL-terminated list of tx MSDUs
  2683. *
  2684. * Return: NULL on success,
  2685. * nbuf when it fails to send
  2686. */
  2687. qdf_nbuf_t dp_tx_non_std(struct cdp_vdev *vdev_handle,
  2688. enum ol_tx_spec tx_spec, qdf_nbuf_t msdu_list)
  2689. {
  2690. struct dp_vdev *vdev = (struct dp_vdev *) vdev_handle;
  2691. if (tx_spec & OL_TX_SPEC_NO_FREE)
  2692. vdev->is_tdls_frame = true;
  2693. return dp_tx_send(vdev_handle, msdu_list);
  2694. }
  2695. #endif
  2696. /**
  2697. * dp_tx_vdev_attach() - attach vdev to dp tx
  2698. * @vdev: virtual device instance
  2699. *
  2700. * Return: QDF_STATUS_SUCCESS: success
  2701. * QDF_STATUS_E_RESOURCES: Error return
  2702. */
  2703. QDF_STATUS dp_tx_vdev_attach(struct dp_vdev *vdev)
  2704. {
  2705. /*
  2706. * Fill HTT TCL Metadata with Vdev ID and MAC ID
  2707. */
  2708. HTT_TX_TCL_METADATA_TYPE_SET(vdev->htt_tcl_metadata,
  2709. HTT_TCL_METADATA_TYPE_VDEV_BASED);
  2710. HTT_TX_TCL_METADATA_VDEV_ID_SET(vdev->htt_tcl_metadata,
  2711. vdev->vdev_id);
  2712. HTT_TX_TCL_METADATA_PDEV_ID_SET(vdev->htt_tcl_metadata,
  2713. DP_SW2HW_MACID(vdev->pdev->pdev_id));
  2714. /*
  2715. * Set HTT Extension Valid bit to 0 by default
  2716. */
  2717. HTT_TX_TCL_METADATA_VALID_HTT_SET(vdev->htt_tcl_metadata, 0);
  2718. dp_tx_vdev_update_search_flags(vdev);
  2719. return QDF_STATUS_SUCCESS;
  2720. }
  2721. /**
  2722. * dp_tx_vdev_update_search_flags() - Update vdev flags as per opmode
  2723. * @vdev: virtual device instance
  2724. *
  2725. * Return: void
  2726. *
  2727. */
  2728. void dp_tx_vdev_update_search_flags(struct dp_vdev *vdev)
  2729. {
  2730. /*
  2731. * Enable both AddrY (SA based search) and AddrX (Da based search)
  2732. * for TDLS link
  2733. *
  2734. * Enable AddrY (SA based search) only for non-WDS STA and
  2735. * ProxySTA VAP modes.
  2736. *
  2737. * In all other VAP modes, only DA based search should be
  2738. * enabled
  2739. */
  2740. if (vdev->opmode == wlan_op_mode_sta &&
  2741. vdev->tdls_link_connected)
  2742. vdev->hal_desc_addr_search_flags =
  2743. (HAL_TX_DESC_ADDRX_EN | HAL_TX_DESC_ADDRY_EN);
  2744. else if ((vdev->opmode == wlan_op_mode_sta &&
  2745. (!vdev->wds_enabled || vdev->proxysta_vdev)))
  2746. vdev->hal_desc_addr_search_flags = HAL_TX_DESC_ADDRY_EN;
  2747. else
  2748. vdev->hal_desc_addr_search_flags = HAL_TX_DESC_ADDRX_EN;
  2749. }
  2750. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  2751. static void dp_tx_desc_flush(struct dp_vdev *vdev)
  2752. {
  2753. }
  2754. #else /* QCA_LL_TX_FLOW_CONTROL_V2! */
  2755. /* dp_tx_desc_flush() - release resources associated
  2756. * to tx_desc
  2757. * @vdev: virtual device instance
  2758. *
  2759. * This function will free all outstanding Tx buffers,
  2760. * including ME buffer for which either free during
  2761. * completion didn't happened or completion is not
  2762. * received.
  2763. */
  2764. static void dp_tx_desc_flush(struct dp_vdev *vdev)
  2765. {
  2766. uint8_t i, num_pool;
  2767. uint32_t j;
  2768. uint32_t num_desc;
  2769. struct dp_soc *soc = vdev->pdev->soc;
  2770. struct dp_tx_desc_s *tx_desc = NULL;
  2771. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  2772. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  2773. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  2774. for (i = 0; i < num_pool; i++) {
  2775. for (j = 0; j < num_desc; j++) {
  2776. tx_desc_pool = &((soc)->tx_desc[(i)]);
  2777. if (tx_desc_pool &&
  2778. tx_desc_pool->desc_pages.cacheable_pages) {
  2779. tx_desc = dp_tx_desc_find(soc, i,
  2780. (j & DP_TX_DESC_ID_PAGE_MASK) >>
  2781. DP_TX_DESC_ID_PAGE_OS,
  2782. (j & DP_TX_DESC_ID_OFFSET_MASK) >>
  2783. DP_TX_DESC_ID_OFFSET_OS);
  2784. if (tx_desc && (tx_desc->vdev == vdev) &&
  2785. (tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED)) {
  2786. dp_tx_comp_free_buf(soc, tx_desc);
  2787. dp_tx_desc_release(tx_desc, i);
  2788. }
  2789. }
  2790. }
  2791. }
  2792. }
  2793. #endif /* !QCA_LL_TX_FLOW_CONTROL_V2 */
  2794. /**
  2795. * dp_tx_vdev_detach() - detach vdev from dp tx
  2796. * @vdev: virtual device instance
  2797. *
  2798. * Return: QDF_STATUS_SUCCESS: success
  2799. * QDF_STATUS_E_RESOURCES: Error return
  2800. */
  2801. QDF_STATUS dp_tx_vdev_detach(struct dp_vdev *vdev)
  2802. {
  2803. dp_tx_desc_flush(vdev);
  2804. return QDF_STATUS_SUCCESS;
  2805. }
  2806. /**
  2807. * dp_tx_pdev_attach() - attach pdev to dp tx
  2808. * @pdev: physical device instance
  2809. *
  2810. * Return: QDF_STATUS_SUCCESS: success
  2811. * QDF_STATUS_E_RESOURCES: Error return
  2812. */
  2813. QDF_STATUS dp_tx_pdev_attach(struct dp_pdev *pdev)
  2814. {
  2815. struct dp_soc *soc = pdev->soc;
  2816. /* Initialize Flow control counters */
  2817. qdf_atomic_init(&pdev->num_tx_exception);
  2818. qdf_atomic_init(&pdev->num_tx_outstanding);
  2819. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2820. /* Initialize descriptors in TCL Ring */
  2821. hal_tx_init_data_ring(soc->hal_soc,
  2822. soc->tcl_data_ring[pdev->pdev_id].hal_srng);
  2823. }
  2824. return QDF_STATUS_SUCCESS;
  2825. }
  2826. /**
  2827. * dp_tx_pdev_detach() - detach pdev from dp tx
  2828. * @pdev: physical device instance
  2829. *
  2830. * Return: QDF_STATUS_SUCCESS: success
  2831. * QDF_STATUS_E_RESOURCES: Error return
  2832. */
  2833. QDF_STATUS dp_tx_pdev_detach(struct dp_pdev *pdev)
  2834. {
  2835. dp_tx_me_exit(pdev);
  2836. return QDF_STATUS_SUCCESS;
  2837. }
  2838. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  2839. /* Pools will be allocated dynamically */
  2840. static int dp_tx_alloc_static_pools(struct dp_soc *soc, int num_pool,
  2841. int num_desc)
  2842. {
  2843. uint8_t i;
  2844. for (i = 0; i < num_pool; i++) {
  2845. qdf_spinlock_create(&soc->tx_desc[i].flow_pool_lock);
  2846. soc->tx_desc[i].status = FLOW_POOL_INACTIVE;
  2847. }
  2848. return 0;
  2849. }
  2850. static void dp_tx_delete_static_pools(struct dp_soc *soc, int num_pool)
  2851. {
  2852. uint8_t i;
  2853. for (i = 0; i < num_pool; i++)
  2854. qdf_spinlock_destroy(&soc->tx_desc[i].flow_pool_lock);
  2855. }
  2856. #else /* QCA_LL_TX_FLOW_CONTROL_V2! */
  2857. static int dp_tx_alloc_static_pools(struct dp_soc *soc, int num_pool,
  2858. int num_desc)
  2859. {
  2860. uint8_t i;
  2861. /* Allocate software Tx descriptor pools */
  2862. for (i = 0; i < num_pool; i++) {
  2863. if (dp_tx_desc_pool_alloc(soc, i, num_desc)) {
  2864. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2865. "%s Tx Desc Pool alloc %d failed %pK",
  2866. __func__, i, soc);
  2867. return ENOMEM;
  2868. }
  2869. }
  2870. return 0;
  2871. }
  2872. static void dp_tx_delete_static_pools(struct dp_soc *soc, int num_pool)
  2873. {
  2874. uint8_t i;
  2875. for (i = 0; i < num_pool; i++) {
  2876. qdf_assert_always(!soc->tx_desc[i].num_allocated);
  2877. if (dp_tx_desc_pool_free(soc, i)) {
  2878. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2879. "%s Tx Desc Pool Free failed", __func__);
  2880. }
  2881. }
  2882. }
  2883. #endif /* !QCA_LL_TX_FLOW_CONTROL_V2 */
  2884. /**
  2885. * dp_tx_soc_detach() - detach soc from dp tx
  2886. * @soc: core txrx main context
  2887. *
  2888. * This function will detach dp tx into main device context
  2889. * will free dp tx resource and initialize resources
  2890. *
  2891. * Return: QDF_STATUS_SUCCESS: success
  2892. * QDF_STATUS_E_RESOURCES: Error return
  2893. */
  2894. QDF_STATUS dp_tx_soc_detach(struct dp_soc *soc)
  2895. {
  2896. uint8_t num_pool;
  2897. uint16_t num_desc;
  2898. uint16_t num_ext_desc;
  2899. uint8_t i;
  2900. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  2901. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  2902. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  2903. dp_tx_flow_control_deinit(soc);
  2904. dp_tx_delete_static_pools(soc, num_pool);
  2905. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2906. "%s Tx Desc Pool Free num_pool = %d, descs = %d",
  2907. __func__, num_pool, num_desc);
  2908. for (i = 0; i < num_pool; i++) {
  2909. if (dp_tx_ext_desc_pool_free(soc, i)) {
  2910. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2911. "%s Tx Ext Desc Pool Free failed",
  2912. __func__);
  2913. return QDF_STATUS_E_RESOURCES;
  2914. }
  2915. }
  2916. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2917. "%s MSDU Ext Desc Pool %d Free descs = %d",
  2918. __func__, num_pool, num_ext_desc);
  2919. for (i = 0; i < num_pool; i++) {
  2920. dp_tx_tso_desc_pool_free(soc, i);
  2921. }
  2922. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2923. "%s TSO Desc Pool %d Free descs = %d",
  2924. __func__, num_pool, num_desc);
  2925. for (i = 0; i < num_pool; i++)
  2926. dp_tx_tso_num_seg_pool_free(soc, i);
  2927. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2928. "%s TSO Num of seg Desc Pool %d Free descs = %d",
  2929. __func__, num_pool, num_desc);
  2930. return QDF_STATUS_SUCCESS;
  2931. }
  2932. /**
  2933. * dp_tx_soc_attach() - attach soc to dp tx
  2934. * @soc: core txrx main context
  2935. *
  2936. * This function will attach dp tx into main device context
  2937. * will allocate dp tx resource and initialize resources
  2938. *
  2939. * Return: QDF_STATUS_SUCCESS: success
  2940. * QDF_STATUS_E_RESOURCES: Error return
  2941. */
  2942. QDF_STATUS dp_tx_soc_attach(struct dp_soc *soc)
  2943. {
  2944. uint8_t i;
  2945. uint8_t num_pool;
  2946. uint32_t num_desc;
  2947. uint32_t num_ext_desc;
  2948. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  2949. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  2950. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  2951. if (dp_tx_alloc_static_pools(soc, num_pool, num_desc))
  2952. goto fail;
  2953. dp_tx_flow_control_init(soc);
  2954. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2955. "%s Tx Desc Alloc num_pool = %d, descs = %d",
  2956. __func__, num_pool, num_desc);
  2957. /* Allocate extension tx descriptor pools */
  2958. for (i = 0; i < num_pool; i++) {
  2959. if (dp_tx_ext_desc_pool_alloc(soc, i, num_ext_desc)) {
  2960. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2961. "MSDU Ext Desc Pool alloc %d failed %pK",
  2962. i, soc);
  2963. goto fail;
  2964. }
  2965. }
  2966. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2967. "%s MSDU Ext Desc Alloc %d, descs = %d",
  2968. __func__, num_pool, num_ext_desc);
  2969. for (i = 0; i < num_pool; i++) {
  2970. if (dp_tx_tso_desc_pool_alloc(soc, i, num_desc)) {
  2971. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2972. "TSO Desc Pool alloc %d failed %pK",
  2973. i, soc);
  2974. goto fail;
  2975. }
  2976. }
  2977. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2978. "%s TSO Desc Alloc %d, descs = %d",
  2979. __func__, num_pool, num_desc);
  2980. for (i = 0; i < num_pool; i++) {
  2981. if (dp_tx_tso_num_seg_pool_alloc(soc, i, num_desc)) {
  2982. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2983. "TSO Num of seg Pool alloc %d failed %pK",
  2984. i, soc);
  2985. goto fail;
  2986. }
  2987. }
  2988. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2989. "%s TSO Num of seg pool Alloc %d, descs = %d",
  2990. __func__, num_pool, num_desc);
  2991. /* Initialize descriptors in TCL Rings */
  2992. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2993. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2994. hal_tx_init_data_ring(soc->hal_soc,
  2995. soc->tcl_data_ring[i].hal_srng);
  2996. }
  2997. }
  2998. /*
  2999. * todo - Add a runtime config option to enable this.
  3000. */
  3001. /*
  3002. * Due to multiple issues on NPR EMU, enable it selectively
  3003. * only for NPR EMU, should be removed, once NPR platforms
  3004. * are stable.
  3005. */
  3006. soc->process_tx_status = CONFIG_PROCESS_TX_STATUS;
  3007. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3008. "%s HAL Tx init Success", __func__);
  3009. return QDF_STATUS_SUCCESS;
  3010. fail:
  3011. /* Detach will take care of freeing only allocated resources */
  3012. dp_tx_soc_detach(soc);
  3013. return QDF_STATUS_E_RESOURCES;
  3014. }
  3015. /*
  3016. * dp_tx_me_mem_free(): Function to free allocated memory in mcast enahncement
  3017. * pdev: pointer to DP PDEV structure
  3018. * seg_info_head: Pointer to the head of list
  3019. *
  3020. * return: void
  3021. */
  3022. static void dp_tx_me_mem_free(struct dp_pdev *pdev,
  3023. struct dp_tx_seg_info_s *seg_info_head)
  3024. {
  3025. struct dp_tx_me_buf_t *mc_uc_buf;
  3026. struct dp_tx_seg_info_s *seg_info_new = NULL;
  3027. qdf_nbuf_t nbuf = NULL;
  3028. uint64_t phy_addr;
  3029. while (seg_info_head) {
  3030. nbuf = seg_info_head->nbuf;
  3031. mc_uc_buf = (struct dp_tx_me_buf_t *)
  3032. seg_info_head->frags[0].vaddr;
  3033. phy_addr = seg_info_head->frags[0].paddr_hi;
  3034. phy_addr = (phy_addr << 32) | seg_info_head->frags[0].paddr_lo;
  3035. qdf_mem_unmap_nbytes_single(pdev->soc->osdev,
  3036. phy_addr,
  3037. QDF_DMA_TO_DEVICE , DP_MAC_ADDR_LEN);
  3038. dp_tx_me_free_buf(pdev, mc_uc_buf);
  3039. qdf_nbuf_free(nbuf);
  3040. seg_info_new = seg_info_head;
  3041. seg_info_head = seg_info_head->next;
  3042. qdf_mem_free(seg_info_new);
  3043. }
  3044. }
  3045. /**
  3046. * dp_tx_me_send_convert_ucast(): function to convert multicast to unicast
  3047. * @vdev: DP VDEV handle
  3048. * @nbuf: Multicast nbuf
  3049. * @newmac: Table of the clients to which packets have to be sent
  3050. * @new_mac_cnt: No of clients
  3051. *
  3052. * return: no of converted packets
  3053. */
  3054. uint16_t
  3055. dp_tx_me_send_convert_ucast(struct cdp_vdev *vdev_handle, qdf_nbuf_t nbuf,
  3056. uint8_t newmac[][DP_MAC_ADDR_LEN], uint8_t new_mac_cnt)
  3057. {
  3058. struct dp_vdev *vdev = (struct dp_vdev *) vdev_handle;
  3059. struct dp_pdev *pdev = vdev->pdev;
  3060. struct ether_header *eh;
  3061. uint8_t *data;
  3062. uint16_t len;
  3063. /* reference to frame dst addr */
  3064. uint8_t *dstmac;
  3065. /* copy of original frame src addr */
  3066. uint8_t srcmac[DP_MAC_ADDR_LEN];
  3067. /* local index into newmac */
  3068. uint8_t new_mac_idx = 0;
  3069. struct dp_tx_me_buf_t *mc_uc_buf;
  3070. qdf_nbuf_t nbuf_clone;
  3071. struct dp_tx_msdu_info_s msdu_info;
  3072. struct dp_tx_seg_info_s *seg_info_head = NULL;
  3073. struct dp_tx_seg_info_s *seg_info_tail = NULL;
  3074. struct dp_tx_seg_info_s *seg_info_new;
  3075. struct dp_tx_frag_info_s data_frag;
  3076. qdf_dma_addr_t paddr_data;
  3077. qdf_dma_addr_t paddr_mcbuf = 0;
  3078. uint8_t empty_entry_mac[DP_MAC_ADDR_LEN] = {0};
  3079. QDF_STATUS status;
  3080. qdf_mem_set(&msdu_info, sizeof(msdu_info), 0x0);
  3081. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  3082. eh = (struct ether_header *) nbuf;
  3083. qdf_mem_copy(srcmac, eh->ether_shost, DP_MAC_ADDR_LEN);
  3084. len = qdf_nbuf_len(nbuf);
  3085. data = qdf_nbuf_data(nbuf);
  3086. status = qdf_nbuf_map(vdev->osdev, nbuf,
  3087. QDF_DMA_TO_DEVICE);
  3088. if (status) {
  3089. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3090. "Mapping failure Error:%d", status);
  3091. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error, 1);
  3092. qdf_nbuf_free(nbuf);
  3093. return 1;
  3094. }
  3095. paddr_data = qdf_nbuf_get_frag_paddr(nbuf, 0) + IEEE80211_ADDR_LEN;
  3096. /*preparing data fragment*/
  3097. data_frag.vaddr = qdf_nbuf_data(nbuf) + IEEE80211_ADDR_LEN;
  3098. data_frag.paddr_lo = (uint32_t)paddr_data;
  3099. data_frag.paddr_hi = (((uint64_t) paddr_data) >> 32);
  3100. data_frag.len = len - DP_MAC_ADDR_LEN;
  3101. for (new_mac_idx = 0; new_mac_idx < new_mac_cnt; new_mac_idx++) {
  3102. dstmac = newmac[new_mac_idx];
  3103. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3104. "added mac addr (%pM)", dstmac);
  3105. /* Check for NULL Mac Address */
  3106. if (!qdf_mem_cmp(dstmac, empty_entry_mac, DP_MAC_ADDR_LEN))
  3107. continue;
  3108. /* frame to self mac. skip */
  3109. if (!qdf_mem_cmp(dstmac, srcmac, DP_MAC_ADDR_LEN))
  3110. continue;
  3111. /*
  3112. * TODO: optimize to avoid malloc in per-packet path
  3113. * For eg. seg_pool can be made part of vdev structure
  3114. */
  3115. seg_info_new = qdf_mem_malloc(sizeof(*seg_info_new));
  3116. if (!seg_info_new) {
  3117. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3118. "alloc failed");
  3119. DP_STATS_INC(vdev, tx_i.mcast_en.fail_seg_alloc, 1);
  3120. goto fail_seg_alloc;
  3121. }
  3122. mc_uc_buf = dp_tx_me_alloc_buf(pdev);
  3123. if (mc_uc_buf == NULL)
  3124. goto fail_buf_alloc;
  3125. /*
  3126. * TODO: Check if we need to clone the nbuf
  3127. * Or can we just use the reference for all cases
  3128. */
  3129. if (new_mac_idx < (new_mac_cnt - 1)) {
  3130. nbuf_clone = qdf_nbuf_clone((qdf_nbuf_t)nbuf);
  3131. if (nbuf_clone == NULL) {
  3132. DP_STATS_INC(vdev, tx_i.mcast_en.clone_fail, 1);
  3133. goto fail_clone;
  3134. }
  3135. } else {
  3136. /*
  3137. * Update the ref
  3138. * to account for frame sent without cloning
  3139. */
  3140. qdf_nbuf_ref(nbuf);
  3141. nbuf_clone = nbuf;
  3142. }
  3143. qdf_mem_copy(mc_uc_buf->data, dstmac, DP_MAC_ADDR_LEN);
  3144. status = qdf_mem_map_nbytes_single(vdev->osdev, mc_uc_buf->data,
  3145. QDF_DMA_TO_DEVICE, DP_MAC_ADDR_LEN,
  3146. &paddr_mcbuf);
  3147. if (status) {
  3148. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3149. "Mapping failure Error:%d", status);
  3150. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error, 1);
  3151. goto fail_map;
  3152. }
  3153. seg_info_new->frags[0].vaddr = (uint8_t *)mc_uc_buf;
  3154. seg_info_new->frags[0].paddr_lo = (uint32_t) paddr_mcbuf;
  3155. seg_info_new->frags[0].paddr_hi =
  3156. ((uint64_t) paddr_mcbuf >> 32);
  3157. seg_info_new->frags[0].len = DP_MAC_ADDR_LEN;
  3158. seg_info_new->frags[1] = data_frag;
  3159. seg_info_new->nbuf = nbuf_clone;
  3160. seg_info_new->frag_cnt = 2;
  3161. seg_info_new->total_len = len;
  3162. seg_info_new->next = NULL;
  3163. if (seg_info_head == NULL)
  3164. seg_info_head = seg_info_new;
  3165. else
  3166. seg_info_tail->next = seg_info_new;
  3167. seg_info_tail = seg_info_new;
  3168. }
  3169. if (!seg_info_head) {
  3170. goto free_return;
  3171. }
  3172. msdu_info.u.sg_info.curr_seg = seg_info_head;
  3173. msdu_info.num_seg = new_mac_cnt;
  3174. msdu_info.frm_type = dp_tx_frm_me;
  3175. DP_STATS_INC(vdev, tx_i.mcast_en.ucast, new_mac_cnt);
  3176. dp_tx_send_msdu_multiple(vdev, nbuf, &msdu_info);
  3177. while (seg_info_head->next) {
  3178. seg_info_new = seg_info_head;
  3179. seg_info_head = seg_info_head->next;
  3180. qdf_mem_free(seg_info_new);
  3181. }
  3182. qdf_mem_free(seg_info_head);
  3183. qdf_nbuf_unmap(pdev->soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  3184. qdf_nbuf_free(nbuf);
  3185. return new_mac_cnt;
  3186. fail_map:
  3187. qdf_nbuf_free(nbuf_clone);
  3188. fail_clone:
  3189. dp_tx_me_free_buf(pdev, mc_uc_buf);
  3190. fail_buf_alloc:
  3191. qdf_mem_free(seg_info_new);
  3192. fail_seg_alloc:
  3193. dp_tx_me_mem_free(pdev, seg_info_head);
  3194. free_return:
  3195. qdf_nbuf_unmap(pdev->soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  3196. qdf_nbuf_free(nbuf);
  3197. return 1;
  3198. }