bengal.c 188 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2016-2020, The Linux Foundation. All rights reserved.
  4. */
  5. #include <linux/clk.h>
  6. #include <linux/delay.h>
  7. #include <linux/gpio.h>
  8. #include <linux/of_gpio.h>
  9. #include <linux/platform_device.h>
  10. #include <linux/slab.h>
  11. #include <linux/io.h>
  12. #include <linux/module.h>
  13. #include <linux/input.h>
  14. #include <linux/of_device.h>
  15. #include <linux/soc/qcom/fsa4480-i2c.h>
  16. #include <linux/nvmem-consumer.h>
  17. #include <sound/core.h>
  18. #include <sound/soc.h>
  19. #include <sound/soc-dapm.h>
  20. #include <sound/pcm.h>
  21. #include <sound/pcm_params.h>
  22. #include <sound/info.h>
  23. #include <soc/snd_event.h>
  24. #include <dsp/audio_notifier.h>
  25. #include <soc/swr-common.h>
  26. #include <dsp/q6afe-v2.h>
  27. #include <dsp/q6core.h>
  28. #include "device_event.h"
  29. #include "msm-pcm-routing-v2.h"
  30. #include "asoc/msm-cdc-pinctrl.h"
  31. #include "asoc/wcd-mbhc-v2.h"
  32. #include "codecs/wcd937x/wcd937x-mbhc.h"
  33. #include "codecs/rouleur/rouleur-mbhc.h"
  34. #include "codecs/wsa881x-analog.h"
  35. #include "codecs/wcd937x/wcd937x.h"
  36. #include "codecs/rouleur/rouleur.h"
  37. #include "codecs/bolero/bolero-cdc.h"
  38. #include <dt-bindings/sound/audio-codec-port-types.h>
  39. #include "bengal-port-config.h"
  40. #define DRV_NAME "bengal-asoc-snd"
  41. #define __CHIPSET__ "BENGAL "
  42. #define MSM_DAILINK_NAME(name) (__CHIPSET__#name)
  43. #define SAMPLING_RATE_8KHZ 8000
  44. #define SAMPLING_RATE_11P025KHZ 11025
  45. #define SAMPLING_RATE_16KHZ 16000
  46. #define SAMPLING_RATE_22P05KHZ 22050
  47. #define SAMPLING_RATE_32KHZ 32000
  48. #define SAMPLING_RATE_44P1KHZ 44100
  49. #define SAMPLING_RATE_48KHZ 48000
  50. #define SAMPLING_RATE_88P2KHZ 88200
  51. #define SAMPLING_RATE_96KHZ 96000
  52. #define SAMPLING_RATE_176P4KHZ 176400
  53. #define SAMPLING_RATE_192KHZ 192000
  54. #define SAMPLING_RATE_352P8KHZ 352800
  55. #define SAMPLING_RATE_384KHZ 384000
  56. #define WCD9XXX_MBHC_DEF_RLOADS 5
  57. #define WCD9XXX_MBHC_DEF_BUTTONS 8
  58. #define ROULEUR_MBHC_DEF_BUTTONS 5
  59. #define CODEC_EXT_CLK_RATE 9600000
  60. #define ADSP_STATE_READY_TIMEOUT_MS 3000
  61. #define DEV_NAME_STR_LEN 32
  62. #define WCD_MBHC_HS_V_MAX 1600
  63. #define ROULEUR_MBHC_HS_V_MAX 1700
  64. #define TDM_CHANNEL_MAX 8
  65. #define DEV_NAME_STR_LEN 32
  66. /* time in us to ensure LPM doesn't go in C3/C4 */
  67. #define MSM_LL_QOS_VALUE 300
  68. #define ADSP_STATE_READY_TIMEOUT_MS 3000
  69. #define WCN_CDC_SLIM_RX_CH_MAX 2
  70. #define WCN_CDC_SLIM_TX_CH_MAX 3
  71. enum {
  72. TDM_0 = 0,
  73. TDM_1,
  74. TDM_2,
  75. TDM_3,
  76. TDM_4,
  77. TDM_5,
  78. TDM_6,
  79. TDM_7,
  80. TDM_PORT_MAX,
  81. };
  82. enum {
  83. TDM_PRI = 0,
  84. TDM_SEC,
  85. TDM_TERT,
  86. TDM_QUAT,
  87. TDM_INTERFACE_MAX,
  88. };
  89. enum {
  90. PRIM_AUX_PCM = 0,
  91. SEC_AUX_PCM,
  92. TERT_AUX_PCM,
  93. QUAT_AUX_PCM,
  94. AUX_PCM_MAX,
  95. };
  96. enum {
  97. PRIM_MI2S = 0,
  98. SEC_MI2S,
  99. TERT_MI2S,
  100. QUAT_MI2S,
  101. MI2S_MAX,
  102. };
  103. enum {
  104. RX_CDC_DMA_RX_0 = 0,
  105. RX_CDC_DMA_RX_1,
  106. RX_CDC_DMA_RX_2,
  107. RX_CDC_DMA_RX_3,
  108. RX_CDC_DMA_RX_5,
  109. CDC_DMA_RX_MAX,
  110. };
  111. enum {
  112. TX_CDC_DMA_TX_0 = 0,
  113. TX_CDC_DMA_TX_3,
  114. TX_CDC_DMA_TX_4,
  115. VA_CDC_DMA_TX_0,
  116. VA_CDC_DMA_TX_1,
  117. VA_CDC_DMA_TX_2,
  118. CDC_DMA_TX_MAX,
  119. };
  120. enum {
  121. SLIM_RX_7 = 0,
  122. SLIM_RX_MAX,
  123. };
  124. enum {
  125. SLIM_TX_7 = 0,
  126. SLIM_TX_8,
  127. SLIM_TX_MAX,
  128. };
  129. enum {
  130. AFE_LOOPBACK_TX_IDX = 0,
  131. AFE_LOOPBACK_TX_IDX_MAX,
  132. };
  133. struct msm_asoc_mach_data {
  134. struct snd_info_entry *codec_root;
  135. int usbc_en2_gpio; /* used by gpio driver API */
  136. struct device_node *dmic01_gpio_p; /* used by pinctrl API */
  137. struct device_node *dmic23_gpio_p; /* used by pinctrl API */
  138. struct device_node *mi2s_gpio_p[MI2S_MAX]; /* used by pinctrl API */
  139. atomic_t mi2s_gpio_ref_count[MI2S_MAX]; /* used by pinctrl API */
  140. struct device_node *us_euro_gpio_p; /* used by pinctrl API */
  141. struct pinctrl *usbc_en2_gpio_p; /* used by pinctrl API */
  142. struct device_node *hph_en1_gpio_p; /* used by pinctrl API */
  143. struct device_node *hph_en0_gpio_p; /* used by pinctrl API */
  144. bool is_afe_config_done;
  145. struct device_node *fsa_handle;
  146. };
  147. struct tdm_port {
  148. u32 mode;
  149. u32 channel;
  150. };
  151. enum {
  152. EXT_DISP_RX_IDX_DP = 0,
  153. EXT_DISP_RX_IDX_DP1,
  154. EXT_DISP_RX_IDX_MAX,
  155. };
  156. struct msm_wsa881x_dev_info {
  157. struct device_node *of_node;
  158. u32 index;
  159. };
  160. struct aux_codec_dev_info {
  161. struct device_node *of_node;
  162. u32 index;
  163. };
  164. struct dev_config {
  165. u32 sample_rate;
  166. u32 bit_format;
  167. u32 channels;
  168. };
  169. /* Default configuration of slimbus channels */
  170. static struct dev_config slim_rx_cfg[] = {
  171. [SLIM_RX_7] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  172. };
  173. static struct dev_config slim_tx_cfg[] = {
  174. [SLIM_TX_7] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  175. [SLIM_TX_8] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  176. };
  177. static struct dev_config usb_rx_cfg = {
  178. .sample_rate = SAMPLING_RATE_48KHZ,
  179. .bit_format = SNDRV_PCM_FORMAT_S16_LE,
  180. .channels = 2,
  181. };
  182. static struct dev_config usb_tx_cfg = {
  183. .sample_rate = SAMPLING_RATE_48KHZ,
  184. .bit_format = SNDRV_PCM_FORMAT_S16_LE,
  185. .channels = 1,
  186. };
  187. static struct dev_config proxy_rx_cfg = {
  188. .sample_rate = SAMPLING_RATE_48KHZ,
  189. .bit_format = SNDRV_PCM_FORMAT_S16_LE,
  190. .channels = 2,
  191. };
  192. static struct afe_clk_set mi2s_clk[MI2S_MAX] = {
  193. {
  194. AFE_API_VERSION_I2S_CONFIG,
  195. Q6AFE_LPASS_CLK_ID_PRI_MI2S_IBIT,
  196. Q6AFE_LPASS_IBIT_CLK_1_P536_MHZ,
  197. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  198. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  199. 0,
  200. },
  201. {
  202. AFE_API_VERSION_I2S_CONFIG,
  203. Q6AFE_LPASS_CLK_ID_SEC_MI2S_IBIT,
  204. Q6AFE_LPASS_IBIT_CLK_1_P536_MHZ,
  205. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  206. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  207. 0,
  208. },
  209. {
  210. AFE_API_VERSION_I2S_CONFIG,
  211. Q6AFE_LPASS_CLK_ID_TER_MI2S_IBIT,
  212. Q6AFE_LPASS_IBIT_CLK_1_P536_MHZ,
  213. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  214. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  215. 0,
  216. },
  217. {
  218. AFE_API_VERSION_I2S_CONFIG,
  219. Q6AFE_LPASS_CLK_ID_QUAD_MI2S_IBIT,
  220. Q6AFE_LPASS_IBIT_CLK_1_P536_MHZ,
  221. Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO,
  222. Q6AFE_LPASS_CLK_ROOT_DEFAULT,
  223. 0,
  224. },
  225. };
  226. struct mi2s_conf {
  227. struct mutex lock;
  228. u32 ref_cnt;
  229. u32 msm_is_mi2s_master;
  230. };
  231. static u32 mi2s_ebit_clk[MI2S_MAX] = {
  232. Q6AFE_LPASS_CLK_ID_PRI_MI2S_EBIT,
  233. Q6AFE_LPASS_CLK_ID_SEC_MI2S_EBIT,
  234. Q6AFE_LPASS_CLK_ID_TER_MI2S_EBIT,
  235. };
  236. static struct mi2s_conf mi2s_intf_conf[MI2S_MAX];
  237. static bool va_disable;
  238. /* Default configuration of TDM channels */
  239. static struct dev_config tdm_rx_cfg[TDM_INTERFACE_MAX][TDM_PORT_MAX] = {
  240. { /* PRI TDM */
  241. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_0 */
  242. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_1 */
  243. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_2 */
  244. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_3 */
  245. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_4 */
  246. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_5 */
  247. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_6 */
  248. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_7 */
  249. },
  250. { /* SEC TDM */
  251. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_0 */
  252. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_1 */
  253. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_2 */
  254. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_3 */
  255. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_4 */
  256. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_5 */
  257. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_6 */
  258. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_7 */
  259. },
  260. { /* TERT TDM */
  261. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_0 */
  262. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_1 */
  263. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_2 */
  264. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_3 */
  265. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_4 */
  266. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_5 */
  267. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_6 */
  268. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_7 */
  269. },
  270. { /* QUAT TDM */
  271. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_0 */
  272. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_1 */
  273. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_2 */
  274. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_3 */
  275. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_4 */
  276. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_5 */
  277. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_6 */
  278. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* RX_7 */
  279. },
  280. };
  281. static struct dev_config tdm_tx_cfg[TDM_INTERFACE_MAX][TDM_PORT_MAX] = {
  282. { /* PRI TDM */
  283. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_0 */
  284. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_1 */
  285. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_2 */
  286. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_3 */
  287. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_4 */
  288. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_5 */
  289. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_6 */
  290. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_7 */
  291. },
  292. { /* SEC TDM */
  293. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_0 */
  294. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_1 */
  295. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_2 */
  296. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_3 */
  297. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_4 */
  298. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_5 */
  299. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_6 */
  300. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_7 */
  301. },
  302. { /* TERT TDM */
  303. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_0 */
  304. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_1 */
  305. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_2 */
  306. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_3 */
  307. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_4 */
  308. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_5 */
  309. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_6 */
  310. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_7 */
  311. },
  312. { /* QUAT TDM */
  313. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_0 */
  314. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_1 */
  315. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_2 */
  316. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_3 */
  317. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_4 */
  318. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_5 */
  319. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_6 */
  320. {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1}, /* TX_7 */
  321. },
  322. };
  323. /* Default configuration of AUX PCM channels */
  324. static struct dev_config aux_pcm_rx_cfg[] = {
  325. [PRIM_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  326. [SEC_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  327. [TERT_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  328. [QUAT_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  329. };
  330. static struct dev_config aux_pcm_tx_cfg[] = {
  331. [PRIM_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  332. [SEC_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  333. [TERT_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  334. [QUAT_AUX_PCM] = {SAMPLING_RATE_8KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  335. };
  336. /* Default configuration of MI2S channels */
  337. static struct dev_config mi2s_rx_cfg[] = {
  338. [PRIM_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  339. [SEC_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  340. [TERT_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  341. [QUAT_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  342. };
  343. static struct dev_config mi2s_tx_cfg[] = {
  344. [PRIM_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  345. [SEC_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  346. [TERT_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  347. [QUAT_MI2S] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  348. };
  349. /* Default configuration of Codec DMA Interface RX */
  350. static struct dev_config cdc_dma_rx_cfg[] = {
  351. [RX_CDC_DMA_RX_0] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  352. [RX_CDC_DMA_RX_1] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  353. [RX_CDC_DMA_RX_2] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  354. [RX_CDC_DMA_RX_3] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  355. [RX_CDC_DMA_RX_5] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  356. };
  357. /* Default configuration of Codec DMA Interface TX */
  358. static struct dev_config cdc_dma_tx_cfg[] = {
  359. [TX_CDC_DMA_TX_0] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  360. [TX_CDC_DMA_TX_3] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  361. [TX_CDC_DMA_TX_4] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 2},
  362. [VA_CDC_DMA_TX_0] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 8},
  363. [VA_CDC_DMA_TX_1] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 8},
  364. [VA_CDC_DMA_TX_2] = {SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 8},
  365. };
  366. static struct dev_config afe_loopback_tx_cfg[] = {
  367. [AFE_LOOPBACK_TX_IDX] = {
  368. SAMPLING_RATE_48KHZ, SNDRV_PCM_FORMAT_S16_LE, 1},
  369. };
  370. static int msm_vi_feed_tx_ch = 2;
  371. static const char *const vi_feed_ch_text[] = {"One", "Two"};
  372. static char const *bit_format_text[] = {"S16_LE", "S24_LE", "S24_3LE",
  373. "S32_LE"};
  374. static char const *ch_text[] = {"Two", "Three", "Four", "Five",
  375. "Six", "Seven", "Eight"};
  376. static char const *usb_sample_rate_text[] = {"KHZ_8", "KHZ_11P025",
  377. "KHZ_16", "KHZ_22P05",
  378. "KHZ_32", "KHZ_44P1", "KHZ_48",
  379. "KHZ_88P2", "KHZ_96", "KHZ_176P4",
  380. "KHZ_192", "KHZ_352P8", "KHZ_384"};
  381. static const char *const usb_ch_text[] = {"One", "Two", "Three", "Four",
  382. "Five", "Six", "Seven",
  383. "Eight"};
  384. static char const *tdm_sample_rate_text[] = {"KHZ_8", "KHZ_16", "KHZ_32",
  385. "KHZ_48", "KHZ_176P4",
  386. "KHZ_352P8"};
  387. static char const *tdm_bit_format_text[] = {"S16_LE", "S24_LE", "S32_LE"};
  388. static char const *tdm_ch_text[] = {"One", "Two", "Three", "Four",
  389. "Five", "Six", "Seven", "Eight"};
  390. static const char *const auxpcm_rate_text[] = {"KHZ_8", "KHZ_16"};
  391. static char const *mi2s_rate_text[] = {"KHZ_8", "KHZ_11P025", "KHZ_16",
  392. "KHZ_22P05", "KHZ_32", "KHZ_44P1",
  393. "KHZ_48", "KHZ_96", "KHZ_192"};
  394. static const char *const mi2s_ch_text[] = {"One", "Two", "Three", "Four",
  395. "Five", "Six", "Seven",
  396. "Eight"};
  397. static const char *const cdc_dma_rx_ch_text[] = {"One", "Two"};
  398. static const char *const cdc_dma_tx_ch_text[] = {"One", "Two", "Three", "Four",
  399. "Five", "Six", "Seven",
  400. "Eight"};
  401. static char const *cdc_dma_sample_rate_text[] = {"KHZ_8", "KHZ_11P025",
  402. "KHZ_16", "KHZ_22P05",
  403. "KHZ_32", "KHZ_44P1", "KHZ_48",
  404. "KHZ_88P2", "KHZ_96",
  405. "KHZ_176P4", "KHZ_192",
  406. "KHZ_352P8", "KHZ_384"};
  407. static char const *bt_sample_rate_text[] = {"KHZ_8", "KHZ_16",
  408. "KHZ_44P1", "KHZ_48",
  409. "KHZ_88P2", "KHZ_96"};
  410. static char const *bt_sample_rate_rx_text[] = {"KHZ_8", "KHZ_16",
  411. "KHZ_44P1", "KHZ_48",
  412. "KHZ_88P2", "KHZ_96"};
  413. static char const *bt_sample_rate_tx_text[] = {"KHZ_8", "KHZ_16",
  414. "KHZ_44P1", "KHZ_48",
  415. "KHZ_88P2", "KHZ_96"};
  416. static const char *const afe_loopback_tx_ch_text[] = {"One", "Two"};
  417. static SOC_ENUM_SINGLE_EXT_DECL(usb_rx_sample_rate, usb_sample_rate_text);
  418. static SOC_ENUM_SINGLE_EXT_DECL(usb_tx_sample_rate, usb_sample_rate_text);
  419. static SOC_ENUM_SINGLE_EXT_DECL(usb_rx_format, bit_format_text);
  420. static SOC_ENUM_SINGLE_EXT_DECL(usb_tx_format, bit_format_text);
  421. static SOC_ENUM_SINGLE_EXT_DECL(usb_rx_chs, usb_ch_text);
  422. static SOC_ENUM_SINGLE_EXT_DECL(usb_tx_chs, usb_ch_text);
  423. static SOC_ENUM_SINGLE_EXT_DECL(vi_feed_tx_chs, vi_feed_ch_text);
  424. static SOC_ENUM_SINGLE_EXT_DECL(proxy_rx_chs, ch_text);
  425. static SOC_ENUM_SINGLE_EXT_DECL(tdm_rx_sample_rate, tdm_sample_rate_text);
  426. static SOC_ENUM_SINGLE_EXT_DECL(tdm_tx_sample_rate, tdm_sample_rate_text);
  427. static SOC_ENUM_SINGLE_EXT_DECL(tdm_rx_format, tdm_bit_format_text);
  428. static SOC_ENUM_SINGLE_EXT_DECL(tdm_tx_format, tdm_bit_format_text);
  429. static SOC_ENUM_SINGLE_EXT_DECL(tdm_tx_chs, tdm_ch_text);
  430. static SOC_ENUM_SINGLE_EXT_DECL(tdm_rx_chs, tdm_ch_text);
  431. static SOC_ENUM_SINGLE_EXT_DECL(prim_aux_pcm_rx_sample_rate, auxpcm_rate_text);
  432. static SOC_ENUM_SINGLE_EXT_DECL(sec_aux_pcm_rx_sample_rate, auxpcm_rate_text);
  433. static SOC_ENUM_SINGLE_EXT_DECL(tert_aux_pcm_rx_sample_rate, auxpcm_rate_text);
  434. static SOC_ENUM_SINGLE_EXT_DECL(quat_aux_pcm_rx_sample_rate, auxpcm_rate_text);
  435. static SOC_ENUM_SINGLE_EXT_DECL(prim_aux_pcm_tx_sample_rate, auxpcm_rate_text);
  436. static SOC_ENUM_SINGLE_EXT_DECL(sec_aux_pcm_tx_sample_rate, auxpcm_rate_text);
  437. static SOC_ENUM_SINGLE_EXT_DECL(tert_aux_pcm_tx_sample_rate, auxpcm_rate_text);
  438. static SOC_ENUM_SINGLE_EXT_DECL(quat_aux_pcm_tx_sample_rate, auxpcm_rate_text);
  439. static SOC_ENUM_SINGLE_EXT_DECL(aux_pcm_rx_format, bit_format_text);
  440. static SOC_ENUM_SINGLE_EXT_DECL(aux_pcm_tx_format, bit_format_text);
  441. static SOC_ENUM_SINGLE_EXT_DECL(prim_mi2s_rx_sample_rate, mi2s_rate_text);
  442. static SOC_ENUM_SINGLE_EXT_DECL(sec_mi2s_rx_sample_rate, mi2s_rate_text);
  443. static SOC_ENUM_SINGLE_EXT_DECL(tert_mi2s_rx_sample_rate, mi2s_rate_text);
  444. static SOC_ENUM_SINGLE_EXT_DECL(quat_mi2s_rx_sample_rate, mi2s_rate_text);
  445. static SOC_ENUM_SINGLE_EXT_DECL(prim_mi2s_tx_sample_rate, mi2s_rate_text);
  446. static SOC_ENUM_SINGLE_EXT_DECL(sec_mi2s_tx_sample_rate, mi2s_rate_text);
  447. static SOC_ENUM_SINGLE_EXT_DECL(tert_mi2s_tx_sample_rate, mi2s_rate_text);
  448. static SOC_ENUM_SINGLE_EXT_DECL(quat_mi2s_tx_sample_rate, mi2s_rate_text);
  449. static SOC_ENUM_SINGLE_EXT_DECL(mi2s_rx_format, bit_format_text);
  450. static SOC_ENUM_SINGLE_EXT_DECL(mi2s_tx_format, bit_format_text);
  451. static SOC_ENUM_SINGLE_EXT_DECL(prim_mi2s_rx_chs, mi2s_ch_text);
  452. static SOC_ENUM_SINGLE_EXT_DECL(sec_mi2s_rx_chs, mi2s_ch_text);
  453. static SOC_ENUM_SINGLE_EXT_DECL(tert_mi2s_rx_chs, mi2s_ch_text);
  454. static SOC_ENUM_SINGLE_EXT_DECL(quat_mi2s_rx_chs, mi2s_ch_text);
  455. static SOC_ENUM_SINGLE_EXT_DECL(prim_mi2s_tx_chs, mi2s_ch_text);
  456. static SOC_ENUM_SINGLE_EXT_DECL(sec_mi2s_tx_chs, mi2s_ch_text);
  457. static SOC_ENUM_SINGLE_EXT_DECL(tert_mi2s_tx_chs, mi2s_ch_text);
  458. static SOC_ENUM_SINGLE_EXT_DECL(quat_mi2s_tx_chs, mi2s_ch_text);
  459. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_0_chs, cdc_dma_rx_ch_text);
  460. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_1_chs, cdc_dma_rx_ch_text);
  461. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_2_chs, cdc_dma_rx_ch_text);
  462. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_3_chs, cdc_dma_rx_ch_text);
  463. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_5_chs, cdc_dma_rx_ch_text);
  464. static SOC_ENUM_SINGLE_EXT_DECL(tx_cdc_dma_tx_0_chs, cdc_dma_tx_ch_text);
  465. static SOC_ENUM_SINGLE_EXT_DECL(tx_cdc_dma_tx_3_chs, cdc_dma_tx_ch_text);
  466. static SOC_ENUM_SINGLE_EXT_DECL(tx_cdc_dma_tx_4_chs, cdc_dma_tx_ch_text);
  467. static SOC_ENUM_SINGLE_EXT_DECL(va_cdc_dma_tx_0_chs, cdc_dma_tx_ch_text);
  468. static SOC_ENUM_SINGLE_EXT_DECL(va_cdc_dma_tx_1_chs, cdc_dma_tx_ch_text);
  469. static SOC_ENUM_SINGLE_EXT_DECL(va_cdc_dma_tx_2_chs, cdc_dma_tx_ch_text);
  470. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_0_format, bit_format_text);
  471. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_1_format, bit_format_text);
  472. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_2_format, bit_format_text);
  473. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_3_format, bit_format_text);
  474. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_5_format, bit_format_text);
  475. static SOC_ENUM_SINGLE_EXT_DECL(tx_cdc_dma_tx_0_format, bit_format_text);
  476. static SOC_ENUM_SINGLE_EXT_DECL(tx_cdc_dma_tx_3_format, bit_format_text);
  477. static SOC_ENUM_SINGLE_EXT_DECL(tx_cdc_dma_tx_4_format, bit_format_text);
  478. static SOC_ENUM_SINGLE_EXT_DECL(va_cdc_dma_tx_0_format, bit_format_text);
  479. static SOC_ENUM_SINGLE_EXT_DECL(va_cdc_dma_tx_1_format, bit_format_text);
  480. static SOC_ENUM_SINGLE_EXT_DECL(va_cdc_dma_tx_2_format, bit_format_text);
  481. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_0_sample_rate,
  482. cdc_dma_sample_rate_text);
  483. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_1_sample_rate,
  484. cdc_dma_sample_rate_text);
  485. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_2_sample_rate,
  486. cdc_dma_sample_rate_text);
  487. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_3_sample_rate,
  488. cdc_dma_sample_rate_text);
  489. static SOC_ENUM_SINGLE_EXT_DECL(rx_cdc_dma_rx_5_sample_rate,
  490. cdc_dma_sample_rate_text);
  491. static SOC_ENUM_SINGLE_EXT_DECL(tx_cdc_dma_tx_0_sample_rate,
  492. cdc_dma_sample_rate_text);
  493. static SOC_ENUM_SINGLE_EXT_DECL(tx_cdc_dma_tx_3_sample_rate,
  494. cdc_dma_sample_rate_text);
  495. static SOC_ENUM_SINGLE_EXT_DECL(tx_cdc_dma_tx_4_sample_rate,
  496. cdc_dma_sample_rate_text);
  497. static SOC_ENUM_SINGLE_EXT_DECL(va_cdc_dma_tx_0_sample_rate,
  498. cdc_dma_sample_rate_text);
  499. static SOC_ENUM_SINGLE_EXT_DECL(va_cdc_dma_tx_1_sample_rate,
  500. cdc_dma_sample_rate_text);
  501. static SOC_ENUM_SINGLE_EXT_DECL(va_cdc_dma_tx_2_sample_rate,
  502. cdc_dma_sample_rate_text);
  503. static SOC_ENUM_SINGLE_EXT_DECL(bt_sample_rate, bt_sample_rate_text);
  504. static SOC_ENUM_SINGLE_EXT_DECL(bt_sample_rate_rx, bt_sample_rate_rx_text);
  505. static SOC_ENUM_SINGLE_EXT_DECL(bt_sample_rate_tx, bt_sample_rate_tx_text);
  506. static SOC_ENUM_SINGLE_EXT_DECL(afe_loopback_tx_chs, afe_loopback_tx_ch_text);
  507. static bool is_initial_boot;
  508. static bool codec_reg_done;
  509. static struct snd_soc_aux_dev *msm_aux_dev;
  510. static struct snd_soc_codec_conf *msm_codec_conf;
  511. static struct snd_soc_card snd_soc_card_bengal_msm;
  512. static int dmic_0_1_gpio_cnt;
  513. static int dmic_2_3_gpio_cnt;
  514. static void *def_wcd_mbhc_cal(void);
  515. static void *def_rouleur_mbhc_cal(void);
  516. /*
  517. * Need to report LINEIN
  518. * if R/L channel impedance is larger than 5K ohm
  519. */
  520. static struct wcd_mbhc_config wcd_mbhc_cfg = {
  521. .read_fw_bin = false,
  522. .calibration = NULL,
  523. .detect_extn_cable = true,
  524. .mono_stero_detection = false,
  525. .swap_gnd_mic = NULL,
  526. .hs_ext_micbias = true,
  527. .key_code[0] = KEY_MEDIA,
  528. .key_code[1] = KEY_VOICECOMMAND,
  529. .key_code[2] = KEY_VOLUMEUP,
  530. .key_code[3] = KEY_VOLUMEDOWN,
  531. .key_code[4] = 0,
  532. .key_code[5] = 0,
  533. .key_code[6] = 0,
  534. .key_code[7] = 0,
  535. .linein_th = 5000,
  536. .moisture_en = false,
  537. .mbhc_micbias = MIC_BIAS_2,
  538. .anc_micbias = MIC_BIAS_2,
  539. .enable_anc_mic_detect = false,
  540. .moisture_duty_cycle_en = true,
  541. };
  542. static inline int param_is_mask(int p)
  543. {
  544. return (p >= SNDRV_PCM_HW_PARAM_FIRST_MASK) &&
  545. (p <= SNDRV_PCM_HW_PARAM_LAST_MASK);
  546. }
  547. static inline struct snd_mask *param_to_mask(struct snd_pcm_hw_params *p,
  548. int n)
  549. {
  550. return &(p->masks[n - SNDRV_PCM_HW_PARAM_FIRST_MASK]);
  551. }
  552. static void param_set_mask(struct snd_pcm_hw_params *p, int n,
  553. unsigned int bit)
  554. {
  555. if (bit >= SNDRV_MASK_MAX)
  556. return;
  557. if (param_is_mask(n)) {
  558. struct snd_mask *m = param_to_mask(p, n);
  559. m->bits[0] = 0;
  560. m->bits[1] = 0;
  561. m->bits[bit >> 5] |= (1 << (bit & 31));
  562. }
  563. }
  564. static int usb_audio_rx_sample_rate_get(struct snd_kcontrol *kcontrol,
  565. struct snd_ctl_elem_value *ucontrol)
  566. {
  567. int sample_rate_val = 0;
  568. switch (usb_rx_cfg.sample_rate) {
  569. case SAMPLING_RATE_384KHZ:
  570. sample_rate_val = 12;
  571. break;
  572. case SAMPLING_RATE_352P8KHZ:
  573. sample_rate_val = 11;
  574. break;
  575. case SAMPLING_RATE_192KHZ:
  576. sample_rate_val = 10;
  577. break;
  578. case SAMPLING_RATE_176P4KHZ:
  579. sample_rate_val = 9;
  580. break;
  581. case SAMPLING_RATE_96KHZ:
  582. sample_rate_val = 8;
  583. break;
  584. case SAMPLING_RATE_88P2KHZ:
  585. sample_rate_val = 7;
  586. break;
  587. case SAMPLING_RATE_48KHZ:
  588. sample_rate_val = 6;
  589. break;
  590. case SAMPLING_RATE_44P1KHZ:
  591. sample_rate_val = 5;
  592. break;
  593. case SAMPLING_RATE_32KHZ:
  594. sample_rate_val = 4;
  595. break;
  596. case SAMPLING_RATE_22P05KHZ:
  597. sample_rate_val = 3;
  598. break;
  599. case SAMPLING_RATE_16KHZ:
  600. sample_rate_val = 2;
  601. break;
  602. case SAMPLING_RATE_11P025KHZ:
  603. sample_rate_val = 1;
  604. break;
  605. case SAMPLING_RATE_8KHZ:
  606. default:
  607. sample_rate_val = 0;
  608. break;
  609. }
  610. ucontrol->value.integer.value[0] = sample_rate_val;
  611. pr_debug("%s: usb_audio_rx_sample_rate = %d\n", __func__,
  612. usb_rx_cfg.sample_rate);
  613. return 0;
  614. }
  615. static int usb_audio_rx_sample_rate_put(struct snd_kcontrol *kcontrol,
  616. struct snd_ctl_elem_value *ucontrol)
  617. {
  618. switch (ucontrol->value.integer.value[0]) {
  619. case 12:
  620. usb_rx_cfg.sample_rate = SAMPLING_RATE_384KHZ;
  621. break;
  622. case 11:
  623. usb_rx_cfg.sample_rate = SAMPLING_RATE_352P8KHZ;
  624. break;
  625. case 10:
  626. usb_rx_cfg.sample_rate = SAMPLING_RATE_192KHZ;
  627. break;
  628. case 9:
  629. usb_rx_cfg.sample_rate = SAMPLING_RATE_176P4KHZ;
  630. break;
  631. case 8:
  632. usb_rx_cfg.sample_rate = SAMPLING_RATE_96KHZ;
  633. break;
  634. case 7:
  635. usb_rx_cfg.sample_rate = SAMPLING_RATE_88P2KHZ;
  636. break;
  637. case 6:
  638. usb_rx_cfg.sample_rate = SAMPLING_RATE_48KHZ;
  639. break;
  640. case 5:
  641. usb_rx_cfg.sample_rate = SAMPLING_RATE_44P1KHZ;
  642. break;
  643. case 4:
  644. usb_rx_cfg.sample_rate = SAMPLING_RATE_32KHZ;
  645. break;
  646. case 3:
  647. usb_rx_cfg.sample_rate = SAMPLING_RATE_22P05KHZ;
  648. break;
  649. case 2:
  650. usb_rx_cfg.sample_rate = SAMPLING_RATE_16KHZ;
  651. break;
  652. case 1:
  653. usb_rx_cfg.sample_rate = SAMPLING_RATE_11P025KHZ;
  654. break;
  655. case 0:
  656. usb_rx_cfg.sample_rate = SAMPLING_RATE_8KHZ;
  657. break;
  658. default:
  659. usb_rx_cfg.sample_rate = SAMPLING_RATE_48KHZ;
  660. break;
  661. }
  662. pr_debug("%s: control value = %ld, usb_audio_rx_sample_rate = %d\n",
  663. __func__, ucontrol->value.integer.value[0],
  664. usb_rx_cfg.sample_rate);
  665. return 0;
  666. }
  667. static int usb_audio_tx_sample_rate_get(struct snd_kcontrol *kcontrol,
  668. struct snd_ctl_elem_value *ucontrol)
  669. {
  670. int sample_rate_val = 0;
  671. switch (usb_tx_cfg.sample_rate) {
  672. case SAMPLING_RATE_384KHZ:
  673. sample_rate_val = 12;
  674. break;
  675. case SAMPLING_RATE_352P8KHZ:
  676. sample_rate_val = 11;
  677. break;
  678. case SAMPLING_RATE_192KHZ:
  679. sample_rate_val = 10;
  680. break;
  681. case SAMPLING_RATE_176P4KHZ:
  682. sample_rate_val = 9;
  683. break;
  684. case SAMPLING_RATE_96KHZ:
  685. sample_rate_val = 8;
  686. break;
  687. case SAMPLING_RATE_88P2KHZ:
  688. sample_rate_val = 7;
  689. break;
  690. case SAMPLING_RATE_48KHZ:
  691. sample_rate_val = 6;
  692. break;
  693. case SAMPLING_RATE_44P1KHZ:
  694. sample_rate_val = 5;
  695. break;
  696. case SAMPLING_RATE_32KHZ:
  697. sample_rate_val = 4;
  698. break;
  699. case SAMPLING_RATE_22P05KHZ:
  700. sample_rate_val = 3;
  701. break;
  702. case SAMPLING_RATE_16KHZ:
  703. sample_rate_val = 2;
  704. break;
  705. case SAMPLING_RATE_11P025KHZ:
  706. sample_rate_val = 1;
  707. break;
  708. case SAMPLING_RATE_8KHZ:
  709. sample_rate_val = 0;
  710. break;
  711. default:
  712. sample_rate_val = 6;
  713. break;
  714. }
  715. ucontrol->value.integer.value[0] = sample_rate_val;
  716. pr_debug("%s: usb_audio_tx_sample_rate = %d\n", __func__,
  717. usb_tx_cfg.sample_rate);
  718. return 0;
  719. }
  720. static int usb_audio_tx_sample_rate_put(struct snd_kcontrol *kcontrol,
  721. struct snd_ctl_elem_value *ucontrol)
  722. {
  723. switch (ucontrol->value.integer.value[0]) {
  724. case 12:
  725. usb_tx_cfg.sample_rate = SAMPLING_RATE_384KHZ;
  726. break;
  727. case 11:
  728. usb_tx_cfg.sample_rate = SAMPLING_RATE_352P8KHZ;
  729. break;
  730. case 10:
  731. usb_tx_cfg.sample_rate = SAMPLING_RATE_192KHZ;
  732. break;
  733. case 9:
  734. usb_tx_cfg.sample_rate = SAMPLING_RATE_176P4KHZ;
  735. break;
  736. case 8:
  737. usb_tx_cfg.sample_rate = SAMPLING_RATE_96KHZ;
  738. break;
  739. case 7:
  740. usb_tx_cfg.sample_rate = SAMPLING_RATE_88P2KHZ;
  741. break;
  742. case 6:
  743. usb_tx_cfg.sample_rate = SAMPLING_RATE_48KHZ;
  744. break;
  745. case 5:
  746. usb_tx_cfg.sample_rate = SAMPLING_RATE_44P1KHZ;
  747. break;
  748. case 4:
  749. usb_tx_cfg.sample_rate = SAMPLING_RATE_32KHZ;
  750. break;
  751. case 3:
  752. usb_tx_cfg.sample_rate = SAMPLING_RATE_22P05KHZ;
  753. break;
  754. case 2:
  755. usb_tx_cfg.sample_rate = SAMPLING_RATE_16KHZ;
  756. break;
  757. case 1:
  758. usb_tx_cfg.sample_rate = SAMPLING_RATE_11P025KHZ;
  759. break;
  760. case 0:
  761. usb_tx_cfg.sample_rate = SAMPLING_RATE_8KHZ;
  762. break;
  763. default:
  764. usb_tx_cfg.sample_rate = SAMPLING_RATE_48KHZ;
  765. break;
  766. }
  767. pr_debug("%s: control value = %ld, usb_audio_tx_sample_rate = %d\n",
  768. __func__, ucontrol->value.integer.value[0],
  769. usb_tx_cfg.sample_rate);
  770. return 0;
  771. }
  772. static int afe_loopback_tx_ch_get(struct snd_kcontrol *kcontrol,
  773. struct snd_ctl_elem_value *ucontrol)
  774. {
  775. pr_debug("%s: afe_loopback_tx_ch = %d\n", __func__,
  776. afe_loopback_tx_cfg[0].channels);
  777. ucontrol->value.enumerated.item[0] =
  778. afe_loopback_tx_cfg[0].channels - 1;
  779. return 0;
  780. }
  781. static int afe_loopback_tx_ch_put(struct snd_kcontrol *kcontrol,
  782. struct snd_ctl_elem_value *ucontrol)
  783. {
  784. afe_loopback_tx_cfg[0].channels =
  785. ucontrol->value.enumerated.item[0] + 1;
  786. pr_debug("%s: afe_loopback_tx_ch = %d\n", __func__,
  787. afe_loopback_tx_cfg[0].channels);
  788. return 1;
  789. }
  790. static int usb_audio_rx_format_get(struct snd_kcontrol *kcontrol,
  791. struct snd_ctl_elem_value *ucontrol)
  792. {
  793. switch (usb_rx_cfg.bit_format) {
  794. case SNDRV_PCM_FORMAT_S32_LE:
  795. ucontrol->value.integer.value[0] = 3;
  796. break;
  797. case SNDRV_PCM_FORMAT_S24_3LE:
  798. ucontrol->value.integer.value[0] = 2;
  799. break;
  800. case SNDRV_PCM_FORMAT_S24_LE:
  801. ucontrol->value.integer.value[0] = 1;
  802. break;
  803. case SNDRV_PCM_FORMAT_S16_LE:
  804. default:
  805. ucontrol->value.integer.value[0] = 0;
  806. break;
  807. }
  808. pr_debug("%s: usb_audio_rx_format = %d, ucontrol value = %ld\n",
  809. __func__, usb_rx_cfg.bit_format,
  810. ucontrol->value.integer.value[0]);
  811. return 0;
  812. }
  813. static int usb_audio_rx_format_put(struct snd_kcontrol *kcontrol,
  814. struct snd_ctl_elem_value *ucontrol)
  815. {
  816. int rc = 0;
  817. switch (ucontrol->value.integer.value[0]) {
  818. case 3:
  819. usb_rx_cfg.bit_format = SNDRV_PCM_FORMAT_S32_LE;
  820. break;
  821. case 2:
  822. usb_rx_cfg.bit_format = SNDRV_PCM_FORMAT_S24_3LE;
  823. break;
  824. case 1:
  825. usb_rx_cfg.bit_format = SNDRV_PCM_FORMAT_S24_LE;
  826. break;
  827. case 0:
  828. default:
  829. usb_rx_cfg.bit_format = SNDRV_PCM_FORMAT_S16_LE;
  830. break;
  831. }
  832. pr_debug("%s: usb_audio_rx_format = %d, ucontrol value = %ld\n",
  833. __func__, usb_rx_cfg.bit_format,
  834. ucontrol->value.integer.value[0]);
  835. return rc;
  836. }
  837. static int usb_audio_tx_format_get(struct snd_kcontrol *kcontrol,
  838. struct snd_ctl_elem_value *ucontrol)
  839. {
  840. switch (usb_tx_cfg.bit_format) {
  841. case SNDRV_PCM_FORMAT_S32_LE:
  842. ucontrol->value.integer.value[0] = 3;
  843. break;
  844. case SNDRV_PCM_FORMAT_S24_3LE:
  845. ucontrol->value.integer.value[0] = 2;
  846. break;
  847. case SNDRV_PCM_FORMAT_S24_LE:
  848. ucontrol->value.integer.value[0] = 1;
  849. break;
  850. case SNDRV_PCM_FORMAT_S16_LE:
  851. default:
  852. ucontrol->value.integer.value[0] = 0;
  853. break;
  854. }
  855. pr_debug("%s: usb_audio_tx_format = %d, ucontrol value = %ld\n",
  856. __func__, usb_tx_cfg.bit_format,
  857. ucontrol->value.integer.value[0]);
  858. return 0;
  859. }
  860. static int usb_audio_tx_format_put(struct snd_kcontrol *kcontrol,
  861. struct snd_ctl_elem_value *ucontrol)
  862. {
  863. int rc = 0;
  864. switch (ucontrol->value.integer.value[0]) {
  865. case 3:
  866. usb_tx_cfg.bit_format = SNDRV_PCM_FORMAT_S32_LE;
  867. break;
  868. case 2:
  869. usb_tx_cfg.bit_format = SNDRV_PCM_FORMAT_S24_3LE;
  870. break;
  871. case 1:
  872. usb_tx_cfg.bit_format = SNDRV_PCM_FORMAT_S24_LE;
  873. break;
  874. case 0:
  875. default:
  876. usb_tx_cfg.bit_format = SNDRV_PCM_FORMAT_S16_LE;
  877. break;
  878. }
  879. pr_debug("%s: usb_audio_tx_format = %d, ucontrol value = %ld\n",
  880. __func__, usb_tx_cfg.bit_format,
  881. ucontrol->value.integer.value[0]);
  882. return rc;
  883. }
  884. static int usb_audio_rx_ch_get(struct snd_kcontrol *kcontrol,
  885. struct snd_ctl_elem_value *ucontrol)
  886. {
  887. pr_debug("%s: usb_audio_rx_ch = %d\n", __func__,
  888. usb_rx_cfg.channels);
  889. ucontrol->value.integer.value[0] = usb_rx_cfg.channels - 1;
  890. return 0;
  891. }
  892. static int usb_audio_rx_ch_put(struct snd_kcontrol *kcontrol,
  893. struct snd_ctl_elem_value *ucontrol)
  894. {
  895. usb_rx_cfg.channels = ucontrol->value.integer.value[0] + 1;
  896. pr_debug("%s: usb_audio_rx_ch = %d\n", __func__, usb_rx_cfg.channels);
  897. return 1;
  898. }
  899. static int usb_audio_tx_ch_get(struct snd_kcontrol *kcontrol,
  900. struct snd_ctl_elem_value *ucontrol)
  901. {
  902. pr_debug("%s: usb_audio_tx_ch = %d\n", __func__,
  903. usb_tx_cfg.channels);
  904. ucontrol->value.integer.value[0] = usb_tx_cfg.channels - 1;
  905. return 0;
  906. }
  907. static int usb_audio_tx_ch_put(struct snd_kcontrol *kcontrol,
  908. struct snd_ctl_elem_value *ucontrol)
  909. {
  910. usb_tx_cfg.channels = ucontrol->value.integer.value[0] + 1;
  911. pr_debug("%s: usb_audio_tx_ch = %d\n", __func__, usb_tx_cfg.channels);
  912. return 1;
  913. }
  914. static int msm_vi_feed_tx_ch_get(struct snd_kcontrol *kcontrol,
  915. struct snd_ctl_elem_value *ucontrol)
  916. {
  917. ucontrol->value.integer.value[0] = msm_vi_feed_tx_ch - 1;
  918. pr_debug("%s: msm_vi_feed_tx_ch = %ld\n", __func__,
  919. ucontrol->value.integer.value[0]);
  920. return 0;
  921. }
  922. static int msm_vi_feed_tx_ch_put(struct snd_kcontrol *kcontrol,
  923. struct snd_ctl_elem_value *ucontrol)
  924. {
  925. msm_vi_feed_tx_ch = ucontrol->value.integer.value[0] + 1;
  926. pr_debug("%s: msm_vi_feed_tx_ch = %d\n", __func__, msm_vi_feed_tx_ch);
  927. return 1;
  928. }
  929. static int proxy_rx_ch_get(struct snd_kcontrol *kcontrol,
  930. struct snd_ctl_elem_value *ucontrol)
  931. {
  932. pr_debug("%s: proxy_rx channels = %d\n",
  933. __func__, proxy_rx_cfg.channels);
  934. ucontrol->value.integer.value[0] = proxy_rx_cfg.channels - 2;
  935. return 0;
  936. }
  937. static int proxy_rx_ch_put(struct snd_kcontrol *kcontrol,
  938. struct snd_ctl_elem_value *ucontrol)
  939. {
  940. proxy_rx_cfg.channels = ucontrol->value.integer.value[0] + 2;
  941. pr_debug("%s: proxy_rx channels = %d\n",
  942. __func__, proxy_rx_cfg.channels);
  943. return 1;
  944. }
  945. static int tdm_get_port_idx(struct snd_kcontrol *kcontrol,
  946. struct tdm_port *port)
  947. {
  948. if (port) {
  949. if (strnstr(kcontrol->id.name, "PRI",
  950. sizeof(kcontrol->id.name))) {
  951. port->mode = TDM_PRI;
  952. } else if (strnstr(kcontrol->id.name, "SEC",
  953. sizeof(kcontrol->id.name))) {
  954. port->mode = TDM_SEC;
  955. } else if (strnstr(kcontrol->id.name, "TERT",
  956. sizeof(kcontrol->id.name))) {
  957. port->mode = TDM_TERT;
  958. } else if (strnstr(kcontrol->id.name, "QUAT",
  959. sizeof(kcontrol->id.name))) {
  960. port->mode = TDM_QUAT;
  961. } else {
  962. pr_err("%s: unsupported mode in: %s\n",
  963. __func__, kcontrol->id.name);
  964. return -EINVAL;
  965. }
  966. if (strnstr(kcontrol->id.name, "RX_0",
  967. sizeof(kcontrol->id.name)) ||
  968. strnstr(kcontrol->id.name, "TX_0",
  969. sizeof(kcontrol->id.name))) {
  970. port->channel = TDM_0;
  971. } else if (strnstr(kcontrol->id.name, "RX_1",
  972. sizeof(kcontrol->id.name)) ||
  973. strnstr(kcontrol->id.name, "TX_1",
  974. sizeof(kcontrol->id.name))) {
  975. port->channel = TDM_1;
  976. } else if (strnstr(kcontrol->id.name, "RX_2",
  977. sizeof(kcontrol->id.name)) ||
  978. strnstr(kcontrol->id.name, "TX_2",
  979. sizeof(kcontrol->id.name))) {
  980. port->channel = TDM_2;
  981. } else if (strnstr(kcontrol->id.name, "RX_3",
  982. sizeof(kcontrol->id.name)) ||
  983. strnstr(kcontrol->id.name, "TX_3",
  984. sizeof(kcontrol->id.name))) {
  985. port->channel = TDM_3;
  986. } else if (strnstr(kcontrol->id.name, "RX_4",
  987. sizeof(kcontrol->id.name)) ||
  988. strnstr(kcontrol->id.name, "TX_4",
  989. sizeof(kcontrol->id.name))) {
  990. port->channel = TDM_4;
  991. } else if (strnstr(kcontrol->id.name, "RX_5",
  992. sizeof(kcontrol->id.name)) ||
  993. strnstr(kcontrol->id.name, "TX_5",
  994. sizeof(kcontrol->id.name))) {
  995. port->channel = TDM_5;
  996. } else if (strnstr(kcontrol->id.name, "RX_6",
  997. sizeof(kcontrol->id.name)) ||
  998. strnstr(kcontrol->id.name, "TX_6",
  999. sizeof(kcontrol->id.name))) {
  1000. port->channel = TDM_6;
  1001. } else if (strnstr(kcontrol->id.name, "RX_7",
  1002. sizeof(kcontrol->id.name)) ||
  1003. strnstr(kcontrol->id.name, "TX_7",
  1004. sizeof(kcontrol->id.name))) {
  1005. port->channel = TDM_7;
  1006. } else {
  1007. pr_err("%s: unsupported channel in: %s\n",
  1008. __func__, kcontrol->id.name);
  1009. return -EINVAL;
  1010. }
  1011. } else {
  1012. return -EINVAL;
  1013. }
  1014. return 0;
  1015. }
  1016. static int tdm_get_sample_rate(int value)
  1017. {
  1018. int sample_rate = 0;
  1019. switch (value) {
  1020. case 0:
  1021. sample_rate = SAMPLING_RATE_8KHZ;
  1022. break;
  1023. case 1:
  1024. sample_rate = SAMPLING_RATE_16KHZ;
  1025. break;
  1026. case 2:
  1027. sample_rate = SAMPLING_RATE_32KHZ;
  1028. break;
  1029. case 3:
  1030. sample_rate = SAMPLING_RATE_48KHZ;
  1031. break;
  1032. case 4:
  1033. sample_rate = SAMPLING_RATE_176P4KHZ;
  1034. break;
  1035. case 5:
  1036. sample_rate = SAMPLING_RATE_352P8KHZ;
  1037. break;
  1038. default:
  1039. sample_rate = SAMPLING_RATE_48KHZ;
  1040. break;
  1041. }
  1042. return sample_rate;
  1043. }
  1044. static int tdm_get_sample_rate_val(int sample_rate)
  1045. {
  1046. int sample_rate_val = 0;
  1047. switch (sample_rate) {
  1048. case SAMPLING_RATE_8KHZ:
  1049. sample_rate_val = 0;
  1050. break;
  1051. case SAMPLING_RATE_16KHZ:
  1052. sample_rate_val = 1;
  1053. break;
  1054. case SAMPLING_RATE_32KHZ:
  1055. sample_rate_val = 2;
  1056. break;
  1057. case SAMPLING_RATE_48KHZ:
  1058. sample_rate_val = 3;
  1059. break;
  1060. case SAMPLING_RATE_176P4KHZ:
  1061. sample_rate_val = 4;
  1062. break;
  1063. case SAMPLING_RATE_352P8KHZ:
  1064. sample_rate_val = 5;
  1065. break;
  1066. default:
  1067. sample_rate_val = 3;
  1068. break;
  1069. }
  1070. return sample_rate_val;
  1071. }
  1072. static int tdm_rx_sample_rate_get(struct snd_kcontrol *kcontrol,
  1073. struct snd_ctl_elem_value *ucontrol)
  1074. {
  1075. struct tdm_port port;
  1076. int ret = tdm_get_port_idx(kcontrol, &port);
  1077. if (ret) {
  1078. pr_err("%s: unsupported control: %s\n",
  1079. __func__, kcontrol->id.name);
  1080. } else {
  1081. ucontrol->value.enumerated.item[0] = tdm_get_sample_rate_val(
  1082. tdm_rx_cfg[port.mode][port.channel].sample_rate);
  1083. pr_debug("%s: tdm_rx_sample_rate = %d, item = %d\n", __func__,
  1084. tdm_rx_cfg[port.mode][port.channel].sample_rate,
  1085. ucontrol->value.enumerated.item[0]);
  1086. }
  1087. return ret;
  1088. }
  1089. static int tdm_rx_sample_rate_put(struct snd_kcontrol *kcontrol,
  1090. struct snd_ctl_elem_value *ucontrol)
  1091. {
  1092. struct tdm_port port;
  1093. int ret = tdm_get_port_idx(kcontrol, &port);
  1094. if (ret) {
  1095. pr_err("%s: unsupported control: %s\n",
  1096. __func__, kcontrol->id.name);
  1097. } else {
  1098. tdm_rx_cfg[port.mode][port.channel].sample_rate =
  1099. tdm_get_sample_rate(ucontrol->value.enumerated.item[0]);
  1100. pr_debug("%s: tdm_rx_sample_rate = %d, item = %d\n", __func__,
  1101. tdm_rx_cfg[port.mode][port.channel].sample_rate,
  1102. ucontrol->value.enumerated.item[0]);
  1103. }
  1104. return ret;
  1105. }
  1106. static int tdm_tx_sample_rate_get(struct snd_kcontrol *kcontrol,
  1107. struct snd_ctl_elem_value *ucontrol)
  1108. {
  1109. struct tdm_port port;
  1110. int ret = tdm_get_port_idx(kcontrol, &port);
  1111. if (ret) {
  1112. pr_err("%s: unsupported control: %s\n",
  1113. __func__, kcontrol->id.name);
  1114. } else {
  1115. ucontrol->value.enumerated.item[0] = tdm_get_sample_rate_val(
  1116. tdm_tx_cfg[port.mode][port.channel].sample_rate);
  1117. pr_debug("%s: tdm_tx_sample_rate = %d, item = %d\n", __func__,
  1118. tdm_tx_cfg[port.mode][port.channel].sample_rate,
  1119. ucontrol->value.enumerated.item[0]);
  1120. }
  1121. return ret;
  1122. }
  1123. static int tdm_tx_sample_rate_put(struct snd_kcontrol *kcontrol,
  1124. struct snd_ctl_elem_value *ucontrol)
  1125. {
  1126. struct tdm_port port;
  1127. int ret = tdm_get_port_idx(kcontrol, &port);
  1128. if (ret) {
  1129. pr_err("%s: unsupported control: %s\n",
  1130. __func__, kcontrol->id.name);
  1131. } else {
  1132. tdm_tx_cfg[port.mode][port.channel].sample_rate =
  1133. tdm_get_sample_rate(ucontrol->value.enumerated.item[0]);
  1134. pr_debug("%s: tdm_tx_sample_rate = %d, item = %d\n", __func__,
  1135. tdm_tx_cfg[port.mode][port.channel].sample_rate,
  1136. ucontrol->value.enumerated.item[0]);
  1137. }
  1138. return ret;
  1139. }
  1140. static int tdm_get_format(int value)
  1141. {
  1142. int format = 0;
  1143. switch (value) {
  1144. case 0:
  1145. format = SNDRV_PCM_FORMAT_S16_LE;
  1146. break;
  1147. case 1:
  1148. format = SNDRV_PCM_FORMAT_S24_LE;
  1149. break;
  1150. case 2:
  1151. format = SNDRV_PCM_FORMAT_S32_LE;
  1152. break;
  1153. default:
  1154. format = SNDRV_PCM_FORMAT_S16_LE;
  1155. break;
  1156. }
  1157. return format;
  1158. }
  1159. static int tdm_get_format_val(int format)
  1160. {
  1161. int value = 0;
  1162. switch (format) {
  1163. case SNDRV_PCM_FORMAT_S16_LE:
  1164. value = 0;
  1165. break;
  1166. case SNDRV_PCM_FORMAT_S24_LE:
  1167. value = 1;
  1168. break;
  1169. case SNDRV_PCM_FORMAT_S32_LE:
  1170. value = 2;
  1171. break;
  1172. default:
  1173. value = 0;
  1174. break;
  1175. }
  1176. return value;
  1177. }
  1178. static int tdm_rx_format_get(struct snd_kcontrol *kcontrol,
  1179. struct snd_ctl_elem_value *ucontrol)
  1180. {
  1181. struct tdm_port port;
  1182. int ret = tdm_get_port_idx(kcontrol, &port);
  1183. if (ret) {
  1184. pr_err("%s: unsupported control: %s\n",
  1185. __func__, kcontrol->id.name);
  1186. } else {
  1187. ucontrol->value.enumerated.item[0] = tdm_get_format_val(
  1188. tdm_rx_cfg[port.mode][port.channel].bit_format);
  1189. pr_debug("%s: tdm_rx_bit_format = %d, item = %d\n", __func__,
  1190. tdm_rx_cfg[port.mode][port.channel].bit_format,
  1191. ucontrol->value.enumerated.item[0]);
  1192. }
  1193. return ret;
  1194. }
  1195. static int tdm_rx_format_put(struct snd_kcontrol *kcontrol,
  1196. struct snd_ctl_elem_value *ucontrol)
  1197. {
  1198. struct tdm_port port;
  1199. int ret = tdm_get_port_idx(kcontrol, &port);
  1200. if (ret) {
  1201. pr_err("%s: unsupported control: %s\n",
  1202. __func__, kcontrol->id.name);
  1203. } else {
  1204. tdm_rx_cfg[port.mode][port.channel].bit_format =
  1205. tdm_get_format(ucontrol->value.enumerated.item[0]);
  1206. pr_debug("%s: tdm_rx_bit_format = %d, item = %d\n", __func__,
  1207. tdm_rx_cfg[port.mode][port.channel].bit_format,
  1208. ucontrol->value.enumerated.item[0]);
  1209. }
  1210. return ret;
  1211. }
  1212. static int tdm_tx_format_get(struct snd_kcontrol *kcontrol,
  1213. struct snd_ctl_elem_value *ucontrol)
  1214. {
  1215. struct tdm_port port;
  1216. int ret = tdm_get_port_idx(kcontrol, &port);
  1217. if (ret) {
  1218. pr_err("%s: unsupported control: %s\n",
  1219. __func__, kcontrol->id.name);
  1220. } else {
  1221. ucontrol->value.enumerated.item[0] = tdm_get_format_val(
  1222. tdm_tx_cfg[port.mode][port.channel].bit_format);
  1223. pr_debug("%s: tdm_tx_bit_format = %d, item = %d\n", __func__,
  1224. tdm_tx_cfg[port.mode][port.channel].bit_format,
  1225. ucontrol->value.enumerated.item[0]);
  1226. }
  1227. return ret;
  1228. }
  1229. static int tdm_tx_format_put(struct snd_kcontrol *kcontrol,
  1230. struct snd_ctl_elem_value *ucontrol)
  1231. {
  1232. struct tdm_port port;
  1233. int ret = tdm_get_port_idx(kcontrol, &port);
  1234. if (ret) {
  1235. pr_err("%s: unsupported control: %s\n",
  1236. __func__, kcontrol->id.name);
  1237. } else {
  1238. tdm_tx_cfg[port.mode][port.channel].bit_format =
  1239. tdm_get_format(ucontrol->value.enumerated.item[0]);
  1240. pr_debug("%s: tdm_tx_bit_format = %d, item = %d\n", __func__,
  1241. tdm_tx_cfg[port.mode][port.channel].bit_format,
  1242. ucontrol->value.enumerated.item[0]);
  1243. }
  1244. return ret;
  1245. }
  1246. static int tdm_rx_ch_get(struct snd_kcontrol *kcontrol,
  1247. struct snd_ctl_elem_value *ucontrol)
  1248. {
  1249. struct tdm_port port;
  1250. int ret = tdm_get_port_idx(kcontrol, &port);
  1251. if (ret) {
  1252. pr_err("%s: unsupported control: %s\n",
  1253. __func__, kcontrol->id.name);
  1254. } else {
  1255. ucontrol->value.enumerated.item[0] =
  1256. tdm_rx_cfg[port.mode][port.channel].channels - 1;
  1257. pr_debug("%s: tdm_rx_ch = %d, item = %d\n", __func__,
  1258. tdm_rx_cfg[port.mode][port.channel].channels - 1,
  1259. ucontrol->value.enumerated.item[0]);
  1260. }
  1261. return ret;
  1262. }
  1263. static int tdm_rx_ch_put(struct snd_kcontrol *kcontrol,
  1264. struct snd_ctl_elem_value *ucontrol)
  1265. {
  1266. struct tdm_port port;
  1267. int ret = tdm_get_port_idx(kcontrol, &port);
  1268. if (ret) {
  1269. pr_err("%s: unsupported control: %s\n",
  1270. __func__, kcontrol->id.name);
  1271. } else {
  1272. tdm_rx_cfg[port.mode][port.channel].channels =
  1273. ucontrol->value.enumerated.item[0] + 1;
  1274. pr_debug("%s: tdm_rx_ch = %d, item = %d\n", __func__,
  1275. tdm_rx_cfg[port.mode][port.channel].channels,
  1276. ucontrol->value.enumerated.item[0] + 1);
  1277. }
  1278. return ret;
  1279. }
  1280. static int tdm_tx_ch_get(struct snd_kcontrol *kcontrol,
  1281. struct snd_ctl_elem_value *ucontrol)
  1282. {
  1283. struct tdm_port port;
  1284. int ret = tdm_get_port_idx(kcontrol, &port);
  1285. if (ret) {
  1286. pr_err("%s: unsupported control: %s\n",
  1287. __func__, kcontrol->id.name);
  1288. } else {
  1289. ucontrol->value.enumerated.item[0] =
  1290. tdm_tx_cfg[port.mode][port.channel].channels - 1;
  1291. pr_debug("%s: tdm_tx_ch = %d, item = %d\n", __func__,
  1292. tdm_tx_cfg[port.mode][port.channel].channels - 1,
  1293. ucontrol->value.enumerated.item[0]);
  1294. }
  1295. return ret;
  1296. }
  1297. static int tdm_tx_ch_put(struct snd_kcontrol *kcontrol,
  1298. struct snd_ctl_elem_value *ucontrol)
  1299. {
  1300. struct tdm_port port;
  1301. int ret = tdm_get_port_idx(kcontrol, &port);
  1302. if (ret) {
  1303. pr_err("%s: unsupported control: %s\n",
  1304. __func__, kcontrol->id.name);
  1305. } else {
  1306. tdm_tx_cfg[port.mode][port.channel].channels =
  1307. ucontrol->value.enumerated.item[0] + 1;
  1308. pr_debug("%s: tdm_tx_ch = %d, item = %d\n", __func__,
  1309. tdm_tx_cfg[port.mode][port.channel].channels,
  1310. ucontrol->value.enumerated.item[0] + 1);
  1311. }
  1312. return ret;
  1313. }
  1314. static int aux_pcm_get_port_idx(struct snd_kcontrol *kcontrol)
  1315. {
  1316. int idx = 0;
  1317. if (strnstr(kcontrol->id.name, "PRIM_AUX_PCM",
  1318. sizeof("PRIM_AUX_PCM"))) {
  1319. idx = PRIM_AUX_PCM;
  1320. } else if (strnstr(kcontrol->id.name, "SEC_AUX_PCM",
  1321. sizeof("SEC_AUX_PCM"))) {
  1322. idx = SEC_AUX_PCM;
  1323. } else if (strnstr(kcontrol->id.name, "TERT_AUX_PCM",
  1324. sizeof("TERT_AUX_PCM"))) {
  1325. idx = TERT_AUX_PCM;
  1326. } else if (strnstr(kcontrol->id.name, "QUAT_AUX_PCM",
  1327. sizeof("QUAT_AUX_PCM"))) {
  1328. idx = QUAT_AUX_PCM;
  1329. } else {
  1330. pr_err("%s: unsupported port: %s\n",
  1331. __func__, kcontrol->id.name);
  1332. idx = -EINVAL;
  1333. }
  1334. return idx;
  1335. }
  1336. static int aux_pcm_get_sample_rate(int value)
  1337. {
  1338. int sample_rate = 0;
  1339. switch (value) {
  1340. case 1:
  1341. sample_rate = SAMPLING_RATE_16KHZ;
  1342. break;
  1343. case 0:
  1344. default:
  1345. sample_rate = SAMPLING_RATE_8KHZ;
  1346. break;
  1347. }
  1348. return sample_rate;
  1349. }
  1350. static int aux_pcm_get_sample_rate_val(int sample_rate)
  1351. {
  1352. int sample_rate_val = 0;
  1353. switch (sample_rate) {
  1354. case SAMPLING_RATE_16KHZ:
  1355. sample_rate_val = 1;
  1356. break;
  1357. case SAMPLING_RATE_8KHZ:
  1358. default:
  1359. sample_rate_val = 0;
  1360. break;
  1361. }
  1362. return sample_rate_val;
  1363. }
  1364. static int mi2s_auxpcm_get_format(int value)
  1365. {
  1366. int format = 0;
  1367. switch (value) {
  1368. case 0:
  1369. format = SNDRV_PCM_FORMAT_S16_LE;
  1370. break;
  1371. case 1:
  1372. format = SNDRV_PCM_FORMAT_S24_LE;
  1373. break;
  1374. case 2:
  1375. format = SNDRV_PCM_FORMAT_S24_3LE;
  1376. break;
  1377. case 3:
  1378. format = SNDRV_PCM_FORMAT_S32_LE;
  1379. break;
  1380. default:
  1381. format = SNDRV_PCM_FORMAT_S16_LE;
  1382. break;
  1383. }
  1384. return format;
  1385. }
  1386. static int mi2s_auxpcm_get_format_value(int format)
  1387. {
  1388. int value = 0;
  1389. switch (format) {
  1390. case SNDRV_PCM_FORMAT_S16_LE:
  1391. value = 0;
  1392. break;
  1393. case SNDRV_PCM_FORMAT_S24_LE:
  1394. value = 1;
  1395. break;
  1396. case SNDRV_PCM_FORMAT_S24_3LE:
  1397. value = 2;
  1398. break;
  1399. case SNDRV_PCM_FORMAT_S32_LE:
  1400. value = 3;
  1401. break;
  1402. default:
  1403. value = 0;
  1404. break;
  1405. }
  1406. return value;
  1407. }
  1408. static int aux_pcm_rx_sample_rate_get(struct snd_kcontrol *kcontrol,
  1409. struct snd_ctl_elem_value *ucontrol)
  1410. {
  1411. int idx = aux_pcm_get_port_idx(kcontrol);
  1412. if (idx < 0)
  1413. return idx;
  1414. ucontrol->value.enumerated.item[0] =
  1415. aux_pcm_get_sample_rate_val(aux_pcm_rx_cfg[idx].sample_rate);
  1416. pr_debug("%s: idx[%d]_rx_sample_rate = %d, item = %d\n", __func__,
  1417. idx, aux_pcm_rx_cfg[idx].sample_rate,
  1418. ucontrol->value.enumerated.item[0]);
  1419. return 0;
  1420. }
  1421. static int aux_pcm_rx_sample_rate_put(struct snd_kcontrol *kcontrol,
  1422. struct snd_ctl_elem_value *ucontrol)
  1423. {
  1424. int idx = aux_pcm_get_port_idx(kcontrol);
  1425. if (idx < 0)
  1426. return idx;
  1427. aux_pcm_rx_cfg[idx].sample_rate =
  1428. aux_pcm_get_sample_rate(ucontrol->value.enumerated.item[0]);
  1429. pr_debug("%s: idx[%d]_rx_sample_rate = %d, item = %d\n", __func__,
  1430. idx, aux_pcm_rx_cfg[idx].sample_rate,
  1431. ucontrol->value.enumerated.item[0]);
  1432. return 0;
  1433. }
  1434. static int aux_pcm_tx_sample_rate_get(struct snd_kcontrol *kcontrol,
  1435. struct snd_ctl_elem_value *ucontrol)
  1436. {
  1437. int idx = aux_pcm_get_port_idx(kcontrol);
  1438. if (idx < 0)
  1439. return idx;
  1440. ucontrol->value.enumerated.item[0] =
  1441. aux_pcm_get_sample_rate_val(aux_pcm_tx_cfg[idx].sample_rate);
  1442. pr_debug("%s: idx[%d]_tx_sample_rate = %d, item = %d\n", __func__,
  1443. idx, aux_pcm_tx_cfg[idx].sample_rate,
  1444. ucontrol->value.enumerated.item[0]);
  1445. return 0;
  1446. }
  1447. static int aux_pcm_tx_sample_rate_put(struct snd_kcontrol *kcontrol,
  1448. struct snd_ctl_elem_value *ucontrol)
  1449. {
  1450. int idx = aux_pcm_get_port_idx(kcontrol);
  1451. if (idx < 0)
  1452. return idx;
  1453. aux_pcm_tx_cfg[idx].sample_rate =
  1454. aux_pcm_get_sample_rate(ucontrol->value.enumerated.item[0]);
  1455. pr_debug("%s: idx[%d]_tx_sample_rate = %d, item = %d\n", __func__,
  1456. idx, aux_pcm_tx_cfg[idx].sample_rate,
  1457. ucontrol->value.enumerated.item[0]);
  1458. return 0;
  1459. }
  1460. static int msm_aux_pcm_rx_format_get(struct snd_kcontrol *kcontrol,
  1461. struct snd_ctl_elem_value *ucontrol)
  1462. {
  1463. int idx = aux_pcm_get_port_idx(kcontrol);
  1464. if (idx < 0)
  1465. return idx;
  1466. ucontrol->value.enumerated.item[0] =
  1467. mi2s_auxpcm_get_format_value(aux_pcm_rx_cfg[idx].bit_format);
  1468. pr_debug("%s: idx[%d]_rx_format = %d, item = %d\n", __func__,
  1469. idx, aux_pcm_rx_cfg[idx].bit_format,
  1470. ucontrol->value.enumerated.item[0]);
  1471. return 0;
  1472. }
  1473. static int msm_aux_pcm_rx_format_put(struct snd_kcontrol *kcontrol,
  1474. struct snd_ctl_elem_value *ucontrol)
  1475. {
  1476. int idx = aux_pcm_get_port_idx(kcontrol);
  1477. if (idx < 0)
  1478. return idx;
  1479. aux_pcm_rx_cfg[idx].bit_format =
  1480. mi2s_auxpcm_get_format(ucontrol->value.enumerated.item[0]);
  1481. pr_debug("%s: idx[%d]_rx_format = %d, item = %d\n", __func__,
  1482. idx, aux_pcm_rx_cfg[idx].bit_format,
  1483. ucontrol->value.enumerated.item[0]);
  1484. return 0;
  1485. }
  1486. static int msm_aux_pcm_tx_format_get(struct snd_kcontrol *kcontrol,
  1487. struct snd_ctl_elem_value *ucontrol)
  1488. {
  1489. int idx = aux_pcm_get_port_idx(kcontrol);
  1490. if (idx < 0)
  1491. return idx;
  1492. ucontrol->value.enumerated.item[0] =
  1493. mi2s_auxpcm_get_format_value(aux_pcm_tx_cfg[idx].bit_format);
  1494. pr_debug("%s: idx[%d]_tx_format = %d, item = %d\n", __func__,
  1495. idx, aux_pcm_tx_cfg[idx].bit_format,
  1496. ucontrol->value.enumerated.item[0]);
  1497. return 0;
  1498. }
  1499. static int msm_aux_pcm_tx_format_put(struct snd_kcontrol *kcontrol,
  1500. struct snd_ctl_elem_value *ucontrol)
  1501. {
  1502. int idx = aux_pcm_get_port_idx(kcontrol);
  1503. if (idx < 0)
  1504. return idx;
  1505. aux_pcm_tx_cfg[idx].bit_format =
  1506. mi2s_auxpcm_get_format(ucontrol->value.enumerated.item[0]);
  1507. pr_debug("%s: idx[%d]_tx_format = %d, item = %d\n", __func__,
  1508. idx, aux_pcm_tx_cfg[idx].bit_format,
  1509. ucontrol->value.enumerated.item[0]);
  1510. return 0;
  1511. }
  1512. static int mi2s_get_port_idx(struct snd_kcontrol *kcontrol)
  1513. {
  1514. int idx = 0;
  1515. if (strnstr(kcontrol->id.name, "PRIM_MI2S_RX",
  1516. sizeof("PRIM_MI2S_RX"))) {
  1517. idx = PRIM_MI2S;
  1518. } else if (strnstr(kcontrol->id.name, "SEC_MI2S_RX",
  1519. sizeof("SEC_MI2S_RX"))) {
  1520. idx = SEC_MI2S;
  1521. } else if (strnstr(kcontrol->id.name, "TERT_MI2S_RX",
  1522. sizeof("TERT_MI2S_RX"))) {
  1523. idx = TERT_MI2S;
  1524. } else if (strnstr(kcontrol->id.name, "QUAT_MI2S_RX",
  1525. sizeof("QUAT_MI2S_RX"))) {
  1526. idx = QUAT_MI2S;
  1527. } else if (strnstr(kcontrol->id.name, "PRIM_MI2S_TX",
  1528. sizeof("PRIM_MI2S_TX"))) {
  1529. idx = PRIM_MI2S;
  1530. } else if (strnstr(kcontrol->id.name, "SEC_MI2S_TX",
  1531. sizeof("SEC_MI2S_TX"))) {
  1532. idx = SEC_MI2S;
  1533. } else if (strnstr(kcontrol->id.name, "TERT_MI2S_TX",
  1534. sizeof("TERT_MI2S_TX"))) {
  1535. idx = TERT_MI2S;
  1536. } else if (strnstr(kcontrol->id.name, "QUAT_MI2S_TX",
  1537. sizeof("QUAT_MI2S_TX"))) {
  1538. idx = QUAT_MI2S;
  1539. } else {
  1540. pr_err("%s: unsupported channel: %s\n",
  1541. __func__, kcontrol->id.name);
  1542. idx = -EINVAL;
  1543. }
  1544. return idx;
  1545. }
  1546. static int mi2s_get_sample_rate(int value)
  1547. {
  1548. int sample_rate = 0;
  1549. switch (value) {
  1550. case 0:
  1551. sample_rate = SAMPLING_RATE_8KHZ;
  1552. break;
  1553. case 1:
  1554. sample_rate = SAMPLING_RATE_11P025KHZ;
  1555. break;
  1556. case 2:
  1557. sample_rate = SAMPLING_RATE_16KHZ;
  1558. break;
  1559. case 3:
  1560. sample_rate = SAMPLING_RATE_22P05KHZ;
  1561. break;
  1562. case 4:
  1563. sample_rate = SAMPLING_RATE_32KHZ;
  1564. break;
  1565. case 5:
  1566. sample_rate = SAMPLING_RATE_44P1KHZ;
  1567. break;
  1568. case 6:
  1569. sample_rate = SAMPLING_RATE_48KHZ;
  1570. break;
  1571. case 7:
  1572. sample_rate = SAMPLING_RATE_96KHZ;
  1573. break;
  1574. case 8:
  1575. sample_rate = SAMPLING_RATE_192KHZ;
  1576. break;
  1577. default:
  1578. sample_rate = SAMPLING_RATE_48KHZ;
  1579. break;
  1580. }
  1581. return sample_rate;
  1582. }
  1583. static int mi2s_get_sample_rate_val(int sample_rate)
  1584. {
  1585. int sample_rate_val = 0;
  1586. switch (sample_rate) {
  1587. case SAMPLING_RATE_8KHZ:
  1588. sample_rate_val = 0;
  1589. break;
  1590. case SAMPLING_RATE_11P025KHZ:
  1591. sample_rate_val = 1;
  1592. break;
  1593. case SAMPLING_RATE_16KHZ:
  1594. sample_rate_val = 2;
  1595. break;
  1596. case SAMPLING_RATE_22P05KHZ:
  1597. sample_rate_val = 3;
  1598. break;
  1599. case SAMPLING_RATE_32KHZ:
  1600. sample_rate_val = 4;
  1601. break;
  1602. case SAMPLING_RATE_44P1KHZ:
  1603. sample_rate_val = 5;
  1604. break;
  1605. case SAMPLING_RATE_48KHZ:
  1606. sample_rate_val = 6;
  1607. break;
  1608. case SAMPLING_RATE_96KHZ:
  1609. sample_rate_val = 7;
  1610. break;
  1611. case SAMPLING_RATE_192KHZ:
  1612. sample_rate_val = 8;
  1613. break;
  1614. default:
  1615. sample_rate_val = 6;
  1616. break;
  1617. }
  1618. return sample_rate_val;
  1619. }
  1620. static int mi2s_rx_sample_rate_get(struct snd_kcontrol *kcontrol,
  1621. struct snd_ctl_elem_value *ucontrol)
  1622. {
  1623. int idx = mi2s_get_port_idx(kcontrol);
  1624. if (idx < 0)
  1625. return idx;
  1626. ucontrol->value.enumerated.item[0] =
  1627. mi2s_get_sample_rate_val(mi2s_rx_cfg[idx].sample_rate);
  1628. pr_debug("%s: idx[%d]_rx_sample_rate = %d, item = %d\n", __func__,
  1629. idx, mi2s_rx_cfg[idx].sample_rate,
  1630. ucontrol->value.enumerated.item[0]);
  1631. return 0;
  1632. }
  1633. static int mi2s_rx_sample_rate_put(struct snd_kcontrol *kcontrol,
  1634. struct snd_ctl_elem_value *ucontrol)
  1635. {
  1636. int idx = mi2s_get_port_idx(kcontrol);
  1637. if (idx < 0)
  1638. return idx;
  1639. mi2s_rx_cfg[idx].sample_rate =
  1640. mi2s_get_sample_rate(ucontrol->value.enumerated.item[0]);
  1641. pr_debug("%s: idx[%d]_rx_sample_rate = %d, item = %d\n", __func__,
  1642. idx, mi2s_rx_cfg[idx].sample_rate,
  1643. ucontrol->value.enumerated.item[0]);
  1644. return 0;
  1645. }
  1646. static int mi2s_tx_sample_rate_get(struct snd_kcontrol *kcontrol,
  1647. struct snd_ctl_elem_value *ucontrol)
  1648. {
  1649. int idx = mi2s_get_port_idx(kcontrol);
  1650. if (idx < 0)
  1651. return idx;
  1652. ucontrol->value.enumerated.item[0] =
  1653. mi2s_get_sample_rate_val(mi2s_tx_cfg[idx].sample_rate);
  1654. pr_debug("%s: idx[%d]_tx_sample_rate = %d, item = %d\n", __func__,
  1655. idx, mi2s_tx_cfg[idx].sample_rate,
  1656. ucontrol->value.enumerated.item[0]);
  1657. return 0;
  1658. }
  1659. static int mi2s_tx_sample_rate_put(struct snd_kcontrol *kcontrol,
  1660. struct snd_ctl_elem_value *ucontrol)
  1661. {
  1662. int idx = mi2s_get_port_idx(kcontrol);
  1663. if (idx < 0)
  1664. return idx;
  1665. mi2s_tx_cfg[idx].sample_rate =
  1666. mi2s_get_sample_rate(ucontrol->value.enumerated.item[0]);
  1667. pr_debug("%s: idx[%d]_tx_sample_rate = %d, item = %d\n", __func__,
  1668. idx, mi2s_tx_cfg[idx].sample_rate,
  1669. ucontrol->value.enumerated.item[0]);
  1670. return 0;
  1671. }
  1672. static int msm_mi2s_rx_format_get(struct snd_kcontrol *kcontrol,
  1673. struct snd_ctl_elem_value *ucontrol)
  1674. {
  1675. int idx = mi2s_get_port_idx(kcontrol);
  1676. if (idx < 0)
  1677. return idx;
  1678. ucontrol->value.enumerated.item[0] =
  1679. mi2s_auxpcm_get_format_value(mi2s_rx_cfg[idx].bit_format);
  1680. pr_debug("%s: idx[%d]_rx_format = %d, item = %d\n", __func__,
  1681. idx, mi2s_rx_cfg[idx].bit_format,
  1682. ucontrol->value.enumerated.item[0]);
  1683. return 0;
  1684. }
  1685. static int msm_mi2s_rx_format_put(struct snd_kcontrol *kcontrol,
  1686. struct snd_ctl_elem_value *ucontrol)
  1687. {
  1688. int idx = mi2s_get_port_idx(kcontrol);
  1689. if (idx < 0)
  1690. return idx;
  1691. mi2s_rx_cfg[idx].bit_format =
  1692. mi2s_auxpcm_get_format(ucontrol->value.enumerated.item[0]);
  1693. pr_debug("%s: idx[%d]_rx_format = %d, item = %d\n", __func__,
  1694. idx, mi2s_rx_cfg[idx].bit_format,
  1695. ucontrol->value.enumerated.item[0]);
  1696. return 0;
  1697. }
  1698. static int msm_mi2s_tx_format_get(struct snd_kcontrol *kcontrol,
  1699. struct snd_ctl_elem_value *ucontrol)
  1700. {
  1701. int idx = mi2s_get_port_idx(kcontrol);
  1702. if (idx < 0)
  1703. return idx;
  1704. ucontrol->value.enumerated.item[0] =
  1705. mi2s_auxpcm_get_format_value(mi2s_tx_cfg[idx].bit_format);
  1706. pr_debug("%s: idx[%d]_tx_format = %d, item = %d\n", __func__,
  1707. idx, mi2s_tx_cfg[idx].bit_format,
  1708. ucontrol->value.enumerated.item[0]);
  1709. return 0;
  1710. }
  1711. static int msm_mi2s_tx_format_put(struct snd_kcontrol *kcontrol,
  1712. struct snd_ctl_elem_value *ucontrol)
  1713. {
  1714. int idx = mi2s_get_port_idx(kcontrol);
  1715. if (idx < 0)
  1716. return idx;
  1717. mi2s_tx_cfg[idx].bit_format =
  1718. mi2s_auxpcm_get_format(ucontrol->value.enumerated.item[0]);
  1719. pr_debug("%s: idx[%d]_tx_format = %d, item = %d\n", __func__,
  1720. idx, mi2s_tx_cfg[idx].bit_format,
  1721. ucontrol->value.enumerated.item[0]);
  1722. return 0;
  1723. }
  1724. static int msm_mi2s_rx_ch_get(struct snd_kcontrol *kcontrol,
  1725. struct snd_ctl_elem_value *ucontrol)
  1726. {
  1727. int idx = mi2s_get_port_idx(kcontrol);
  1728. if (idx < 0)
  1729. return idx;
  1730. pr_debug("%s: msm_mi2s_[%d]_rx_ch = %d\n", __func__,
  1731. idx, mi2s_rx_cfg[idx].channels);
  1732. ucontrol->value.enumerated.item[0] = mi2s_rx_cfg[idx].channels - 1;
  1733. return 0;
  1734. }
  1735. static int msm_mi2s_rx_ch_put(struct snd_kcontrol *kcontrol,
  1736. struct snd_ctl_elem_value *ucontrol)
  1737. {
  1738. int idx = mi2s_get_port_idx(kcontrol);
  1739. if (idx < 0)
  1740. return idx;
  1741. mi2s_rx_cfg[idx].channels = ucontrol->value.enumerated.item[0] + 1;
  1742. pr_debug("%s: msm_mi2s_[%d]_rx_ch = %d\n", __func__,
  1743. idx, mi2s_rx_cfg[idx].channels);
  1744. return 1;
  1745. }
  1746. static int msm_mi2s_tx_ch_get(struct snd_kcontrol *kcontrol,
  1747. struct snd_ctl_elem_value *ucontrol)
  1748. {
  1749. int idx = mi2s_get_port_idx(kcontrol);
  1750. if (idx < 0)
  1751. return idx;
  1752. pr_debug("%s: msm_mi2s_[%d]_tx_ch = %d\n", __func__,
  1753. idx, mi2s_tx_cfg[idx].channels);
  1754. ucontrol->value.enumerated.item[0] = mi2s_tx_cfg[idx].channels - 1;
  1755. return 0;
  1756. }
  1757. static int msm_mi2s_tx_ch_put(struct snd_kcontrol *kcontrol,
  1758. struct snd_ctl_elem_value *ucontrol)
  1759. {
  1760. int idx = mi2s_get_port_idx(kcontrol);
  1761. if (idx < 0)
  1762. return idx;
  1763. mi2s_tx_cfg[idx].channels = ucontrol->value.enumerated.item[0] + 1;
  1764. pr_debug("%s: msm_mi2s_[%d]_tx_ch = %d\n", __func__,
  1765. idx, mi2s_tx_cfg[idx].channels);
  1766. return 1;
  1767. }
  1768. static int msm_get_port_id(int be_id)
  1769. {
  1770. int afe_port_id = 0;
  1771. switch (be_id) {
  1772. case MSM_BACKEND_DAI_PRI_MI2S_RX:
  1773. afe_port_id = AFE_PORT_ID_PRIMARY_MI2S_RX;
  1774. break;
  1775. case MSM_BACKEND_DAI_PRI_MI2S_TX:
  1776. afe_port_id = AFE_PORT_ID_PRIMARY_MI2S_TX;
  1777. break;
  1778. case MSM_BACKEND_DAI_SECONDARY_MI2S_RX:
  1779. afe_port_id = AFE_PORT_ID_SECONDARY_MI2S_RX;
  1780. break;
  1781. case MSM_BACKEND_DAI_SECONDARY_MI2S_TX:
  1782. afe_port_id = AFE_PORT_ID_SECONDARY_MI2S_TX;
  1783. break;
  1784. case MSM_BACKEND_DAI_TERTIARY_MI2S_RX:
  1785. afe_port_id = AFE_PORT_ID_TERTIARY_MI2S_RX;
  1786. break;
  1787. case MSM_BACKEND_DAI_TERTIARY_MI2S_TX:
  1788. afe_port_id = AFE_PORT_ID_TERTIARY_MI2S_TX;
  1789. break;
  1790. case MSM_BACKEND_DAI_QUATERNARY_MI2S_RX:
  1791. afe_port_id = AFE_PORT_ID_QUATERNARY_MI2S_RX;
  1792. break;
  1793. case MSM_BACKEND_DAI_QUATERNARY_MI2S_TX:
  1794. afe_port_id = AFE_PORT_ID_QUATERNARY_MI2S_TX;
  1795. break;
  1796. case MSM_BACKEND_DAI_VA_CDC_DMA_TX_0:
  1797. afe_port_id = AFE_PORT_ID_VA_CODEC_DMA_TX_0;
  1798. break;
  1799. case MSM_BACKEND_DAI_VA_CDC_DMA_TX_1:
  1800. afe_port_id = AFE_PORT_ID_VA_CODEC_DMA_TX_1;
  1801. break;
  1802. case MSM_BACKEND_DAI_VA_CDC_DMA_TX_2:
  1803. afe_port_id = AFE_PORT_ID_VA_CODEC_DMA_TX_2;
  1804. break;
  1805. default:
  1806. pr_err("%s: Invalid BE id: %d\n", __func__, be_id);
  1807. afe_port_id = -EINVAL;
  1808. }
  1809. return afe_port_id;
  1810. }
  1811. static u32 get_mi2s_bits_per_sample(u32 bit_format)
  1812. {
  1813. u32 bit_per_sample = 0;
  1814. switch (bit_format) {
  1815. case SNDRV_PCM_FORMAT_S32_LE:
  1816. case SNDRV_PCM_FORMAT_S24_3LE:
  1817. case SNDRV_PCM_FORMAT_S24_LE:
  1818. bit_per_sample = 32;
  1819. break;
  1820. case SNDRV_PCM_FORMAT_S16_LE:
  1821. default:
  1822. bit_per_sample = 16;
  1823. break;
  1824. }
  1825. return bit_per_sample;
  1826. }
  1827. static void update_mi2s_clk_val(int dai_id, int stream)
  1828. {
  1829. u32 bit_per_sample = 0;
  1830. if (stream == SNDRV_PCM_STREAM_PLAYBACK) {
  1831. bit_per_sample =
  1832. get_mi2s_bits_per_sample(mi2s_rx_cfg[dai_id].bit_format);
  1833. mi2s_clk[dai_id].clk_freq_in_hz =
  1834. mi2s_rx_cfg[dai_id].sample_rate * 2 * bit_per_sample;
  1835. } else {
  1836. bit_per_sample =
  1837. get_mi2s_bits_per_sample(mi2s_tx_cfg[dai_id].bit_format);
  1838. mi2s_clk[dai_id].clk_freq_in_hz =
  1839. mi2s_tx_cfg[dai_id].sample_rate * 2 * bit_per_sample;
  1840. }
  1841. }
  1842. static int msm_mi2s_set_sclk(struct snd_pcm_substream *substream, bool enable)
  1843. {
  1844. int ret = 0;
  1845. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1846. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  1847. int port_id = 0;
  1848. int index = cpu_dai->id;
  1849. port_id = msm_get_port_id(rtd->dai_link->id);
  1850. if (port_id < 0) {
  1851. dev_err(rtd->card->dev, "%s: Invalid port_id\n", __func__);
  1852. ret = port_id;
  1853. goto err;
  1854. }
  1855. if (enable) {
  1856. update_mi2s_clk_val(index, substream->stream);
  1857. dev_dbg(rtd->card->dev, "%s: clock rate %ul\n", __func__,
  1858. mi2s_clk[index].clk_freq_in_hz);
  1859. }
  1860. mi2s_clk[index].enable = enable;
  1861. ret = afe_set_lpass_clock_v2(port_id,
  1862. &mi2s_clk[index]);
  1863. if (ret < 0) {
  1864. dev_err(rtd->card->dev,
  1865. "%s: afe lpass clock failed for port 0x%x , err:%d\n",
  1866. __func__, port_id, ret);
  1867. goto err;
  1868. }
  1869. err:
  1870. return ret;
  1871. }
  1872. static int cdc_dma_get_port_idx(struct snd_kcontrol *kcontrol)
  1873. {
  1874. int idx = 0;
  1875. if (strnstr(kcontrol->id.name, "RX_CDC_DMA_RX_0",
  1876. sizeof("RX_CDC_DMA_RX_0")))
  1877. idx = RX_CDC_DMA_RX_0;
  1878. else if (strnstr(kcontrol->id.name, "RX_CDC_DMA_RX_1",
  1879. sizeof("RX_CDC_DMA_RX_1")))
  1880. idx = RX_CDC_DMA_RX_1;
  1881. else if (strnstr(kcontrol->id.name, "RX_CDC_DMA_RX_2",
  1882. sizeof("RX_CDC_DMA_RX_2")))
  1883. idx = RX_CDC_DMA_RX_2;
  1884. else if (strnstr(kcontrol->id.name, "RX_CDC_DMA_RX_3",
  1885. sizeof("RX_CDC_DMA_RX_3")))
  1886. idx = RX_CDC_DMA_RX_3;
  1887. else if (strnstr(kcontrol->id.name, "RX_CDC_DMA_RX_5",
  1888. sizeof("RX_CDC_DMA_RX_5")))
  1889. idx = RX_CDC_DMA_RX_5;
  1890. else if (strnstr(kcontrol->id.name, "TX_CDC_DMA_TX_0",
  1891. sizeof("TX_CDC_DMA_TX_0")))
  1892. idx = TX_CDC_DMA_TX_0;
  1893. else if (strnstr(kcontrol->id.name, "TX_CDC_DMA_TX_3",
  1894. sizeof("TX_CDC_DMA_TX_3")))
  1895. idx = TX_CDC_DMA_TX_3;
  1896. else if (strnstr(kcontrol->id.name, "TX_CDC_DMA_TX_4",
  1897. sizeof("TX_CDC_DMA_TX_4")))
  1898. idx = TX_CDC_DMA_TX_4;
  1899. else if (strnstr(kcontrol->id.name, "VA_CDC_DMA_TX_0",
  1900. sizeof("VA_CDC_DMA_TX_0")))
  1901. idx = VA_CDC_DMA_TX_0;
  1902. else if (strnstr(kcontrol->id.name, "VA_CDC_DMA_TX_1",
  1903. sizeof("VA_CDC_DMA_TX_1")))
  1904. idx = VA_CDC_DMA_TX_1;
  1905. else if (strnstr(kcontrol->id.name, "VA_CDC_DMA_TX_2",
  1906. sizeof("VA_CDC_DMA_TX_2")))
  1907. idx = VA_CDC_DMA_TX_2;
  1908. else {
  1909. pr_err("%s: unsupported channel: %s\n",
  1910. __func__, kcontrol->id.name);
  1911. return -EINVAL;
  1912. }
  1913. return idx;
  1914. }
  1915. static int cdc_dma_rx_ch_get(struct snd_kcontrol *kcontrol,
  1916. struct snd_ctl_elem_value *ucontrol)
  1917. {
  1918. int ch_num = cdc_dma_get_port_idx(kcontrol);
  1919. if (ch_num < 0 || ch_num >= CDC_DMA_RX_MAX) {
  1920. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  1921. return ch_num;
  1922. }
  1923. pr_debug("%s: cdc_dma_rx_ch = %d\n", __func__,
  1924. cdc_dma_rx_cfg[ch_num].channels - 1);
  1925. ucontrol->value.integer.value[0] = cdc_dma_rx_cfg[ch_num].channels - 1;
  1926. return 0;
  1927. }
  1928. static int cdc_dma_rx_ch_put(struct snd_kcontrol *kcontrol,
  1929. struct snd_ctl_elem_value *ucontrol)
  1930. {
  1931. int ch_num = cdc_dma_get_port_idx(kcontrol);
  1932. if (ch_num < 0 || ch_num >= CDC_DMA_RX_MAX) {
  1933. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  1934. return ch_num;
  1935. }
  1936. cdc_dma_rx_cfg[ch_num].channels = ucontrol->value.integer.value[0] + 1;
  1937. pr_debug("%s: cdc_dma_rx_ch = %d\n", __func__,
  1938. cdc_dma_rx_cfg[ch_num].channels);
  1939. return 1;
  1940. }
  1941. static int cdc_dma_rx_format_get(struct snd_kcontrol *kcontrol,
  1942. struct snd_ctl_elem_value *ucontrol)
  1943. {
  1944. int ch_num = cdc_dma_get_port_idx(kcontrol);
  1945. if (ch_num < 0 || ch_num >= CDC_DMA_RX_MAX) {
  1946. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  1947. return ch_num;
  1948. }
  1949. switch (cdc_dma_rx_cfg[ch_num].bit_format) {
  1950. case SNDRV_PCM_FORMAT_S32_LE:
  1951. ucontrol->value.integer.value[0] = 3;
  1952. break;
  1953. case SNDRV_PCM_FORMAT_S24_3LE:
  1954. ucontrol->value.integer.value[0] = 2;
  1955. break;
  1956. case SNDRV_PCM_FORMAT_S24_LE:
  1957. ucontrol->value.integer.value[0] = 1;
  1958. break;
  1959. case SNDRV_PCM_FORMAT_S16_LE:
  1960. default:
  1961. ucontrol->value.integer.value[0] = 0;
  1962. break;
  1963. }
  1964. pr_debug("%s: cdc_dma_rx_format = %d, ucontrol value = %ld\n",
  1965. __func__, cdc_dma_rx_cfg[ch_num].bit_format,
  1966. ucontrol->value.integer.value[0]);
  1967. return 0;
  1968. }
  1969. static int cdc_dma_rx_format_put(struct snd_kcontrol *kcontrol,
  1970. struct snd_ctl_elem_value *ucontrol)
  1971. {
  1972. int rc = 0;
  1973. int ch_num = cdc_dma_get_port_idx(kcontrol);
  1974. if (ch_num < 0 || ch_num >= CDC_DMA_RX_MAX) {
  1975. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  1976. return ch_num;
  1977. }
  1978. switch (ucontrol->value.integer.value[0]) {
  1979. case 3:
  1980. cdc_dma_rx_cfg[ch_num].bit_format = SNDRV_PCM_FORMAT_S32_LE;
  1981. break;
  1982. case 2:
  1983. cdc_dma_rx_cfg[ch_num].bit_format = SNDRV_PCM_FORMAT_S24_3LE;
  1984. break;
  1985. case 1:
  1986. cdc_dma_rx_cfg[ch_num].bit_format = SNDRV_PCM_FORMAT_S24_LE;
  1987. break;
  1988. case 0:
  1989. default:
  1990. cdc_dma_rx_cfg[ch_num].bit_format = SNDRV_PCM_FORMAT_S16_LE;
  1991. break;
  1992. }
  1993. pr_debug("%s: cdc_dma_rx_format = %d, ucontrol value = %ld\n",
  1994. __func__, cdc_dma_rx_cfg[ch_num].bit_format,
  1995. ucontrol->value.integer.value[0]);
  1996. return rc;
  1997. }
  1998. static int cdc_dma_get_sample_rate_val(int sample_rate)
  1999. {
  2000. int sample_rate_val = 0;
  2001. switch (sample_rate) {
  2002. case SAMPLING_RATE_8KHZ:
  2003. sample_rate_val = 0;
  2004. break;
  2005. case SAMPLING_RATE_11P025KHZ:
  2006. sample_rate_val = 1;
  2007. break;
  2008. case SAMPLING_RATE_16KHZ:
  2009. sample_rate_val = 2;
  2010. break;
  2011. case SAMPLING_RATE_22P05KHZ:
  2012. sample_rate_val = 3;
  2013. break;
  2014. case SAMPLING_RATE_32KHZ:
  2015. sample_rate_val = 4;
  2016. break;
  2017. case SAMPLING_RATE_44P1KHZ:
  2018. sample_rate_val = 5;
  2019. break;
  2020. case SAMPLING_RATE_48KHZ:
  2021. sample_rate_val = 6;
  2022. break;
  2023. case SAMPLING_RATE_88P2KHZ:
  2024. sample_rate_val = 7;
  2025. break;
  2026. case SAMPLING_RATE_96KHZ:
  2027. sample_rate_val = 8;
  2028. break;
  2029. case SAMPLING_RATE_176P4KHZ:
  2030. sample_rate_val = 9;
  2031. break;
  2032. case SAMPLING_RATE_192KHZ:
  2033. sample_rate_val = 10;
  2034. break;
  2035. case SAMPLING_RATE_352P8KHZ:
  2036. sample_rate_val = 11;
  2037. break;
  2038. case SAMPLING_RATE_384KHZ:
  2039. sample_rate_val = 12;
  2040. break;
  2041. default:
  2042. sample_rate_val = 6;
  2043. break;
  2044. }
  2045. return sample_rate_val;
  2046. }
  2047. static int cdc_dma_get_sample_rate(int value)
  2048. {
  2049. int sample_rate = 0;
  2050. switch (value) {
  2051. case 0:
  2052. sample_rate = SAMPLING_RATE_8KHZ;
  2053. break;
  2054. case 1:
  2055. sample_rate = SAMPLING_RATE_11P025KHZ;
  2056. break;
  2057. case 2:
  2058. sample_rate = SAMPLING_RATE_16KHZ;
  2059. break;
  2060. case 3:
  2061. sample_rate = SAMPLING_RATE_22P05KHZ;
  2062. break;
  2063. case 4:
  2064. sample_rate = SAMPLING_RATE_32KHZ;
  2065. break;
  2066. case 5:
  2067. sample_rate = SAMPLING_RATE_44P1KHZ;
  2068. break;
  2069. case 6:
  2070. sample_rate = SAMPLING_RATE_48KHZ;
  2071. break;
  2072. case 7:
  2073. sample_rate = SAMPLING_RATE_88P2KHZ;
  2074. break;
  2075. case 8:
  2076. sample_rate = SAMPLING_RATE_96KHZ;
  2077. break;
  2078. case 9:
  2079. sample_rate = SAMPLING_RATE_176P4KHZ;
  2080. break;
  2081. case 10:
  2082. sample_rate = SAMPLING_RATE_192KHZ;
  2083. break;
  2084. case 11:
  2085. sample_rate = SAMPLING_RATE_352P8KHZ;
  2086. break;
  2087. case 12:
  2088. sample_rate = SAMPLING_RATE_384KHZ;
  2089. break;
  2090. default:
  2091. sample_rate = SAMPLING_RATE_48KHZ;
  2092. break;
  2093. }
  2094. return sample_rate;
  2095. }
  2096. static int cdc_dma_rx_sample_rate_get(struct snd_kcontrol *kcontrol,
  2097. struct snd_ctl_elem_value *ucontrol)
  2098. {
  2099. int ch_num = cdc_dma_get_port_idx(kcontrol);
  2100. if (ch_num < 0 || ch_num >= CDC_DMA_RX_MAX) {
  2101. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  2102. return ch_num;
  2103. }
  2104. ucontrol->value.enumerated.item[0] =
  2105. cdc_dma_get_sample_rate_val(cdc_dma_rx_cfg[ch_num].sample_rate);
  2106. pr_debug("%s: cdc_dma_rx_sample_rate = %d\n", __func__,
  2107. cdc_dma_rx_cfg[ch_num].sample_rate);
  2108. return 0;
  2109. }
  2110. static int cdc_dma_rx_sample_rate_put(struct snd_kcontrol *kcontrol,
  2111. struct snd_ctl_elem_value *ucontrol)
  2112. {
  2113. int ch_num = cdc_dma_get_port_idx(kcontrol);
  2114. if (ch_num < 0 || ch_num >= CDC_DMA_RX_MAX) {
  2115. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  2116. return ch_num;
  2117. }
  2118. cdc_dma_rx_cfg[ch_num].sample_rate =
  2119. cdc_dma_get_sample_rate(ucontrol->value.enumerated.item[0]);
  2120. pr_debug("%s: control value = %d, cdc_dma_rx_sample_rate = %d\n",
  2121. __func__, ucontrol->value.enumerated.item[0],
  2122. cdc_dma_rx_cfg[ch_num].sample_rate);
  2123. return 0;
  2124. }
  2125. static int cdc_dma_tx_ch_get(struct snd_kcontrol *kcontrol,
  2126. struct snd_ctl_elem_value *ucontrol)
  2127. {
  2128. int ch_num = cdc_dma_get_port_idx(kcontrol);
  2129. if (ch_num < 0) {
  2130. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  2131. return ch_num;
  2132. }
  2133. pr_debug("%s: cdc_dma_tx_ch = %d\n", __func__,
  2134. cdc_dma_tx_cfg[ch_num].channels);
  2135. ucontrol->value.integer.value[0] = cdc_dma_tx_cfg[ch_num].channels - 1;
  2136. return 0;
  2137. }
  2138. static int cdc_dma_tx_ch_put(struct snd_kcontrol *kcontrol,
  2139. struct snd_ctl_elem_value *ucontrol)
  2140. {
  2141. int ch_num = cdc_dma_get_port_idx(kcontrol);
  2142. if (ch_num < 0) {
  2143. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  2144. return ch_num;
  2145. }
  2146. cdc_dma_tx_cfg[ch_num].channels = ucontrol->value.integer.value[0] + 1;
  2147. pr_debug("%s: cdc_dma_tx_ch = %d\n", __func__,
  2148. cdc_dma_tx_cfg[ch_num].channels);
  2149. return 1;
  2150. }
  2151. static int cdc_dma_tx_sample_rate_get(struct snd_kcontrol *kcontrol,
  2152. struct snd_ctl_elem_value *ucontrol)
  2153. {
  2154. int sample_rate_val;
  2155. int ch_num = cdc_dma_get_port_idx(kcontrol);
  2156. if (ch_num < 0) {
  2157. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  2158. return ch_num;
  2159. }
  2160. switch (cdc_dma_tx_cfg[ch_num].sample_rate) {
  2161. case SAMPLING_RATE_384KHZ:
  2162. sample_rate_val = 12;
  2163. break;
  2164. case SAMPLING_RATE_352P8KHZ:
  2165. sample_rate_val = 11;
  2166. break;
  2167. case SAMPLING_RATE_192KHZ:
  2168. sample_rate_val = 10;
  2169. break;
  2170. case SAMPLING_RATE_176P4KHZ:
  2171. sample_rate_val = 9;
  2172. break;
  2173. case SAMPLING_RATE_96KHZ:
  2174. sample_rate_val = 8;
  2175. break;
  2176. case SAMPLING_RATE_88P2KHZ:
  2177. sample_rate_val = 7;
  2178. break;
  2179. case SAMPLING_RATE_48KHZ:
  2180. sample_rate_val = 6;
  2181. break;
  2182. case SAMPLING_RATE_44P1KHZ:
  2183. sample_rate_val = 5;
  2184. break;
  2185. case SAMPLING_RATE_32KHZ:
  2186. sample_rate_val = 4;
  2187. break;
  2188. case SAMPLING_RATE_22P05KHZ:
  2189. sample_rate_val = 3;
  2190. break;
  2191. case SAMPLING_RATE_16KHZ:
  2192. sample_rate_val = 2;
  2193. break;
  2194. case SAMPLING_RATE_11P025KHZ:
  2195. sample_rate_val = 1;
  2196. break;
  2197. case SAMPLING_RATE_8KHZ:
  2198. sample_rate_val = 0;
  2199. break;
  2200. default:
  2201. sample_rate_val = 6;
  2202. break;
  2203. }
  2204. ucontrol->value.integer.value[0] = sample_rate_val;
  2205. pr_debug("%s: cdc_dma_tx_sample_rate = %d\n", __func__,
  2206. cdc_dma_tx_cfg[ch_num].sample_rate);
  2207. return 0;
  2208. }
  2209. static int cdc_dma_tx_sample_rate_put(struct snd_kcontrol *kcontrol,
  2210. struct snd_ctl_elem_value *ucontrol)
  2211. {
  2212. int ch_num = cdc_dma_get_port_idx(kcontrol);
  2213. if (ch_num < 0) {
  2214. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  2215. return ch_num;
  2216. }
  2217. switch (ucontrol->value.integer.value[0]) {
  2218. case 12:
  2219. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_384KHZ;
  2220. break;
  2221. case 11:
  2222. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_352P8KHZ;
  2223. break;
  2224. case 10:
  2225. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_192KHZ;
  2226. break;
  2227. case 9:
  2228. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_176P4KHZ;
  2229. break;
  2230. case 8:
  2231. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_96KHZ;
  2232. break;
  2233. case 7:
  2234. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_88P2KHZ;
  2235. break;
  2236. case 6:
  2237. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_48KHZ;
  2238. break;
  2239. case 5:
  2240. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_44P1KHZ;
  2241. break;
  2242. case 4:
  2243. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_32KHZ;
  2244. break;
  2245. case 3:
  2246. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_22P05KHZ;
  2247. break;
  2248. case 2:
  2249. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_16KHZ;
  2250. break;
  2251. case 1:
  2252. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_11P025KHZ;
  2253. break;
  2254. case 0:
  2255. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_8KHZ;
  2256. break;
  2257. default:
  2258. cdc_dma_tx_cfg[ch_num].sample_rate = SAMPLING_RATE_48KHZ;
  2259. break;
  2260. }
  2261. pr_debug("%s: control value = %ld, cdc_dma_tx_sample_rate = %d\n",
  2262. __func__, ucontrol->value.integer.value[0],
  2263. cdc_dma_tx_cfg[ch_num].sample_rate);
  2264. return 0;
  2265. }
  2266. static int cdc_dma_tx_format_get(struct snd_kcontrol *kcontrol,
  2267. struct snd_ctl_elem_value *ucontrol)
  2268. {
  2269. int ch_num = cdc_dma_get_port_idx(kcontrol);
  2270. if (ch_num < 0) {
  2271. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  2272. return ch_num;
  2273. }
  2274. switch (cdc_dma_tx_cfg[ch_num].bit_format) {
  2275. case SNDRV_PCM_FORMAT_S32_LE:
  2276. ucontrol->value.integer.value[0] = 3;
  2277. break;
  2278. case SNDRV_PCM_FORMAT_S24_3LE:
  2279. ucontrol->value.integer.value[0] = 2;
  2280. break;
  2281. case SNDRV_PCM_FORMAT_S24_LE:
  2282. ucontrol->value.integer.value[0] = 1;
  2283. break;
  2284. case SNDRV_PCM_FORMAT_S16_LE:
  2285. default:
  2286. ucontrol->value.integer.value[0] = 0;
  2287. break;
  2288. }
  2289. pr_debug("%s: cdc_dma_tx_format = %d, ucontrol value = %ld\n",
  2290. __func__, cdc_dma_tx_cfg[ch_num].bit_format,
  2291. ucontrol->value.integer.value[0]);
  2292. return 0;
  2293. }
  2294. static int cdc_dma_tx_format_put(struct snd_kcontrol *kcontrol,
  2295. struct snd_ctl_elem_value *ucontrol)
  2296. {
  2297. int rc = 0;
  2298. int ch_num = cdc_dma_get_port_idx(kcontrol);
  2299. if (ch_num < 0) {
  2300. pr_err("%s: ch_num: %d is invalid\n", __func__, ch_num);
  2301. return ch_num;
  2302. }
  2303. switch (ucontrol->value.integer.value[0]) {
  2304. case 3:
  2305. cdc_dma_tx_cfg[ch_num].bit_format = SNDRV_PCM_FORMAT_S32_LE;
  2306. break;
  2307. case 2:
  2308. cdc_dma_tx_cfg[ch_num].bit_format = SNDRV_PCM_FORMAT_S24_3LE;
  2309. break;
  2310. case 1:
  2311. cdc_dma_tx_cfg[ch_num].bit_format = SNDRV_PCM_FORMAT_S24_LE;
  2312. break;
  2313. case 0:
  2314. default:
  2315. cdc_dma_tx_cfg[ch_num].bit_format = SNDRV_PCM_FORMAT_S16_LE;
  2316. break;
  2317. }
  2318. pr_debug("%s: cdc_dma_tx_format = %d, ucontrol value = %ld\n",
  2319. __func__, cdc_dma_tx_cfg[ch_num].bit_format,
  2320. ucontrol->value.integer.value[0]);
  2321. return rc;
  2322. }
  2323. static int msm_cdc_dma_get_idx_from_beid(int32_t be_id)
  2324. {
  2325. int idx = 0;
  2326. switch (be_id) {
  2327. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_0:
  2328. idx = RX_CDC_DMA_RX_0;
  2329. break;
  2330. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_1:
  2331. idx = RX_CDC_DMA_RX_1;
  2332. break;
  2333. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_2:
  2334. idx = RX_CDC_DMA_RX_2;
  2335. break;
  2336. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_3:
  2337. idx = RX_CDC_DMA_RX_3;
  2338. break;
  2339. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_5:
  2340. idx = RX_CDC_DMA_RX_5;
  2341. break;
  2342. case MSM_BACKEND_DAI_TX_CDC_DMA_TX_0:
  2343. idx = TX_CDC_DMA_TX_0;
  2344. break;
  2345. case MSM_BACKEND_DAI_TX_CDC_DMA_TX_3:
  2346. idx = TX_CDC_DMA_TX_3;
  2347. break;
  2348. case MSM_BACKEND_DAI_TX_CDC_DMA_TX_4:
  2349. idx = TX_CDC_DMA_TX_4;
  2350. break;
  2351. case MSM_BACKEND_DAI_VA_CDC_DMA_TX_0:
  2352. idx = VA_CDC_DMA_TX_0;
  2353. break;
  2354. case MSM_BACKEND_DAI_VA_CDC_DMA_TX_1:
  2355. idx = VA_CDC_DMA_TX_1;
  2356. break;
  2357. case MSM_BACKEND_DAI_VA_CDC_DMA_TX_2:
  2358. idx = VA_CDC_DMA_TX_2;
  2359. break;
  2360. default:
  2361. idx = RX_CDC_DMA_RX_0;
  2362. break;
  2363. }
  2364. return idx;
  2365. }
  2366. static int msm_bt_sample_rate_get(struct snd_kcontrol *kcontrol,
  2367. struct snd_ctl_elem_value *ucontrol)
  2368. {
  2369. /*
  2370. * Slimbus_7_Rx/Tx sample rate values should always be in sync (same)
  2371. * when used for BT_SCO use case. Return either Rx or Tx sample rate
  2372. * value.
  2373. */
  2374. switch (slim_rx_cfg[SLIM_RX_7].sample_rate) {
  2375. case SAMPLING_RATE_96KHZ:
  2376. ucontrol->value.integer.value[0] = 5;
  2377. break;
  2378. case SAMPLING_RATE_88P2KHZ:
  2379. ucontrol->value.integer.value[0] = 4;
  2380. break;
  2381. case SAMPLING_RATE_48KHZ:
  2382. ucontrol->value.integer.value[0] = 3;
  2383. break;
  2384. case SAMPLING_RATE_44P1KHZ:
  2385. ucontrol->value.integer.value[0] = 2;
  2386. break;
  2387. case SAMPLING_RATE_16KHZ:
  2388. ucontrol->value.integer.value[0] = 1;
  2389. break;
  2390. case SAMPLING_RATE_8KHZ:
  2391. default:
  2392. ucontrol->value.integer.value[0] = 0;
  2393. break;
  2394. }
  2395. pr_debug("%s: sample rate = %d\n", __func__,
  2396. slim_rx_cfg[SLIM_RX_7].sample_rate);
  2397. return 0;
  2398. }
  2399. static int msm_bt_sample_rate_put(struct snd_kcontrol *kcontrol,
  2400. struct snd_ctl_elem_value *ucontrol)
  2401. {
  2402. switch (ucontrol->value.integer.value[0]) {
  2403. case 1:
  2404. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_16KHZ;
  2405. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_16KHZ;
  2406. break;
  2407. case 2:
  2408. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_44P1KHZ;
  2409. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_44P1KHZ;
  2410. break;
  2411. case 3:
  2412. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_48KHZ;
  2413. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_48KHZ;
  2414. break;
  2415. case 4:
  2416. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_88P2KHZ;
  2417. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_88P2KHZ;
  2418. break;
  2419. case 5:
  2420. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_96KHZ;
  2421. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_96KHZ;
  2422. break;
  2423. case 0:
  2424. default:
  2425. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_8KHZ;
  2426. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_8KHZ;
  2427. break;
  2428. }
  2429. pr_debug("%s: sample rates: slim7_rx = %d, slim7_tx = %d, value = %d\n",
  2430. __func__,
  2431. slim_rx_cfg[SLIM_RX_7].sample_rate,
  2432. slim_tx_cfg[SLIM_TX_7].sample_rate,
  2433. ucontrol->value.enumerated.item[0]);
  2434. return 0;
  2435. }
  2436. static int msm_bt_sample_rate_rx_get(struct snd_kcontrol *kcontrol,
  2437. struct snd_ctl_elem_value *ucontrol)
  2438. {
  2439. switch (slim_rx_cfg[SLIM_RX_7].sample_rate) {
  2440. case SAMPLING_RATE_96KHZ:
  2441. ucontrol->value.integer.value[0] = 5;
  2442. break;
  2443. case SAMPLING_RATE_88P2KHZ:
  2444. ucontrol->value.integer.value[0] = 4;
  2445. break;
  2446. case SAMPLING_RATE_48KHZ:
  2447. ucontrol->value.integer.value[0] = 3;
  2448. break;
  2449. case SAMPLING_RATE_44P1KHZ:
  2450. ucontrol->value.integer.value[0] = 2;
  2451. break;
  2452. case SAMPLING_RATE_16KHZ:
  2453. ucontrol->value.integer.value[0] = 1;
  2454. break;
  2455. case SAMPLING_RATE_8KHZ:
  2456. default:
  2457. ucontrol->value.integer.value[0] = 0;
  2458. break;
  2459. }
  2460. pr_debug("%s: sample rate rx = %d\n", __func__,
  2461. slim_rx_cfg[SLIM_RX_7].sample_rate);
  2462. return 0;
  2463. }
  2464. static int msm_bt_sample_rate_rx_put(struct snd_kcontrol *kcontrol,
  2465. struct snd_ctl_elem_value *ucontrol)
  2466. {
  2467. switch (ucontrol->value.integer.value[0]) {
  2468. case 1:
  2469. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_16KHZ;
  2470. break;
  2471. case 2:
  2472. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_44P1KHZ;
  2473. break;
  2474. case 3:
  2475. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_48KHZ;
  2476. break;
  2477. case 4:
  2478. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_88P2KHZ;
  2479. break;
  2480. case 5:
  2481. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_96KHZ;
  2482. break;
  2483. case 0:
  2484. default:
  2485. slim_rx_cfg[SLIM_RX_7].sample_rate = SAMPLING_RATE_8KHZ;
  2486. break;
  2487. }
  2488. pr_debug("%s: sample rate: slim7_rx = %d, value = %d\n",
  2489. __func__,
  2490. slim_rx_cfg[SLIM_RX_7].sample_rate,
  2491. ucontrol->value.enumerated.item[0]);
  2492. return 0;
  2493. }
  2494. static int msm_bt_sample_rate_tx_get(struct snd_kcontrol *kcontrol,
  2495. struct snd_ctl_elem_value *ucontrol)
  2496. {
  2497. switch (slim_tx_cfg[SLIM_TX_7].sample_rate) {
  2498. case SAMPLING_RATE_96KHZ:
  2499. ucontrol->value.integer.value[0] = 5;
  2500. break;
  2501. case SAMPLING_RATE_88P2KHZ:
  2502. ucontrol->value.integer.value[0] = 4;
  2503. break;
  2504. case SAMPLING_RATE_48KHZ:
  2505. ucontrol->value.integer.value[0] = 3;
  2506. break;
  2507. case SAMPLING_RATE_44P1KHZ:
  2508. ucontrol->value.integer.value[0] = 2;
  2509. break;
  2510. case SAMPLING_RATE_16KHZ:
  2511. ucontrol->value.integer.value[0] = 1;
  2512. break;
  2513. case SAMPLING_RATE_8KHZ:
  2514. default:
  2515. ucontrol->value.integer.value[0] = 0;
  2516. break;
  2517. }
  2518. pr_debug("%s: sample rate tx = %d\n", __func__,
  2519. slim_tx_cfg[SLIM_TX_7].sample_rate);
  2520. return 0;
  2521. }
  2522. static int msm_bt_sample_rate_tx_put(struct snd_kcontrol *kcontrol,
  2523. struct snd_ctl_elem_value *ucontrol)
  2524. {
  2525. switch (ucontrol->value.integer.value[0]) {
  2526. case 1:
  2527. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_16KHZ;
  2528. break;
  2529. case 2:
  2530. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_44P1KHZ;
  2531. break;
  2532. case 3:
  2533. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_48KHZ;
  2534. break;
  2535. case 4:
  2536. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_88P2KHZ;
  2537. break;
  2538. case 5:
  2539. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_96KHZ;
  2540. break;
  2541. case 0:
  2542. default:
  2543. slim_tx_cfg[SLIM_TX_7].sample_rate = SAMPLING_RATE_8KHZ;
  2544. break;
  2545. }
  2546. pr_debug("%s: sample rate: slim7_tx = %d, value = %d\n",
  2547. __func__,
  2548. slim_tx_cfg[SLIM_TX_7].sample_rate,
  2549. ucontrol->value.enumerated.item[0]);
  2550. return 0;
  2551. }
  2552. static const struct snd_kcontrol_new msm_int_snd_controls[] = {
  2553. SOC_ENUM_EXT("RX_CDC_DMA_RX_0 Channels", rx_cdc_dma_rx_0_chs,
  2554. cdc_dma_rx_ch_get, cdc_dma_rx_ch_put),
  2555. SOC_ENUM_EXT("RX_CDC_DMA_RX_1 Channels", rx_cdc_dma_rx_1_chs,
  2556. cdc_dma_rx_ch_get, cdc_dma_rx_ch_put),
  2557. SOC_ENUM_EXT("RX_CDC_DMA_RX_2 Channels", rx_cdc_dma_rx_2_chs,
  2558. cdc_dma_rx_ch_get, cdc_dma_rx_ch_put),
  2559. SOC_ENUM_EXT("RX_CDC_DMA_RX_3 Channels", rx_cdc_dma_rx_3_chs,
  2560. cdc_dma_rx_ch_get, cdc_dma_rx_ch_put),
  2561. SOC_ENUM_EXT("RX_CDC_DMA_RX_5 Channels", rx_cdc_dma_rx_5_chs,
  2562. cdc_dma_rx_ch_get, cdc_dma_rx_ch_put),
  2563. SOC_ENUM_EXT("TX_CDC_DMA_TX_0 Channels", tx_cdc_dma_tx_0_chs,
  2564. cdc_dma_tx_ch_get, cdc_dma_tx_ch_put),
  2565. SOC_ENUM_EXT("TX_CDC_DMA_TX_3 Channels", tx_cdc_dma_tx_3_chs,
  2566. cdc_dma_tx_ch_get, cdc_dma_tx_ch_put),
  2567. SOC_ENUM_EXT("TX_CDC_DMA_TX_4 Channels", tx_cdc_dma_tx_4_chs,
  2568. cdc_dma_tx_ch_get, cdc_dma_tx_ch_put),
  2569. SOC_ENUM_EXT("VA_CDC_DMA_TX_0 Channels", va_cdc_dma_tx_0_chs,
  2570. cdc_dma_tx_ch_get, cdc_dma_tx_ch_put),
  2571. SOC_ENUM_EXT("VA_CDC_DMA_TX_1 Channels", va_cdc_dma_tx_1_chs,
  2572. cdc_dma_tx_ch_get, cdc_dma_tx_ch_put),
  2573. SOC_ENUM_EXT("VA_CDC_DMA_TX_2 Channels", va_cdc_dma_tx_2_chs,
  2574. cdc_dma_tx_ch_get, cdc_dma_tx_ch_put),
  2575. SOC_ENUM_EXT("RX_CDC_DMA_RX_0 Format", rx_cdc_dma_rx_0_format,
  2576. cdc_dma_rx_format_get, cdc_dma_rx_format_put),
  2577. SOC_ENUM_EXT("RX_CDC_DMA_RX_1 Format", rx_cdc_dma_rx_1_format,
  2578. cdc_dma_rx_format_get, cdc_dma_rx_format_put),
  2579. SOC_ENUM_EXT("RX_CDC_DMA_RX_2 Format", rx_cdc_dma_rx_2_format,
  2580. cdc_dma_rx_format_get, cdc_dma_rx_format_put),
  2581. SOC_ENUM_EXT("RX_CDC_DMA_RX_3 Format", rx_cdc_dma_rx_3_format,
  2582. cdc_dma_rx_format_get, cdc_dma_rx_format_put),
  2583. SOC_ENUM_EXT("RX_CDC_DMA_RX_5 Format", rx_cdc_dma_rx_5_format,
  2584. cdc_dma_rx_format_get, cdc_dma_rx_format_put),
  2585. SOC_ENUM_EXT("TX_CDC_DMA_TX_0 Format", tx_cdc_dma_tx_0_format,
  2586. cdc_dma_tx_format_get, cdc_dma_tx_format_put),
  2587. SOC_ENUM_EXT("TX_CDC_DMA_TX_3 Format", tx_cdc_dma_tx_3_format,
  2588. cdc_dma_tx_format_get, cdc_dma_tx_format_put),
  2589. SOC_ENUM_EXT("TX_CDC_DMA_TX_4 Format", tx_cdc_dma_tx_4_format,
  2590. cdc_dma_tx_format_get, cdc_dma_tx_format_put),
  2591. SOC_ENUM_EXT("VA_CDC_DMA_TX_0 Format", va_cdc_dma_tx_0_format,
  2592. cdc_dma_tx_format_get, cdc_dma_tx_format_put),
  2593. SOC_ENUM_EXT("VA_CDC_DMA_TX_1 Format", va_cdc_dma_tx_1_format,
  2594. cdc_dma_tx_format_get, cdc_dma_tx_format_put),
  2595. SOC_ENUM_EXT("VA_CDC_DMA_TX_2 Format", va_cdc_dma_tx_2_format,
  2596. cdc_dma_tx_format_get, cdc_dma_tx_format_put),
  2597. SOC_ENUM_EXT("RX_CDC_DMA_RX_0 SampleRate",
  2598. rx_cdc_dma_rx_0_sample_rate,
  2599. cdc_dma_rx_sample_rate_get,
  2600. cdc_dma_rx_sample_rate_put),
  2601. SOC_ENUM_EXT("RX_CDC_DMA_RX_1 SampleRate",
  2602. rx_cdc_dma_rx_1_sample_rate,
  2603. cdc_dma_rx_sample_rate_get,
  2604. cdc_dma_rx_sample_rate_put),
  2605. SOC_ENUM_EXT("RX_CDC_DMA_RX_2 SampleRate",
  2606. rx_cdc_dma_rx_2_sample_rate,
  2607. cdc_dma_rx_sample_rate_get,
  2608. cdc_dma_rx_sample_rate_put),
  2609. SOC_ENUM_EXT("RX_CDC_DMA_RX_3 SampleRate",
  2610. rx_cdc_dma_rx_3_sample_rate,
  2611. cdc_dma_rx_sample_rate_get,
  2612. cdc_dma_rx_sample_rate_put),
  2613. SOC_ENUM_EXT("RX_CDC_DMA_RX_5 SampleRate",
  2614. rx_cdc_dma_rx_5_sample_rate,
  2615. cdc_dma_rx_sample_rate_get,
  2616. cdc_dma_rx_sample_rate_put),
  2617. SOC_ENUM_EXT("TX_CDC_DMA_TX_0 SampleRate",
  2618. tx_cdc_dma_tx_0_sample_rate,
  2619. cdc_dma_tx_sample_rate_get,
  2620. cdc_dma_tx_sample_rate_put),
  2621. SOC_ENUM_EXT("TX_CDC_DMA_TX_3 SampleRate",
  2622. tx_cdc_dma_tx_3_sample_rate,
  2623. cdc_dma_tx_sample_rate_get,
  2624. cdc_dma_tx_sample_rate_put),
  2625. SOC_ENUM_EXT("TX_CDC_DMA_TX_4 SampleRate",
  2626. tx_cdc_dma_tx_4_sample_rate,
  2627. cdc_dma_tx_sample_rate_get,
  2628. cdc_dma_tx_sample_rate_put),
  2629. SOC_ENUM_EXT("VA_CDC_DMA_TX_0 SampleRate",
  2630. va_cdc_dma_tx_0_sample_rate,
  2631. cdc_dma_tx_sample_rate_get,
  2632. cdc_dma_tx_sample_rate_put),
  2633. SOC_ENUM_EXT("VA_CDC_DMA_TX_1 SampleRate",
  2634. va_cdc_dma_tx_1_sample_rate,
  2635. cdc_dma_tx_sample_rate_get,
  2636. cdc_dma_tx_sample_rate_put),
  2637. SOC_ENUM_EXT("VA_CDC_DMA_TX_2 SampleRate",
  2638. va_cdc_dma_tx_2_sample_rate,
  2639. cdc_dma_tx_sample_rate_get,
  2640. cdc_dma_tx_sample_rate_put),
  2641. };
  2642. static const struct snd_kcontrol_new msm_common_snd_controls[] = {
  2643. SOC_ENUM_EXT("USB_AUDIO_RX SampleRate", usb_rx_sample_rate,
  2644. usb_audio_rx_sample_rate_get,
  2645. usb_audio_rx_sample_rate_put),
  2646. SOC_ENUM_EXT("USB_AUDIO_TX SampleRate", usb_tx_sample_rate,
  2647. usb_audio_tx_sample_rate_get,
  2648. usb_audio_tx_sample_rate_put),
  2649. SOC_ENUM_EXT("USB_AUDIO_RX Format", usb_rx_format,
  2650. usb_audio_rx_format_get, usb_audio_rx_format_put),
  2651. SOC_ENUM_EXT("USB_AUDIO_TX Format", usb_tx_format,
  2652. usb_audio_tx_format_get, usb_audio_tx_format_put),
  2653. SOC_ENUM_EXT("USB_AUDIO_RX Channels", usb_rx_chs,
  2654. usb_audio_rx_ch_get, usb_audio_rx_ch_put),
  2655. SOC_ENUM_EXT("USB_AUDIO_TX Channels", usb_tx_chs,
  2656. usb_audio_tx_ch_get, usb_audio_tx_ch_put),
  2657. SOC_ENUM_EXT("PROXY_RX Channels", proxy_rx_chs,
  2658. proxy_rx_ch_get, proxy_rx_ch_put),
  2659. SOC_ENUM_EXT("BT SampleRate", bt_sample_rate,
  2660. msm_bt_sample_rate_get,
  2661. msm_bt_sample_rate_put),
  2662. SOC_ENUM_EXT("BT SampleRate RX", bt_sample_rate_rx,
  2663. msm_bt_sample_rate_rx_get,
  2664. msm_bt_sample_rate_rx_put),
  2665. SOC_ENUM_EXT("BT SampleRate TX", bt_sample_rate_tx,
  2666. msm_bt_sample_rate_tx_get,
  2667. msm_bt_sample_rate_tx_put),
  2668. SOC_ENUM_EXT("AFE_LOOPBACK_TX Channels", afe_loopback_tx_chs,
  2669. afe_loopback_tx_ch_get, afe_loopback_tx_ch_put),
  2670. SOC_ENUM_EXT("VI_FEED_TX Channels", vi_feed_tx_chs,
  2671. msm_vi_feed_tx_ch_get, msm_vi_feed_tx_ch_put),
  2672. };
  2673. static const struct snd_kcontrol_new msm_tdm_snd_controls[] = {
  2674. SOC_ENUM_EXT("PRI_TDM_RX_0 SampleRate", tdm_rx_sample_rate,
  2675. tdm_rx_sample_rate_get,
  2676. tdm_rx_sample_rate_put),
  2677. SOC_ENUM_EXT("SEC_TDM_RX_0 SampleRate", tdm_rx_sample_rate,
  2678. tdm_rx_sample_rate_get,
  2679. tdm_rx_sample_rate_put),
  2680. SOC_ENUM_EXT("TERT_TDM_RX_0 SampleRate", tdm_rx_sample_rate,
  2681. tdm_rx_sample_rate_get,
  2682. tdm_rx_sample_rate_put),
  2683. SOC_ENUM_EXT("QUAT_TDM_RX_0 SampleRate", tdm_rx_sample_rate,
  2684. tdm_rx_sample_rate_get,
  2685. tdm_rx_sample_rate_put),
  2686. SOC_ENUM_EXT("PRI_TDM_TX_0 SampleRate", tdm_tx_sample_rate,
  2687. tdm_tx_sample_rate_get,
  2688. tdm_tx_sample_rate_put),
  2689. SOC_ENUM_EXT("SEC_TDM_TX_0 SampleRate", tdm_tx_sample_rate,
  2690. tdm_tx_sample_rate_get,
  2691. tdm_tx_sample_rate_put),
  2692. SOC_ENUM_EXT("TERT_TDM_TX_0 SampleRate", tdm_tx_sample_rate,
  2693. tdm_tx_sample_rate_get,
  2694. tdm_tx_sample_rate_put),
  2695. SOC_ENUM_EXT("QUAT_TDM_TX_0 SampleRate", tdm_tx_sample_rate,
  2696. tdm_tx_sample_rate_get,
  2697. tdm_tx_sample_rate_put),
  2698. SOC_ENUM_EXT("PRI_TDM_RX_0 Format", tdm_rx_format,
  2699. tdm_rx_format_get,
  2700. tdm_rx_format_put),
  2701. SOC_ENUM_EXT("SEC_TDM_RX_0 Format", tdm_rx_format,
  2702. tdm_rx_format_get,
  2703. tdm_rx_format_put),
  2704. SOC_ENUM_EXT("TERT_TDM_RX_0 Format", tdm_rx_format,
  2705. tdm_rx_format_get,
  2706. tdm_rx_format_put),
  2707. SOC_ENUM_EXT("QUAT_TDM_RX_0 Format", tdm_rx_format,
  2708. tdm_rx_format_get,
  2709. tdm_rx_format_put),
  2710. SOC_ENUM_EXT("PRI_TDM_TX_0 Format", tdm_tx_format,
  2711. tdm_tx_format_get,
  2712. tdm_tx_format_put),
  2713. SOC_ENUM_EXT("SEC_TDM_TX_0 Format", tdm_tx_format,
  2714. tdm_tx_format_get,
  2715. tdm_tx_format_put),
  2716. SOC_ENUM_EXT("TERT_TDM_TX_0 Format", tdm_tx_format,
  2717. tdm_tx_format_get,
  2718. tdm_tx_format_put),
  2719. SOC_ENUM_EXT("QUAT_TDM_TX_0 Format", tdm_tx_format,
  2720. tdm_tx_format_get,
  2721. tdm_tx_format_put),
  2722. SOC_ENUM_EXT("PRI_TDM_RX_0 Channels", tdm_rx_chs,
  2723. tdm_rx_ch_get,
  2724. tdm_rx_ch_put),
  2725. SOC_ENUM_EXT("SEC_TDM_RX_0 Channels", tdm_rx_chs,
  2726. tdm_rx_ch_get,
  2727. tdm_rx_ch_put),
  2728. SOC_ENUM_EXT("TERT_TDM_RX_0 Channels", tdm_rx_chs,
  2729. tdm_rx_ch_get,
  2730. tdm_rx_ch_put),
  2731. SOC_ENUM_EXT("QUAT_TDM_RX_0 Channels", tdm_rx_chs,
  2732. tdm_rx_ch_get,
  2733. tdm_rx_ch_put),
  2734. SOC_ENUM_EXT("PRI_TDM_TX_0 Channels", tdm_tx_chs,
  2735. tdm_tx_ch_get,
  2736. tdm_tx_ch_put),
  2737. SOC_ENUM_EXT("SEC_TDM_TX_0 Channels", tdm_tx_chs,
  2738. tdm_tx_ch_get,
  2739. tdm_tx_ch_put),
  2740. SOC_ENUM_EXT("TERT_TDM_TX_0 Channels", tdm_tx_chs,
  2741. tdm_tx_ch_get,
  2742. tdm_tx_ch_put),
  2743. SOC_ENUM_EXT("QUAT_TDM_TX_0 Channels", tdm_tx_chs,
  2744. tdm_tx_ch_get,
  2745. tdm_tx_ch_put),
  2746. };
  2747. static const struct snd_kcontrol_new msm_auxpcm_snd_controls[] = {
  2748. SOC_ENUM_EXT("PRIM_AUX_PCM_RX SampleRate", prim_aux_pcm_rx_sample_rate,
  2749. aux_pcm_rx_sample_rate_get,
  2750. aux_pcm_rx_sample_rate_put),
  2751. SOC_ENUM_EXT("SEC_AUX_PCM_RX SampleRate", sec_aux_pcm_rx_sample_rate,
  2752. aux_pcm_rx_sample_rate_get,
  2753. aux_pcm_rx_sample_rate_put),
  2754. SOC_ENUM_EXT("TERT_AUX_PCM_RX SampleRate", tert_aux_pcm_rx_sample_rate,
  2755. aux_pcm_rx_sample_rate_get,
  2756. aux_pcm_rx_sample_rate_put),
  2757. SOC_ENUM_EXT("QUAT_AUX_PCM_RX SampleRate", quat_aux_pcm_rx_sample_rate,
  2758. aux_pcm_rx_sample_rate_get,
  2759. aux_pcm_rx_sample_rate_put),
  2760. SOC_ENUM_EXT("PRIM_AUX_PCM_TX SampleRate", prim_aux_pcm_tx_sample_rate,
  2761. aux_pcm_tx_sample_rate_get,
  2762. aux_pcm_tx_sample_rate_put),
  2763. SOC_ENUM_EXT("SEC_AUX_PCM_TX SampleRate", sec_aux_pcm_tx_sample_rate,
  2764. aux_pcm_tx_sample_rate_get,
  2765. aux_pcm_tx_sample_rate_put),
  2766. SOC_ENUM_EXT("TERT_AUX_PCM_TX SampleRate", tert_aux_pcm_tx_sample_rate,
  2767. aux_pcm_tx_sample_rate_get,
  2768. aux_pcm_tx_sample_rate_put),
  2769. SOC_ENUM_EXT("QUAT_AUX_PCM_TX SampleRate", quat_aux_pcm_tx_sample_rate,
  2770. aux_pcm_tx_sample_rate_get,
  2771. aux_pcm_tx_sample_rate_put),
  2772. SOC_ENUM_EXT("PRIM_AUX_PCM_RX Format", aux_pcm_rx_format,
  2773. msm_aux_pcm_rx_format_get, msm_aux_pcm_rx_format_put),
  2774. SOC_ENUM_EXT("SEC_AUX_PCM_RX Format", aux_pcm_rx_format,
  2775. msm_aux_pcm_rx_format_get, msm_aux_pcm_rx_format_put),
  2776. SOC_ENUM_EXT("TERT_AUX_PCM_RX Format", aux_pcm_rx_format,
  2777. msm_aux_pcm_rx_format_get, msm_aux_pcm_rx_format_put),
  2778. SOC_ENUM_EXT("QUAT_AUX_PCM_RX Format", aux_pcm_rx_format,
  2779. msm_aux_pcm_rx_format_get, msm_aux_pcm_rx_format_put),
  2780. SOC_ENUM_EXT("PRIM_AUX_PCM_TX Format", aux_pcm_tx_format,
  2781. msm_aux_pcm_tx_format_get, msm_aux_pcm_tx_format_put),
  2782. SOC_ENUM_EXT("SEC_AUX_PCM_TX Format", aux_pcm_tx_format,
  2783. msm_aux_pcm_tx_format_get, msm_aux_pcm_tx_format_put),
  2784. SOC_ENUM_EXT("TERT_AUX_PCM_TX Format", aux_pcm_tx_format,
  2785. msm_aux_pcm_tx_format_get, msm_aux_pcm_tx_format_put),
  2786. SOC_ENUM_EXT("QUAT_AUX_PCM_TX Format", aux_pcm_tx_format,
  2787. msm_aux_pcm_tx_format_get, msm_aux_pcm_tx_format_put),
  2788. };
  2789. static const struct snd_kcontrol_new msm_mi2s_snd_controls[] = {
  2790. SOC_ENUM_EXT("PRIM_MI2S_RX SampleRate", prim_mi2s_rx_sample_rate,
  2791. mi2s_rx_sample_rate_get,
  2792. mi2s_rx_sample_rate_put),
  2793. SOC_ENUM_EXT("SEC_MI2S_RX SampleRate", sec_mi2s_rx_sample_rate,
  2794. mi2s_rx_sample_rate_get,
  2795. mi2s_rx_sample_rate_put),
  2796. SOC_ENUM_EXT("TERT_MI2S_RX SampleRate", tert_mi2s_rx_sample_rate,
  2797. mi2s_rx_sample_rate_get,
  2798. mi2s_rx_sample_rate_put),
  2799. SOC_ENUM_EXT("QUAT_MI2S_RX SampleRate", quat_mi2s_rx_sample_rate,
  2800. mi2s_rx_sample_rate_get,
  2801. mi2s_tx_sample_rate_put),
  2802. SOC_ENUM_EXT("SEC_MI2S_TX SampleRate", sec_mi2s_tx_sample_rate,
  2803. mi2s_tx_sample_rate_get,
  2804. mi2s_tx_sample_rate_put),
  2805. SOC_ENUM_EXT("TERT_MI2S_TX SampleRate", tert_mi2s_tx_sample_rate,
  2806. mi2s_tx_sample_rate_get,
  2807. mi2s_tx_sample_rate_put),
  2808. SOC_ENUM_EXT("QUAT_MI2S_TX SampleRate", quat_mi2s_tx_sample_rate,
  2809. mi2s_tx_sample_rate_get,
  2810. mi2s_tx_sample_rate_put),
  2811. SOC_ENUM_EXT("PRIM_MI2S_RX Format", mi2s_rx_format,
  2812. msm_mi2s_rx_format_get, msm_mi2s_rx_format_put),
  2813. SOC_ENUM_EXT("SEC_MI2S_RX Format", mi2s_rx_format,
  2814. msm_mi2s_rx_format_get, msm_mi2s_rx_format_put),
  2815. SOC_ENUM_EXT("TERT_MI2S_RX Format", mi2s_rx_format,
  2816. msm_mi2s_rx_format_get, msm_mi2s_rx_format_put),
  2817. SOC_ENUM_EXT("QUAT_MI2S_RX Format", mi2s_rx_format,
  2818. msm_mi2s_rx_format_get, msm_mi2s_rx_format_put),
  2819. SOC_ENUM_EXT("PRIM_MI2S_TX Format", mi2s_tx_format,
  2820. msm_mi2s_tx_format_get, msm_mi2s_tx_format_put),
  2821. SOC_ENUM_EXT("SEC_MI2S_TX Format", mi2s_tx_format,
  2822. msm_mi2s_tx_format_get, msm_mi2s_tx_format_put),
  2823. SOC_ENUM_EXT("TERT_MI2S_TX Format", mi2s_tx_format,
  2824. msm_mi2s_tx_format_get, msm_mi2s_tx_format_put),
  2825. SOC_ENUM_EXT("QUAT_MI2S_TX Format", mi2s_tx_format,
  2826. msm_mi2s_tx_format_get, msm_mi2s_tx_format_put),
  2827. SOC_ENUM_EXT("PRIM_MI2S_RX Channels", prim_mi2s_rx_chs,
  2828. msm_mi2s_rx_ch_get, msm_mi2s_rx_ch_put),
  2829. SOC_ENUM_EXT("SEC_MI2S_RX Channels", sec_mi2s_rx_chs,
  2830. msm_mi2s_rx_ch_get, msm_mi2s_rx_ch_put),
  2831. SOC_ENUM_EXT("TERT_MI2S_RX Channels", tert_mi2s_rx_chs,
  2832. msm_mi2s_rx_ch_get, msm_mi2s_rx_ch_put),
  2833. SOC_ENUM_EXT("QUAT_MI2S_RX Channels", quat_mi2s_rx_chs,
  2834. msm_mi2s_rx_ch_get, msm_mi2s_rx_ch_put),
  2835. SOC_ENUM_EXT("PRIM_MI2S_TX Channels", prim_mi2s_tx_chs,
  2836. msm_mi2s_tx_ch_get, msm_mi2s_tx_ch_put),
  2837. SOC_ENUM_EXT("SEC_MI2S_TX Channels", sec_mi2s_tx_chs,
  2838. msm_mi2s_tx_ch_get, msm_mi2s_tx_ch_put),
  2839. SOC_ENUM_EXT("TERT_MI2S_TX Channels", tert_mi2s_tx_chs,
  2840. msm_mi2s_tx_ch_get, msm_mi2s_tx_ch_put),
  2841. SOC_ENUM_EXT("QUAT_MI2S_TX Channels", quat_mi2s_tx_chs,
  2842. msm_mi2s_tx_ch_get, msm_mi2s_tx_ch_put),
  2843. };
  2844. static const struct snd_kcontrol_new msm_snd_controls[] = {
  2845. SOC_ENUM_EXT("PRIM_AUX_PCM_RX Format", aux_pcm_rx_format,
  2846. msm_aux_pcm_rx_format_get, msm_aux_pcm_rx_format_put),
  2847. SOC_ENUM_EXT("PRIM_AUX_PCM_TX Format", aux_pcm_tx_format,
  2848. msm_aux_pcm_tx_format_get, msm_aux_pcm_tx_format_put),
  2849. SOC_ENUM_EXT("PRIM_AUX_PCM_RX SampleRate", prim_aux_pcm_rx_sample_rate,
  2850. aux_pcm_rx_sample_rate_get,
  2851. aux_pcm_rx_sample_rate_put),
  2852. SOC_ENUM_EXT("PRIM_AUX_PCM_TX SampleRate", prim_aux_pcm_tx_sample_rate,
  2853. aux_pcm_tx_sample_rate_get,
  2854. aux_pcm_tx_sample_rate_put),
  2855. };
  2856. static int bengal_send_island_va_config(int32_t be_id)
  2857. {
  2858. int rc = 0;
  2859. int port_id = 0xFFFF;
  2860. port_id = msm_get_port_id(be_id);
  2861. if (port_id < 0) {
  2862. pr_err("%s: Invalid island interface, be_id: %d\n",
  2863. __func__, be_id);
  2864. rc = -EINVAL;
  2865. } else {
  2866. /*
  2867. * send island mode config
  2868. * This should be the first configuration
  2869. */
  2870. rc = afe_send_port_island_mode(port_id);
  2871. if (rc)
  2872. pr_err("%s: afe send island mode failed %d\n",
  2873. __func__, rc);
  2874. }
  2875. return rc;
  2876. }
  2877. static int msm_be_hw_params_fixup(struct snd_soc_pcm_runtime *rtd,
  2878. struct snd_pcm_hw_params *params)
  2879. {
  2880. struct snd_soc_dai_link *dai_link = rtd->dai_link;
  2881. struct snd_interval *rate = hw_param_interval(params,
  2882. SNDRV_PCM_HW_PARAM_RATE);
  2883. struct snd_interval *channels = hw_param_interval(params,
  2884. SNDRV_PCM_HW_PARAM_CHANNELS);
  2885. int idx = 0;
  2886. pr_debug("%s: format = %d, rate = %d\n",
  2887. __func__, params_format(params), params_rate(params));
  2888. switch (dai_link->id) {
  2889. case MSM_BACKEND_DAI_USB_RX:
  2890. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2891. usb_rx_cfg.bit_format);
  2892. rate->min = rate->max = usb_rx_cfg.sample_rate;
  2893. channels->min = channels->max = usb_rx_cfg.channels;
  2894. break;
  2895. case MSM_BACKEND_DAI_USB_TX:
  2896. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2897. usb_tx_cfg.bit_format);
  2898. rate->min = rate->max = usb_tx_cfg.sample_rate;
  2899. channels->min = channels->max = usb_tx_cfg.channels;
  2900. break;
  2901. case MSM_BACKEND_DAI_AFE_PCM_RX:
  2902. channels->min = channels->max = proxy_rx_cfg.channels;
  2903. rate->min = rate->max = SAMPLING_RATE_48KHZ;
  2904. break;
  2905. case MSM_BACKEND_DAI_PRI_TDM_RX_0:
  2906. channels->min = channels->max =
  2907. tdm_rx_cfg[TDM_PRI][TDM_0].channels;
  2908. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2909. tdm_rx_cfg[TDM_PRI][TDM_0].bit_format);
  2910. rate->min = rate->max = tdm_rx_cfg[TDM_PRI][TDM_0].sample_rate;
  2911. break;
  2912. case MSM_BACKEND_DAI_PRI_TDM_TX_0:
  2913. channels->min = channels->max =
  2914. tdm_tx_cfg[TDM_PRI][TDM_0].channels;
  2915. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2916. tdm_tx_cfg[TDM_PRI][TDM_0].bit_format);
  2917. rate->min = rate->max = tdm_tx_cfg[TDM_PRI][TDM_0].sample_rate;
  2918. break;
  2919. case MSM_BACKEND_DAI_SEC_TDM_RX_0:
  2920. channels->min = channels->max =
  2921. tdm_rx_cfg[TDM_SEC][TDM_0].channels;
  2922. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2923. tdm_rx_cfg[TDM_SEC][TDM_0].bit_format);
  2924. rate->min = rate->max = tdm_rx_cfg[TDM_SEC][TDM_0].sample_rate;
  2925. break;
  2926. case MSM_BACKEND_DAI_SEC_TDM_TX_0:
  2927. channels->min = channels->max =
  2928. tdm_tx_cfg[TDM_SEC][TDM_0].channels;
  2929. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2930. tdm_tx_cfg[TDM_SEC][TDM_0].bit_format);
  2931. rate->min = rate->max = tdm_tx_cfg[TDM_SEC][TDM_0].sample_rate;
  2932. break;
  2933. case MSM_BACKEND_DAI_TERT_TDM_RX_0:
  2934. channels->min = channels->max =
  2935. tdm_rx_cfg[TDM_TERT][TDM_0].channels;
  2936. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2937. tdm_rx_cfg[TDM_TERT][TDM_0].bit_format);
  2938. rate->min = rate->max = tdm_rx_cfg[TDM_TERT][TDM_0].sample_rate;
  2939. break;
  2940. case MSM_BACKEND_DAI_TERT_TDM_TX_0:
  2941. channels->min = channels->max =
  2942. tdm_tx_cfg[TDM_TERT][TDM_0].channels;
  2943. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2944. tdm_tx_cfg[TDM_TERT][TDM_0].bit_format);
  2945. rate->min = rate->max = tdm_tx_cfg[TDM_TERT][TDM_0].sample_rate;
  2946. break;
  2947. case MSM_BACKEND_DAI_QUAT_TDM_RX_0:
  2948. channels->min = channels->max =
  2949. tdm_rx_cfg[TDM_QUAT][TDM_0].channels;
  2950. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2951. tdm_rx_cfg[TDM_QUAT][TDM_0].bit_format);
  2952. rate->min = rate->max = tdm_rx_cfg[TDM_QUAT][TDM_0].sample_rate;
  2953. break;
  2954. case MSM_BACKEND_DAI_QUAT_TDM_TX_0:
  2955. channels->min = channels->max =
  2956. tdm_tx_cfg[TDM_QUAT][TDM_0].channels;
  2957. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2958. tdm_tx_cfg[TDM_QUAT][TDM_0].bit_format);
  2959. rate->min = rate->max = tdm_tx_cfg[TDM_QUAT][TDM_0].sample_rate;
  2960. break;
  2961. case MSM_BACKEND_DAI_AUXPCM_RX:
  2962. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2963. aux_pcm_rx_cfg[PRIM_AUX_PCM].bit_format);
  2964. rate->min = rate->max =
  2965. aux_pcm_rx_cfg[PRIM_AUX_PCM].sample_rate;
  2966. channels->min = channels->max =
  2967. aux_pcm_rx_cfg[PRIM_AUX_PCM].channels;
  2968. break;
  2969. case MSM_BACKEND_DAI_AUXPCM_TX:
  2970. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2971. aux_pcm_tx_cfg[PRIM_AUX_PCM].bit_format);
  2972. rate->min = rate->max =
  2973. aux_pcm_tx_cfg[PRIM_AUX_PCM].sample_rate;
  2974. channels->min = channels->max =
  2975. aux_pcm_tx_cfg[PRIM_AUX_PCM].channels;
  2976. break;
  2977. case MSM_BACKEND_DAI_SEC_AUXPCM_RX:
  2978. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2979. aux_pcm_rx_cfg[SEC_AUX_PCM].bit_format);
  2980. rate->min = rate->max =
  2981. aux_pcm_rx_cfg[SEC_AUX_PCM].sample_rate;
  2982. channels->min = channels->max =
  2983. aux_pcm_rx_cfg[SEC_AUX_PCM].channels;
  2984. break;
  2985. case MSM_BACKEND_DAI_SEC_AUXPCM_TX:
  2986. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2987. aux_pcm_tx_cfg[SEC_AUX_PCM].bit_format);
  2988. rate->min = rate->max =
  2989. aux_pcm_tx_cfg[SEC_AUX_PCM].sample_rate;
  2990. channels->min = channels->max =
  2991. aux_pcm_tx_cfg[SEC_AUX_PCM].channels;
  2992. break;
  2993. case MSM_BACKEND_DAI_TERT_AUXPCM_RX:
  2994. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  2995. aux_pcm_rx_cfg[TERT_AUX_PCM].bit_format);
  2996. rate->min = rate->max =
  2997. aux_pcm_rx_cfg[TERT_AUX_PCM].sample_rate;
  2998. channels->min = channels->max =
  2999. aux_pcm_rx_cfg[TERT_AUX_PCM].channels;
  3000. break;
  3001. case MSM_BACKEND_DAI_TERT_AUXPCM_TX:
  3002. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3003. aux_pcm_tx_cfg[TERT_AUX_PCM].bit_format);
  3004. rate->min = rate->max =
  3005. aux_pcm_tx_cfg[TERT_AUX_PCM].sample_rate;
  3006. channels->min = channels->max =
  3007. aux_pcm_tx_cfg[TERT_AUX_PCM].channels;
  3008. break;
  3009. case MSM_BACKEND_DAI_QUAT_AUXPCM_RX:
  3010. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3011. aux_pcm_rx_cfg[QUAT_AUX_PCM].bit_format);
  3012. rate->min = rate->max =
  3013. aux_pcm_rx_cfg[QUAT_AUX_PCM].sample_rate;
  3014. channels->min = channels->max =
  3015. aux_pcm_rx_cfg[QUAT_AUX_PCM].channels;
  3016. break;
  3017. case MSM_BACKEND_DAI_QUAT_AUXPCM_TX:
  3018. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3019. aux_pcm_tx_cfg[QUAT_AUX_PCM].bit_format);
  3020. rate->min = rate->max =
  3021. aux_pcm_tx_cfg[QUAT_AUX_PCM].sample_rate;
  3022. channels->min = channels->max =
  3023. aux_pcm_tx_cfg[QUAT_AUX_PCM].channels;
  3024. break;
  3025. case MSM_BACKEND_DAI_PRI_MI2S_RX:
  3026. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3027. mi2s_rx_cfg[PRIM_MI2S].bit_format);
  3028. rate->min = rate->max = mi2s_rx_cfg[PRIM_MI2S].sample_rate;
  3029. channels->min = channels->max =
  3030. mi2s_rx_cfg[PRIM_MI2S].channels;
  3031. break;
  3032. case MSM_BACKEND_DAI_PRI_MI2S_TX:
  3033. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3034. mi2s_tx_cfg[PRIM_MI2S].bit_format);
  3035. rate->min = rate->max = mi2s_tx_cfg[PRIM_MI2S].sample_rate;
  3036. channels->min = channels->max =
  3037. mi2s_tx_cfg[PRIM_MI2S].channels;
  3038. break;
  3039. case MSM_BACKEND_DAI_SECONDARY_MI2S_RX:
  3040. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3041. mi2s_rx_cfg[SEC_MI2S].bit_format);
  3042. rate->min = rate->max = mi2s_rx_cfg[SEC_MI2S].sample_rate;
  3043. channels->min = channels->max =
  3044. mi2s_rx_cfg[SEC_MI2S].channels;
  3045. break;
  3046. case MSM_BACKEND_DAI_SECONDARY_MI2S_TX:
  3047. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3048. mi2s_tx_cfg[SEC_MI2S].bit_format);
  3049. rate->min = rate->max = mi2s_tx_cfg[SEC_MI2S].sample_rate;
  3050. channels->min = channels->max =
  3051. mi2s_tx_cfg[SEC_MI2S].channels;
  3052. break;
  3053. case MSM_BACKEND_DAI_TERTIARY_MI2S_RX:
  3054. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3055. mi2s_rx_cfg[TERT_MI2S].bit_format);
  3056. rate->min = rate->max = mi2s_rx_cfg[TERT_MI2S].sample_rate;
  3057. channels->min = channels->max =
  3058. mi2s_rx_cfg[TERT_MI2S].channels;
  3059. break;
  3060. case MSM_BACKEND_DAI_TERTIARY_MI2S_TX:
  3061. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3062. mi2s_tx_cfg[TERT_MI2S].bit_format);
  3063. rate->min = rate->max = mi2s_tx_cfg[TERT_MI2S].sample_rate;
  3064. channels->min = channels->max =
  3065. mi2s_tx_cfg[TERT_MI2S].channels;
  3066. break;
  3067. case MSM_BACKEND_DAI_QUATERNARY_MI2S_RX:
  3068. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3069. mi2s_rx_cfg[QUAT_MI2S].bit_format);
  3070. rate->min = rate->max = mi2s_rx_cfg[QUAT_MI2S].sample_rate;
  3071. channels->min = channels->max =
  3072. mi2s_rx_cfg[QUAT_MI2S].channels;
  3073. break;
  3074. case MSM_BACKEND_DAI_QUATERNARY_MI2S_TX:
  3075. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3076. mi2s_tx_cfg[QUAT_MI2S].bit_format);
  3077. rate->min = rate->max = mi2s_tx_cfg[QUAT_MI2S].sample_rate;
  3078. channels->min = channels->max =
  3079. mi2s_tx_cfg[QUAT_MI2S].channels;
  3080. break;
  3081. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_0:
  3082. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_1:
  3083. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_2:
  3084. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_3:
  3085. idx = msm_cdc_dma_get_idx_from_beid(dai_link->id);
  3086. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3087. cdc_dma_rx_cfg[idx].bit_format);
  3088. rate->min = rate->max = cdc_dma_rx_cfg[idx].sample_rate;
  3089. channels->min = channels->max = cdc_dma_rx_cfg[idx].channels;
  3090. break;
  3091. case MSM_BACKEND_DAI_TX_CDC_DMA_TX_0:
  3092. case MSM_BACKEND_DAI_TX_CDC_DMA_TX_3:
  3093. case MSM_BACKEND_DAI_TX_CDC_DMA_TX_4:
  3094. case MSM_BACKEND_DAI_VA_CDC_DMA_TX_0:
  3095. case MSM_BACKEND_DAI_VA_CDC_DMA_TX_1:
  3096. case MSM_BACKEND_DAI_VA_CDC_DMA_TX_2:
  3097. idx = msm_cdc_dma_get_idx_from_beid(dai_link->id);
  3098. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3099. cdc_dma_tx_cfg[idx].bit_format);
  3100. rate->min = rate->max = cdc_dma_tx_cfg[idx].sample_rate;
  3101. channels->min = channels->max = cdc_dma_tx_cfg[idx].channels;
  3102. break;
  3103. case MSM_BACKEND_DAI_SLIMBUS_7_RX:
  3104. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3105. slim_rx_cfg[SLIM_RX_7].bit_format);
  3106. rate->min = rate->max = slim_rx_cfg[SLIM_RX_7].sample_rate;
  3107. channels->min = channels->max =
  3108. slim_rx_cfg[SLIM_RX_7].channels;
  3109. break;
  3110. case MSM_BACKEND_DAI_SLIMBUS_7_TX:
  3111. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3112. slim_tx_cfg[SLIM_TX_7].bit_format);
  3113. rate->min = rate->max = slim_tx_cfg[SLIM_TX_7].sample_rate;
  3114. channels->min = channels->max =
  3115. slim_tx_cfg[SLIM_TX_7].channels;
  3116. break;
  3117. case MSM_BACKEND_DAI_SLIMBUS_8_TX:
  3118. rate->min = rate->max = slim_tx_cfg[SLIM_TX_8].sample_rate;
  3119. channels->min = channels->max =
  3120. slim_tx_cfg[SLIM_TX_8].channels;
  3121. break;
  3122. case MSM_BACKEND_DAI_AFE_LOOPBACK_TX:
  3123. param_set_mask(params, SNDRV_PCM_HW_PARAM_FORMAT,
  3124. afe_loopback_tx_cfg[idx].bit_format);
  3125. rate->min = rate->max = afe_loopback_tx_cfg[idx].sample_rate;
  3126. channels->min = channels->max =
  3127. afe_loopback_tx_cfg[idx].channels;
  3128. break;
  3129. default:
  3130. rate->min = rate->max = SAMPLING_RATE_48KHZ;
  3131. break;
  3132. }
  3133. return 0;
  3134. }
  3135. static bool msm_usbc_swap_gnd_mic(struct snd_soc_component *component,
  3136. bool active)
  3137. {
  3138. struct snd_soc_card *card = component->card;
  3139. struct msm_asoc_mach_data *pdata =
  3140. snd_soc_card_get_drvdata(card);
  3141. if (!pdata->fsa_handle)
  3142. return false;
  3143. return fsa4480_switch_event(pdata->fsa_handle, FSA_MIC_GND_SWAP);
  3144. }
  3145. static bool msm_swap_gnd_mic(struct snd_soc_component *component, bool active)
  3146. {
  3147. int value = 0;
  3148. bool ret = false;
  3149. struct snd_soc_card *card;
  3150. struct msm_asoc_mach_data *pdata;
  3151. if (!component) {
  3152. pr_err("%s component is NULL\n", __func__);
  3153. return false;
  3154. }
  3155. card = component->card;
  3156. pdata = snd_soc_card_get_drvdata(card);
  3157. if (!pdata)
  3158. return false;
  3159. if (wcd_mbhc_cfg.enable_usbc_analog)
  3160. return msm_usbc_swap_gnd_mic(component, active);
  3161. /* if usbc is not defined, swap using us_euro_gpio_p */
  3162. if (pdata->us_euro_gpio_p) {
  3163. value = msm_cdc_pinctrl_get_state(
  3164. pdata->us_euro_gpio_p);
  3165. if (value)
  3166. msm_cdc_pinctrl_select_sleep_state(
  3167. pdata->us_euro_gpio_p);
  3168. else
  3169. msm_cdc_pinctrl_select_active_state(
  3170. pdata->us_euro_gpio_p);
  3171. dev_dbg(component->dev, "%s: swap select switch %d to %d\n",
  3172. __func__, value, !value);
  3173. ret = true;
  3174. }
  3175. return ret;
  3176. }
  3177. static int bengal_tdm_snd_hw_params(struct snd_pcm_substream *substream,
  3178. struct snd_pcm_hw_params *params)
  3179. {
  3180. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  3181. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  3182. int ret = 0;
  3183. int slot_width = 32;
  3184. int channels, slots;
  3185. unsigned int slot_mask, rate, clk_freq;
  3186. unsigned int slot_offset[8] = {0, 4, 8, 12, 16, 20, 24, 28};
  3187. pr_debug("%s: dai id = 0x%x\n", __func__, cpu_dai->id);
  3188. /* currently only supporting TDM_RX_0 and TDM_TX_0 */
  3189. switch (cpu_dai->id) {
  3190. case AFE_PORT_ID_PRIMARY_TDM_RX:
  3191. slots = tdm_rx_cfg[TDM_PRI][TDM_0].channels;
  3192. break;
  3193. case AFE_PORT_ID_SECONDARY_TDM_RX:
  3194. slots = tdm_rx_cfg[TDM_SEC][TDM_0].channels;
  3195. break;
  3196. case AFE_PORT_ID_TERTIARY_TDM_RX:
  3197. slots = tdm_rx_cfg[TDM_TERT][TDM_0].channels;
  3198. break;
  3199. case AFE_PORT_ID_QUATERNARY_TDM_RX:
  3200. slots = tdm_rx_cfg[TDM_QUAT][TDM_0].channels;
  3201. break;
  3202. case AFE_PORT_ID_PRIMARY_TDM_TX:
  3203. slots = tdm_tx_cfg[TDM_PRI][TDM_0].channels;
  3204. break;
  3205. case AFE_PORT_ID_SECONDARY_TDM_TX:
  3206. slots = tdm_tx_cfg[TDM_SEC][TDM_0].channels;
  3207. break;
  3208. case AFE_PORT_ID_TERTIARY_TDM_TX:
  3209. slots = tdm_tx_cfg[TDM_TERT][TDM_0].channels;
  3210. break;
  3211. case AFE_PORT_ID_QUATERNARY_TDM_TX:
  3212. slots = tdm_tx_cfg[TDM_QUAT][TDM_0].channels;
  3213. break;
  3214. default:
  3215. pr_err("%s: dai id 0x%x not supported\n",
  3216. __func__, cpu_dai->id);
  3217. return -EINVAL;
  3218. }
  3219. if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
  3220. /*2 slot config - bits 0 and 1 set for the first two slots */
  3221. slot_mask = 0x0000FFFF >> (16 - slots);
  3222. channels = slots;
  3223. pr_debug("%s: tdm rx slot_width %d slots %d\n",
  3224. __func__, slot_width, slots);
  3225. ret = snd_soc_dai_set_tdm_slot(cpu_dai, 0, slot_mask,
  3226. slots, slot_width);
  3227. if (ret < 0) {
  3228. pr_err("%s: failed to set tdm rx slot, err:%d\n",
  3229. __func__, ret);
  3230. goto end;
  3231. }
  3232. ret = snd_soc_dai_set_channel_map(cpu_dai,
  3233. 0, NULL, channels, slot_offset);
  3234. if (ret < 0) {
  3235. pr_err("%s: failed to set tdm rx channel map, err:%d\n",
  3236. __func__, ret);
  3237. goto end;
  3238. }
  3239. } else if (substream->stream == SNDRV_PCM_STREAM_CAPTURE) {
  3240. /*2 slot config - bits 0 and 1 set for the first two slots */
  3241. slot_mask = 0x0000FFFF >> (16 - slots);
  3242. channels = slots;
  3243. pr_debug("%s: tdm tx slot_width %d slots %d\n",
  3244. __func__, slot_width, slots);
  3245. ret = snd_soc_dai_set_tdm_slot(cpu_dai, slot_mask, 0,
  3246. slots, slot_width);
  3247. if (ret < 0) {
  3248. pr_err("%s: failed to set tdm tx slot, err:%d\n",
  3249. __func__, ret);
  3250. goto end;
  3251. }
  3252. ret = snd_soc_dai_set_channel_map(cpu_dai,
  3253. channels, slot_offset, 0, NULL);
  3254. if (ret < 0) {
  3255. pr_err("%s: failed to set tdm tx channel map, err:%d\n",
  3256. __func__, ret);
  3257. goto end;
  3258. }
  3259. } else {
  3260. ret = -EINVAL;
  3261. pr_err("%s: invalid use case, err:%d\n",
  3262. __func__, ret);
  3263. goto end;
  3264. }
  3265. rate = params_rate(params);
  3266. clk_freq = rate * slot_width * slots;
  3267. ret = snd_soc_dai_set_sysclk(cpu_dai, 0, clk_freq, SND_SOC_CLOCK_OUT);
  3268. if (ret < 0)
  3269. pr_err("%s: failed to set tdm clk, err:%d\n",
  3270. __func__, ret);
  3271. end:
  3272. return ret;
  3273. }
  3274. static int msm_get_tdm_mode(u32 port_id)
  3275. {
  3276. int tdm_mode;
  3277. switch (port_id) {
  3278. case AFE_PORT_ID_PRIMARY_TDM_RX:
  3279. case AFE_PORT_ID_PRIMARY_TDM_TX:
  3280. tdm_mode = TDM_PRI;
  3281. break;
  3282. case AFE_PORT_ID_SECONDARY_TDM_RX:
  3283. case AFE_PORT_ID_SECONDARY_TDM_TX:
  3284. tdm_mode = TDM_SEC;
  3285. break;
  3286. case AFE_PORT_ID_TERTIARY_TDM_RX:
  3287. case AFE_PORT_ID_TERTIARY_TDM_TX:
  3288. tdm_mode = TDM_TERT;
  3289. break;
  3290. case AFE_PORT_ID_QUATERNARY_TDM_RX:
  3291. case AFE_PORT_ID_QUATERNARY_TDM_TX:
  3292. tdm_mode = TDM_QUAT;
  3293. break;
  3294. default:
  3295. pr_err("%s: Invalid port id: %d\n", __func__, port_id);
  3296. tdm_mode = -EINVAL;
  3297. }
  3298. return tdm_mode;
  3299. }
  3300. static int bengal_tdm_snd_startup(struct snd_pcm_substream *substream)
  3301. {
  3302. int ret = 0;
  3303. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  3304. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  3305. struct snd_soc_card *card = rtd->card;
  3306. struct msm_asoc_mach_data *pdata = snd_soc_card_get_drvdata(card);
  3307. int tdm_mode = msm_get_tdm_mode(cpu_dai->id);
  3308. if (tdm_mode >= TDM_INTERFACE_MAX || tdm_mode < 0) {
  3309. ret = -EINVAL;
  3310. pr_err("%s: Invalid TDM interface %d\n",
  3311. __func__, ret);
  3312. return ret;
  3313. }
  3314. if (pdata->mi2s_gpio_p[tdm_mode]) {
  3315. if (atomic_read(&(pdata->mi2s_gpio_ref_count[tdm_mode]))
  3316. == 0) {
  3317. ret = msm_cdc_pinctrl_select_active_state(
  3318. pdata->mi2s_gpio_p[tdm_mode]);
  3319. if (ret) {
  3320. pr_err("%s: TDM GPIO pinctrl set active failed with %d\n",
  3321. __func__, ret);
  3322. goto done;
  3323. }
  3324. }
  3325. atomic_inc(&(pdata->mi2s_gpio_ref_count[tdm_mode]));
  3326. }
  3327. done:
  3328. return ret;
  3329. }
  3330. static void bengal_tdm_snd_shutdown(struct snd_pcm_substream *substream)
  3331. {
  3332. int ret = 0;
  3333. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  3334. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  3335. struct snd_soc_card *card = rtd->card;
  3336. struct msm_asoc_mach_data *pdata = snd_soc_card_get_drvdata(card);
  3337. int tdm_mode = msm_get_tdm_mode(cpu_dai->id);
  3338. if (tdm_mode >= TDM_INTERFACE_MAX || tdm_mode < 0) {
  3339. ret = -EINVAL;
  3340. pr_err("%s: Invalid TDM interface %d\n",
  3341. __func__, ret);
  3342. return;
  3343. }
  3344. if (pdata->mi2s_gpio_p[tdm_mode]) {
  3345. atomic_dec(&(pdata->mi2s_gpio_ref_count[tdm_mode]));
  3346. if (atomic_read(&(pdata->mi2s_gpio_ref_count[tdm_mode]))
  3347. == 0) {
  3348. ret = msm_cdc_pinctrl_select_sleep_state(
  3349. pdata->mi2s_gpio_p[tdm_mode]);
  3350. if (ret)
  3351. pr_err("%s: TDM GPIO pinctrl set sleep failed with %d\n",
  3352. __func__, ret);
  3353. }
  3354. }
  3355. }
  3356. static int bengal_aux_snd_startup(struct snd_pcm_substream *substream)
  3357. {
  3358. int ret = 0;
  3359. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  3360. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  3361. struct snd_soc_card *card = rtd->card;
  3362. struct msm_asoc_mach_data *pdata = snd_soc_card_get_drvdata(card);
  3363. u32 aux_mode = cpu_dai->id - 1;
  3364. if (aux_mode >= AUX_PCM_MAX) {
  3365. ret = -EINVAL;
  3366. pr_err("%s: Invalid AUX interface %d\n",
  3367. __func__, ret);
  3368. return ret;
  3369. }
  3370. if (pdata->mi2s_gpio_p[aux_mode]) {
  3371. if (atomic_read(&(pdata->mi2s_gpio_ref_count[aux_mode]))
  3372. == 0) {
  3373. ret = msm_cdc_pinctrl_select_active_state(
  3374. pdata->mi2s_gpio_p[aux_mode]);
  3375. if (ret) {
  3376. pr_err("%s: AUX GPIO pinctrl set active failed with %d\n",
  3377. __func__, ret);
  3378. goto done;
  3379. }
  3380. }
  3381. atomic_inc(&(pdata->mi2s_gpio_ref_count[aux_mode]));
  3382. }
  3383. done:
  3384. return ret;
  3385. }
  3386. static void bengal_aux_snd_shutdown(struct snd_pcm_substream *substream)
  3387. {
  3388. int ret = 0;
  3389. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  3390. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  3391. struct snd_soc_card *card = rtd->card;
  3392. struct msm_asoc_mach_data *pdata = snd_soc_card_get_drvdata(card);
  3393. u32 aux_mode = cpu_dai->id - 1;
  3394. if (aux_mode >= AUX_PCM_MAX) {
  3395. pr_err("%s: Invalid AUX interface %d\n",
  3396. __func__, ret);
  3397. return;
  3398. }
  3399. if (pdata->mi2s_gpio_p[aux_mode]) {
  3400. atomic_dec(&(pdata->mi2s_gpio_ref_count[aux_mode]));
  3401. if (atomic_read(&(pdata->mi2s_gpio_ref_count[aux_mode]))
  3402. == 0) {
  3403. ret = msm_cdc_pinctrl_select_sleep_state(
  3404. pdata->mi2s_gpio_p[aux_mode]);
  3405. if (ret)
  3406. pr_err("%s: AUX GPIO pinctrl set sleep failed with %d\n",
  3407. __func__, ret);
  3408. }
  3409. }
  3410. }
  3411. static int msm_snd_cdc_dma_startup(struct snd_pcm_substream *substream)
  3412. {
  3413. int ret = 0;
  3414. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  3415. struct snd_soc_dai_link *dai_link = rtd->dai_link;
  3416. switch (dai_link->id) {
  3417. case MSM_BACKEND_DAI_VA_CDC_DMA_TX_0:
  3418. case MSM_BACKEND_DAI_VA_CDC_DMA_TX_1:
  3419. case MSM_BACKEND_DAI_VA_CDC_DMA_TX_2:
  3420. if (va_disable)
  3421. break;
  3422. ret = bengal_send_island_va_config(dai_link->id);
  3423. if (ret)
  3424. pr_err("%s: send island va cfg failed, err: %d\n",
  3425. __func__, ret);
  3426. break;
  3427. }
  3428. return ret;
  3429. }
  3430. static int msm_snd_cdc_dma_hw_params(struct snd_pcm_substream *substream,
  3431. struct snd_pcm_hw_params *params)
  3432. {
  3433. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  3434. struct snd_soc_dai *codec_dai = rtd->codec_dai;
  3435. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  3436. struct snd_soc_dai_link *dai_link = rtd->dai_link;
  3437. int ret = 0;
  3438. u32 rx_ch_cdc_dma, tx_ch_cdc_dma;
  3439. u32 rx_ch_cnt = 0, tx_ch_cnt = 0;
  3440. u32 user_set_tx_ch = 0;
  3441. u32 user_set_rx_ch = 0;
  3442. u32 ch_id;
  3443. ret = snd_soc_dai_get_channel_map(codec_dai,
  3444. &tx_ch_cnt, &tx_ch_cdc_dma, &rx_ch_cnt,
  3445. &rx_ch_cdc_dma);
  3446. if (ret < 0) {
  3447. pr_err("%s: failed to get codec chan map, err:%d\n",
  3448. __func__, ret);
  3449. goto err;
  3450. }
  3451. if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
  3452. switch (dai_link->id) {
  3453. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_0:
  3454. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_1:
  3455. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_2:
  3456. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_3:
  3457. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_4:
  3458. case MSM_BACKEND_DAI_RX_CDC_DMA_RX_5:
  3459. {
  3460. ch_id = msm_cdc_dma_get_idx_from_beid(dai_link->id);
  3461. pr_debug("%s: id %d rx_ch=%d\n", __func__,
  3462. ch_id, cdc_dma_rx_cfg[ch_id].channels);
  3463. user_set_rx_ch = cdc_dma_rx_cfg[ch_id].channels;
  3464. ret = snd_soc_dai_set_channel_map(cpu_dai, 0, 0,
  3465. user_set_rx_ch, &rx_ch_cdc_dma);
  3466. if (ret < 0) {
  3467. pr_err("%s: failed to set cpu chan map, err:%d\n",
  3468. __func__, ret);
  3469. goto err;
  3470. }
  3471. }
  3472. break;
  3473. }
  3474. } else {
  3475. switch (dai_link->id) {
  3476. case MSM_BACKEND_DAI_TX_CDC_DMA_TX_0:
  3477. case MSM_BACKEND_DAI_TX_CDC_DMA_TX_3:
  3478. case MSM_BACKEND_DAI_TX_CDC_DMA_TX_4:
  3479. case MSM_BACKEND_DAI_VA_CDC_DMA_TX_0:
  3480. case MSM_BACKEND_DAI_VA_CDC_DMA_TX_1:
  3481. case MSM_BACKEND_DAI_VA_CDC_DMA_TX_2:
  3482. {
  3483. ch_id = msm_cdc_dma_get_idx_from_beid(dai_link->id);
  3484. pr_debug("%s: id %d tx_ch=%d\n", __func__,
  3485. ch_id, cdc_dma_tx_cfg[ch_id].channels);
  3486. user_set_tx_ch = cdc_dma_tx_cfg[ch_id].channels;
  3487. }
  3488. break;
  3489. }
  3490. ret = snd_soc_dai_set_channel_map(cpu_dai, user_set_tx_ch,
  3491. &tx_ch_cdc_dma, 0, 0);
  3492. if (ret < 0) {
  3493. pr_err("%s: failed to set cpu chan map, err:%d\n",
  3494. __func__, ret);
  3495. goto err;
  3496. }
  3497. }
  3498. err:
  3499. return ret;
  3500. }
  3501. static int msm_fe_qos_prepare(struct snd_pcm_substream *substream)
  3502. {
  3503. cpumask_t mask;
  3504. if (pm_qos_request_active(&substream->latency_pm_qos_req))
  3505. pm_qos_remove_request(&substream->latency_pm_qos_req);
  3506. cpumask_clear(&mask);
  3507. cpumask_set_cpu(1, &mask); /* affine to core 1 */
  3508. cpumask_set_cpu(2, &mask); /* affine to core 2 */
  3509. cpumask_copy(&substream->latency_pm_qos_req.cpus_affine, &mask);
  3510. substream->latency_pm_qos_req.type = PM_QOS_REQ_AFFINE_CORES;
  3511. pm_qos_add_request(&substream->latency_pm_qos_req,
  3512. PM_QOS_CPU_DMA_LATENCY,
  3513. MSM_LL_QOS_VALUE);
  3514. return 0;
  3515. }
  3516. static int msm_mi2s_snd_startup(struct snd_pcm_substream *substream)
  3517. {
  3518. int ret = 0;
  3519. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  3520. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  3521. int index = cpu_dai->id;
  3522. unsigned int fmt = SND_SOC_DAIFMT_CBS_CFS;
  3523. struct snd_soc_card *card = rtd->card;
  3524. struct msm_asoc_mach_data *pdata = snd_soc_card_get_drvdata(card);
  3525. dev_dbg(rtd->card->dev,
  3526. "%s: substream = %s stream = %d, dai name %s, dai ID %d\n",
  3527. __func__, substream->name, substream->stream,
  3528. cpu_dai->name, cpu_dai->id);
  3529. if (index < PRIM_MI2S || index >= MI2S_MAX) {
  3530. ret = -EINVAL;
  3531. dev_err(rtd->card->dev,
  3532. "%s: CPU DAI id (%d) out of range\n",
  3533. __func__, cpu_dai->id);
  3534. goto err;
  3535. }
  3536. /*
  3537. * Mutex protection in case the same MI2S
  3538. * interface using for both TX and RX so
  3539. * that the same clock won't be enable twice.
  3540. */
  3541. mutex_lock(&mi2s_intf_conf[index].lock);
  3542. if (++mi2s_intf_conf[index].ref_cnt == 1) {
  3543. /* Check if msm needs to provide the clock to the interface */
  3544. if (!mi2s_intf_conf[index].msm_is_mi2s_master) {
  3545. mi2s_clk[index].clk_id = mi2s_ebit_clk[index];
  3546. fmt = SND_SOC_DAIFMT_CBM_CFM;
  3547. }
  3548. ret = msm_mi2s_set_sclk(substream, true);
  3549. if (ret < 0) {
  3550. dev_err(rtd->card->dev,
  3551. "%s: afe lpass clock failed to enable MI2S clock, err:%d\n",
  3552. __func__, ret);
  3553. goto clean_up;
  3554. }
  3555. ret = snd_soc_dai_set_fmt(cpu_dai, fmt);
  3556. if (ret < 0) {
  3557. pr_err("%s: set fmt cpu dai failed for MI2S (%d), err:%d\n",
  3558. __func__, index, ret);
  3559. goto clk_off;
  3560. }
  3561. if (pdata->mi2s_gpio_p[index]) {
  3562. if (atomic_read(&(pdata->mi2s_gpio_ref_count[index]))
  3563. == 0) {
  3564. ret = msm_cdc_pinctrl_select_active_state(
  3565. pdata->mi2s_gpio_p[index]);
  3566. if (ret) {
  3567. pr_err("%s: MI2S GPIO pinctrl set active failed with %d\n",
  3568. __func__, ret);
  3569. goto clk_off;
  3570. }
  3571. }
  3572. atomic_inc(&(pdata->mi2s_gpio_ref_count[index]));
  3573. }
  3574. }
  3575. clk_off:
  3576. if (ret < 0)
  3577. msm_mi2s_set_sclk(substream, false);
  3578. clean_up:
  3579. if (ret < 0)
  3580. mi2s_intf_conf[index].ref_cnt--;
  3581. mutex_unlock(&mi2s_intf_conf[index].lock);
  3582. err:
  3583. return ret;
  3584. }
  3585. static void msm_mi2s_snd_shutdown(struct snd_pcm_substream *substream)
  3586. {
  3587. int ret = 0;
  3588. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  3589. int index = rtd->cpu_dai->id;
  3590. struct snd_soc_card *card = rtd->card;
  3591. struct msm_asoc_mach_data *pdata = snd_soc_card_get_drvdata(card);
  3592. pr_debug("%s(): substream = %s stream = %d\n", __func__,
  3593. substream->name, substream->stream);
  3594. if (index < PRIM_MI2S || index >= MI2S_MAX) {
  3595. pr_err("%s:invalid MI2S DAI(%d)\n", __func__, index);
  3596. return;
  3597. }
  3598. mutex_lock(&mi2s_intf_conf[index].lock);
  3599. if (--mi2s_intf_conf[index].ref_cnt == 0) {
  3600. if (pdata->mi2s_gpio_p[index]) {
  3601. atomic_dec(&(pdata->mi2s_gpio_ref_count[index]));
  3602. if (atomic_read(&(pdata->mi2s_gpio_ref_count[index]))
  3603. == 0) {
  3604. ret = msm_cdc_pinctrl_select_sleep_state(
  3605. pdata->mi2s_gpio_p[index]);
  3606. if (ret)
  3607. pr_err("%s: MI2S GPIO pinctrl set sleep failed with %d\n",
  3608. __func__, ret);
  3609. }
  3610. }
  3611. ret = msm_mi2s_set_sclk(substream, false);
  3612. if (ret < 0)
  3613. pr_err("%s:clock disable failed for MI2S (%d); ret=%d\n",
  3614. __func__, index, ret);
  3615. }
  3616. mutex_unlock(&mi2s_intf_conf[index].lock);
  3617. }
  3618. static int msm_wcn_hw_params(struct snd_pcm_substream *substream,
  3619. struct snd_pcm_hw_params *params)
  3620. {
  3621. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  3622. struct snd_soc_dai *codec_dai = rtd->codec_dai;
  3623. struct snd_soc_dai *cpu_dai = rtd->cpu_dai;
  3624. struct snd_soc_dai_link *dai_link = rtd->dai_link;
  3625. u32 rx_ch[WCN_CDC_SLIM_RX_CH_MAX], tx_ch[WCN_CDC_SLIM_TX_CH_MAX];
  3626. u32 rx_ch_cnt = 0, tx_ch_cnt = 0;
  3627. int ret = 0;
  3628. dev_dbg(rtd->dev, "%s: %s_tx_dai_id_%d\n", __func__,
  3629. codec_dai->name, codec_dai->id);
  3630. ret = snd_soc_dai_get_channel_map(codec_dai,
  3631. &tx_ch_cnt, tx_ch, &rx_ch_cnt, rx_ch);
  3632. if (ret) {
  3633. dev_err(rtd->dev,
  3634. "%s: failed to get BTFM codec chan map\n, err:%d\n",
  3635. __func__, ret);
  3636. goto err;
  3637. }
  3638. dev_dbg(rtd->dev, "%s: tx_ch_cnt(%d) BE id %d\n",
  3639. __func__, tx_ch_cnt, dai_link->id);
  3640. ret = snd_soc_dai_set_channel_map(cpu_dai,
  3641. tx_ch_cnt, tx_ch, rx_ch_cnt, rx_ch);
  3642. if (ret)
  3643. dev_err(rtd->dev, "%s: failed to set cpu chan map, err:%d\n",
  3644. __func__, ret);
  3645. err:
  3646. return ret;
  3647. }
  3648. static struct snd_soc_ops bengal_aux_be_ops = {
  3649. .startup = bengal_aux_snd_startup,
  3650. .shutdown = bengal_aux_snd_shutdown
  3651. };
  3652. static struct snd_soc_ops bengal_tdm_be_ops = {
  3653. .hw_params = bengal_tdm_snd_hw_params,
  3654. .startup = bengal_tdm_snd_startup,
  3655. .shutdown = bengal_tdm_snd_shutdown
  3656. };
  3657. static struct snd_soc_ops msm_mi2s_be_ops = {
  3658. .startup = msm_mi2s_snd_startup,
  3659. .shutdown = msm_mi2s_snd_shutdown,
  3660. };
  3661. static struct snd_soc_ops msm_fe_qos_ops = {
  3662. .prepare = msm_fe_qos_prepare,
  3663. };
  3664. static struct snd_soc_ops msm_cdc_dma_be_ops = {
  3665. .startup = msm_snd_cdc_dma_startup,
  3666. .hw_params = msm_snd_cdc_dma_hw_params,
  3667. };
  3668. static struct snd_soc_ops msm_wcn_ops = {
  3669. .hw_params = msm_wcn_hw_params,
  3670. };
  3671. static int msm_dmic_event(struct snd_soc_dapm_widget *w,
  3672. struct snd_kcontrol *kcontrol, int event)
  3673. {
  3674. struct msm_asoc_mach_data *pdata = NULL;
  3675. struct snd_soc_component *component =
  3676. snd_soc_dapm_to_component(w->dapm);
  3677. int ret = 0;
  3678. u32 dmic_idx;
  3679. int *dmic_gpio_cnt;
  3680. struct device_node *dmic_gpio;
  3681. char *wname;
  3682. wname = strpbrk(w->name, "0123");
  3683. if (!wname) {
  3684. dev_err(component->dev, "%s: widget not found\n", __func__);
  3685. return -EINVAL;
  3686. }
  3687. ret = kstrtouint(wname, 10, &dmic_idx);
  3688. if (ret < 0) {
  3689. dev_err(component->dev, "%s: Invalid DMIC line on the codec\n",
  3690. __func__);
  3691. return -EINVAL;
  3692. }
  3693. pdata = snd_soc_card_get_drvdata(component->card);
  3694. switch (dmic_idx) {
  3695. case 0:
  3696. case 1:
  3697. dmic_gpio_cnt = &dmic_0_1_gpio_cnt;
  3698. dmic_gpio = pdata->dmic01_gpio_p;
  3699. break;
  3700. case 2:
  3701. case 3:
  3702. dmic_gpio_cnt = &dmic_2_3_gpio_cnt;
  3703. dmic_gpio = pdata->dmic23_gpio_p;
  3704. break;
  3705. default:
  3706. dev_err(component->dev, "%s: Invalid DMIC Selection\n",
  3707. __func__);
  3708. return -EINVAL;
  3709. }
  3710. dev_dbg(component->dev, "%s: event %d DMIC%d dmic_gpio_cnt %d\n",
  3711. __func__, event, dmic_idx, *dmic_gpio_cnt);
  3712. switch (event) {
  3713. case SND_SOC_DAPM_PRE_PMU:
  3714. (*dmic_gpio_cnt)++;
  3715. if (*dmic_gpio_cnt == 1) {
  3716. ret = msm_cdc_pinctrl_select_active_state(
  3717. dmic_gpio);
  3718. if (ret < 0) {
  3719. pr_err("%s: gpio set cannot be activated %sd",
  3720. __func__, "dmic_gpio");
  3721. return ret;
  3722. }
  3723. }
  3724. break;
  3725. case SND_SOC_DAPM_POST_PMD:
  3726. (*dmic_gpio_cnt)--;
  3727. if (*dmic_gpio_cnt == 0) {
  3728. ret = msm_cdc_pinctrl_select_sleep_state(
  3729. dmic_gpio);
  3730. if (ret < 0) {
  3731. pr_err("%s: gpio set cannot be de-activated %sd",
  3732. __func__, "dmic_gpio");
  3733. return ret;
  3734. }
  3735. }
  3736. break;
  3737. default:
  3738. pr_err("%s: invalid DAPM event %d\n", __func__, event);
  3739. return -EINVAL;
  3740. }
  3741. return 0;
  3742. }
  3743. static const struct snd_soc_dapm_widget msm_int_dapm_widgets[] = {
  3744. SND_SOC_DAPM_MIC("Analog Mic1", NULL),
  3745. SND_SOC_DAPM_MIC("Analog Mic2", NULL),
  3746. SND_SOC_DAPM_MIC("Analog Mic3", NULL),
  3747. SND_SOC_DAPM_MIC("Analog Mic4", NULL),
  3748. SND_SOC_DAPM_MIC("Digital Mic0", msm_dmic_event),
  3749. SND_SOC_DAPM_MIC("Digital Mic1", msm_dmic_event),
  3750. SND_SOC_DAPM_MIC("Digital Mic2", msm_dmic_event),
  3751. SND_SOC_DAPM_MIC("Digital Mic3", msm_dmic_event),
  3752. };
  3753. static int msm_wcn_init(struct snd_soc_pcm_runtime *rtd)
  3754. {
  3755. unsigned int rx_ch[WCN_CDC_SLIM_RX_CH_MAX] = {157, 158};
  3756. unsigned int tx_ch[WCN_CDC_SLIM_TX_CH_MAX] = {159, 160, 161};
  3757. struct snd_soc_dai *codec_dai = rtd->codec_dai;
  3758. return snd_soc_dai_set_channel_map(codec_dai, ARRAY_SIZE(tx_ch),
  3759. tx_ch, ARRAY_SIZE(rx_ch), rx_ch);
  3760. }
  3761. #ifndef CONFIG_TDM_DISABLE
  3762. static void msm_add_tdm_snd_controls(struct snd_soc_component *component)
  3763. {
  3764. snd_soc_add_component_controls(component, msm_tdm_snd_controls,
  3765. ARRAY_SIZE(msm_tdm_snd_controls));
  3766. }
  3767. #else
  3768. static void msm_add_tdm_snd_controls(struct snd_soc_component *component)
  3769. {
  3770. return;
  3771. }
  3772. #endif
  3773. #ifndef CONFIG_MI2S_DISABLE
  3774. static void msm_add_mi2s_snd_controls(struct snd_soc_component *component)
  3775. {
  3776. snd_soc_add_component_controls(component, msm_mi2s_snd_controls,
  3777. ARRAY_SIZE(msm_mi2s_snd_controls));
  3778. }
  3779. #else
  3780. static void msm_add_mi2s_snd_controls(struct snd_soc_component *component)
  3781. {
  3782. return;
  3783. }
  3784. #endif
  3785. #ifndef CONFIG_AUXPCM_DISABLE
  3786. static void msm_add_auxpcm_snd_controls(struct snd_soc_component *component)
  3787. {
  3788. snd_soc_add_component_controls(component, msm_auxpcm_snd_controls,
  3789. ARRAY_SIZE(msm_auxpcm_snd_controls));
  3790. }
  3791. #else
  3792. static void msm_add_auxpcm_snd_controls(struct snd_soc_component *component)
  3793. {
  3794. return;
  3795. }
  3796. #endif
  3797. static int msm_int_audrx_init(struct snd_soc_pcm_runtime *rtd)
  3798. {
  3799. int ret = -EINVAL;
  3800. struct snd_soc_component *component;
  3801. struct snd_soc_dapm_context *dapm;
  3802. struct snd_card *card;
  3803. struct snd_info_entry *entry;
  3804. struct msm_asoc_mach_data *pdata =
  3805. snd_soc_card_get_drvdata(rtd->card);
  3806. component = snd_soc_rtdcom_lookup(rtd, "bolero_codec");
  3807. if (!component) {
  3808. pr_err("%s: could not find component for bolero_codec\n",
  3809. __func__);
  3810. return ret;
  3811. }
  3812. dapm = snd_soc_component_get_dapm(component);
  3813. ret = snd_soc_add_component_controls(component, msm_int_snd_controls,
  3814. ARRAY_SIZE(msm_int_snd_controls));
  3815. if (ret < 0) {
  3816. pr_err("%s: add_component_controls failed: %d\n",
  3817. __func__, ret);
  3818. return ret;
  3819. }
  3820. ret = snd_soc_add_component_controls(component, msm_common_snd_controls,
  3821. ARRAY_SIZE(msm_common_snd_controls));
  3822. if (ret < 0) {
  3823. pr_err("%s: add common snd controls failed: %d\n",
  3824. __func__, ret);
  3825. return ret;
  3826. }
  3827. msm_add_tdm_snd_controls(component);
  3828. msm_add_mi2s_snd_controls(component);
  3829. msm_add_auxpcm_snd_controls(component);
  3830. snd_soc_dapm_new_controls(dapm, msm_int_dapm_widgets,
  3831. ARRAY_SIZE(msm_int_dapm_widgets));
  3832. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic0");
  3833. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic1");
  3834. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic2");
  3835. snd_soc_dapm_ignore_suspend(dapm, "Digital Mic3");
  3836. snd_soc_dapm_ignore_suspend(dapm, "Analog Mic1");
  3837. snd_soc_dapm_ignore_suspend(dapm, "Analog Mic2");
  3838. snd_soc_dapm_ignore_suspend(dapm, "Analog Mic3");
  3839. snd_soc_dapm_ignore_suspend(dapm, "Analog Mic4");
  3840. snd_soc_dapm_sync(dapm);
  3841. bolero_set_port_map(component, ARRAY_SIZE(sm_port_map),
  3842. sm_port_map);
  3843. card = rtd->card->snd_card;
  3844. if (!pdata->codec_root) {
  3845. entry = snd_info_create_subdir(card->module, "codecs",
  3846. card->proc_root);
  3847. if (!entry) {
  3848. pr_debug("%s: Cannot create codecs module entry\n",
  3849. __func__);
  3850. ret = 0;
  3851. goto err;
  3852. }
  3853. pdata->codec_root = entry;
  3854. }
  3855. bolero_info_create_codec_entry(pdata->codec_root, component);
  3856. bolero_register_wake_irq(component, false);
  3857. codec_reg_done = true;
  3858. return 0;
  3859. err:
  3860. return ret;
  3861. }
  3862. static void *def_wcd_mbhc_cal(void)
  3863. {
  3864. void *wcd_mbhc_cal;
  3865. struct wcd_mbhc_btn_detect_cfg *btn_cfg;
  3866. u16 *btn_high;
  3867. wcd_mbhc_cal = kzalloc(WCD_MBHC_CAL_SIZE(WCD_MBHC_DEF_BUTTONS,
  3868. WCD9XXX_MBHC_DEF_RLOADS), GFP_KERNEL);
  3869. if (!wcd_mbhc_cal)
  3870. return NULL;
  3871. WCD_MBHC_CAL_PLUG_TYPE_PTR(wcd_mbhc_cal)->v_hs_max = WCD_MBHC_HS_V_MAX;
  3872. WCD_MBHC_CAL_BTN_DET_PTR(wcd_mbhc_cal)->num_btn = WCD_MBHC_DEF_BUTTONS;
  3873. btn_cfg = WCD_MBHC_CAL_BTN_DET_PTR(wcd_mbhc_cal);
  3874. btn_high = ((void *)&btn_cfg->_v_btn_low) +
  3875. (sizeof(btn_cfg->_v_btn_low[0]) * btn_cfg->num_btn);
  3876. btn_high[0] = 75;
  3877. btn_high[1] = 150;
  3878. btn_high[2] = 237;
  3879. btn_high[3] = 500;
  3880. btn_high[4] = 500;
  3881. btn_high[5] = 500;
  3882. btn_high[6] = 500;
  3883. btn_high[7] = 500;
  3884. return wcd_mbhc_cal;
  3885. }
  3886. static void *def_rouleur_mbhc_cal(void)
  3887. {
  3888. void *wcd_mbhc_cal;
  3889. struct wcd_mbhc_btn_detect_cfg *btn_cfg;
  3890. u16 *btn_high;
  3891. wcd_mbhc_cal = kzalloc(WCD_MBHC_CAL_SIZE(ROULEUR_MBHC_DEF_BUTTONS,
  3892. WCD9XXX_MBHC_DEF_RLOADS), GFP_KERNEL);
  3893. if (!wcd_mbhc_cal)
  3894. return NULL;
  3895. WCD_MBHC_CAL_PLUG_TYPE_PTR(wcd_mbhc_cal)->v_hs_max =
  3896. ROULEUR_MBHC_HS_V_MAX;
  3897. WCD_MBHC_CAL_BTN_DET_PTR(wcd_mbhc_cal)->num_btn =
  3898. ROULEUR_MBHC_DEF_BUTTONS;
  3899. btn_cfg = WCD_MBHC_CAL_BTN_DET_PTR(wcd_mbhc_cal);
  3900. btn_high = ((void *)&btn_cfg->_v_btn_low) +
  3901. (sizeof(btn_cfg->_v_btn_low[0]) * btn_cfg->num_btn);
  3902. btn_high[0] = 75;
  3903. btn_high[1] = 150;
  3904. btn_high[2] = 237;
  3905. btn_high[3] = 500;
  3906. btn_high[4] = 500;
  3907. return wcd_mbhc_cal;
  3908. }
  3909. /* Digital audio interface glue - connects codec <---> CPU */
  3910. static struct snd_soc_dai_link msm_common_dai_links[] = {
  3911. /* FrontEnd DAI Links */
  3912. {/* hw:x,0 */
  3913. .name = MSM_DAILINK_NAME(Media1),
  3914. .stream_name = "MultiMedia1",
  3915. .cpu_dai_name = "MultiMedia1",
  3916. .platform_name = "msm-pcm-dsp.0",
  3917. .dynamic = 1,
  3918. .async_ops = ASYNC_DPCM_SND_SOC_PREPARE,
  3919. .dpcm_playback = 1,
  3920. .dpcm_capture = 1,
  3921. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  3922. SND_SOC_DPCM_TRIGGER_POST},
  3923. .codec_dai_name = "snd-soc-dummy-dai",
  3924. .codec_name = "snd-soc-dummy",
  3925. .ignore_suspend = 1,
  3926. /* this dainlink has playback support */
  3927. .ignore_pmdown_time = 1,
  3928. .id = MSM_FRONTEND_DAI_MULTIMEDIA1
  3929. },
  3930. {/* hw:x,1 */
  3931. .name = MSM_DAILINK_NAME(Media2),
  3932. .stream_name = "MultiMedia2",
  3933. .cpu_dai_name = "MultiMedia2",
  3934. .platform_name = "msm-pcm-dsp.0",
  3935. .dynamic = 1,
  3936. .dpcm_playback = 1,
  3937. .dpcm_capture = 1,
  3938. .codec_dai_name = "snd-soc-dummy-dai",
  3939. .codec_name = "snd-soc-dummy",
  3940. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  3941. SND_SOC_DPCM_TRIGGER_POST},
  3942. .ignore_suspend = 1,
  3943. /* this dainlink has playback support */
  3944. .ignore_pmdown_time = 1,
  3945. .id = MSM_FRONTEND_DAI_MULTIMEDIA2,
  3946. },
  3947. {/* hw:x,2 */
  3948. .name = "VoiceMMode1",
  3949. .stream_name = "VoiceMMode1",
  3950. .cpu_dai_name = "VoiceMMode1",
  3951. .platform_name = "msm-pcm-voice",
  3952. .dynamic = 1,
  3953. .dpcm_playback = 1,
  3954. .dpcm_capture = 1,
  3955. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  3956. SND_SOC_DPCM_TRIGGER_POST},
  3957. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  3958. .ignore_suspend = 1,
  3959. .ignore_pmdown_time = 1,
  3960. .codec_dai_name = "snd-soc-dummy-dai",
  3961. .codec_name = "snd-soc-dummy",
  3962. .id = MSM_FRONTEND_DAI_VOICEMMODE1,
  3963. },
  3964. {/* hw:x,3 */
  3965. .name = "MSM VoIP",
  3966. .stream_name = "VoIP",
  3967. .cpu_dai_name = "VoIP",
  3968. .platform_name = "msm-voip-dsp",
  3969. .dynamic = 1,
  3970. .dpcm_playback = 1,
  3971. .dpcm_capture = 1,
  3972. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  3973. SND_SOC_DPCM_TRIGGER_POST},
  3974. .codec_dai_name = "snd-soc-dummy-dai",
  3975. .codec_name = "snd-soc-dummy",
  3976. .ignore_suspend = 1,
  3977. /* this dainlink has playback support */
  3978. .ignore_pmdown_time = 1,
  3979. .id = MSM_FRONTEND_DAI_VOIP,
  3980. },
  3981. {/* hw:x,4 */
  3982. .name = MSM_DAILINK_NAME(ULL),
  3983. .stream_name = "MultiMedia3",
  3984. .cpu_dai_name = "MultiMedia3",
  3985. .platform_name = "msm-pcm-dsp.2",
  3986. .dynamic = 1,
  3987. .async_ops = ASYNC_DPCM_SND_SOC_PREPARE,
  3988. .dpcm_playback = 1,
  3989. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  3990. SND_SOC_DPCM_TRIGGER_POST},
  3991. .codec_dai_name = "snd-soc-dummy-dai",
  3992. .codec_name = "snd-soc-dummy",
  3993. .ignore_suspend = 1,
  3994. /* this dainlink has playback support */
  3995. .ignore_pmdown_time = 1,
  3996. .id = MSM_FRONTEND_DAI_MULTIMEDIA3,
  3997. },
  3998. {/* hw:x,5 */
  3999. .name = "MSM AFE-PCM RX",
  4000. .stream_name = "AFE-PROXY RX",
  4001. .cpu_dai_name = "msm-dai-q6-dev.241",
  4002. .codec_name = "msm-stub-codec.1",
  4003. .codec_dai_name = "msm-stub-rx",
  4004. .platform_name = "msm-pcm-afe",
  4005. .dpcm_playback = 1,
  4006. .ignore_suspend = 1,
  4007. /* this dainlink has playback support */
  4008. .ignore_pmdown_time = 1,
  4009. },
  4010. {/* hw:x,6 */
  4011. .name = "MSM AFE-PCM TX",
  4012. .stream_name = "AFE-PROXY TX",
  4013. .cpu_dai_name = "msm-dai-q6-dev.240",
  4014. .codec_name = "msm-stub-codec.1",
  4015. .codec_dai_name = "msm-stub-tx",
  4016. .platform_name = "msm-pcm-afe",
  4017. .dpcm_capture = 1,
  4018. .ignore_suspend = 1,
  4019. },
  4020. {/* hw:x,7 */
  4021. .name = MSM_DAILINK_NAME(Compress1),
  4022. .stream_name = "Compress1",
  4023. .cpu_dai_name = "MultiMedia4",
  4024. .platform_name = "msm-compress-dsp",
  4025. .dynamic = 1,
  4026. .async_ops = ASYNC_DPCM_SND_SOC_HW_PARAMS,
  4027. .dpcm_playback = 1,
  4028. .dpcm_capture = 1,
  4029. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4030. SND_SOC_DPCM_TRIGGER_POST},
  4031. .codec_dai_name = "snd-soc-dummy-dai",
  4032. .codec_name = "snd-soc-dummy",
  4033. .ignore_suspend = 1,
  4034. .ignore_pmdown_time = 1,
  4035. /* this dainlink has playback support */
  4036. .id = MSM_FRONTEND_DAI_MULTIMEDIA4,
  4037. },
  4038. /* Hostless PCM purpose */
  4039. {/* hw:x,8 */
  4040. .name = "AUXPCM Hostless",
  4041. .stream_name = "AUXPCM Hostless",
  4042. .cpu_dai_name = "AUXPCM_HOSTLESS",
  4043. .platform_name = "msm-pcm-hostless",
  4044. .dynamic = 1,
  4045. .dpcm_playback = 1,
  4046. .dpcm_capture = 1,
  4047. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4048. SND_SOC_DPCM_TRIGGER_POST},
  4049. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4050. .ignore_suspend = 1,
  4051. /* this dainlink has playback support */
  4052. .ignore_pmdown_time = 1,
  4053. .codec_dai_name = "snd-soc-dummy-dai",
  4054. .codec_name = "snd-soc-dummy",
  4055. },
  4056. {/* hw:x,9 */
  4057. .name = MSM_DAILINK_NAME(LowLatency),
  4058. .stream_name = "MultiMedia5",
  4059. .cpu_dai_name = "MultiMedia5",
  4060. .platform_name = "msm-pcm-dsp.1",
  4061. .dynamic = 1,
  4062. .async_ops = ASYNC_DPCM_SND_SOC_PREPARE,
  4063. .dpcm_playback = 1,
  4064. .dpcm_capture = 1,
  4065. .codec_dai_name = "snd-soc-dummy-dai",
  4066. .codec_name = "snd-soc-dummy",
  4067. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4068. SND_SOC_DPCM_TRIGGER_POST},
  4069. .ignore_suspend = 1,
  4070. /* this dainlink has playback support */
  4071. .ignore_pmdown_time = 1,
  4072. .id = MSM_FRONTEND_DAI_MULTIMEDIA5,
  4073. .ops = &msm_fe_qos_ops,
  4074. },
  4075. {/* hw:x,10 */
  4076. .name = "Listen 1 Audio Service",
  4077. .stream_name = "Listen 1 Audio Service",
  4078. .cpu_dai_name = "LSM1",
  4079. .platform_name = "msm-lsm-client",
  4080. .dynamic = 1,
  4081. .dpcm_capture = 1,
  4082. .trigger = { SND_SOC_DPCM_TRIGGER_POST,
  4083. SND_SOC_DPCM_TRIGGER_POST },
  4084. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4085. .ignore_suspend = 1,
  4086. .codec_dai_name = "snd-soc-dummy-dai",
  4087. .codec_name = "snd-soc-dummy",
  4088. .id = MSM_FRONTEND_DAI_LSM1,
  4089. },
  4090. /* Multiple Tunnel instances */
  4091. {/* hw:x,11 */
  4092. .name = MSM_DAILINK_NAME(Compress2),
  4093. .stream_name = "Compress2",
  4094. .cpu_dai_name = "MultiMedia7",
  4095. .platform_name = "msm-compress-dsp",
  4096. .dynamic = 1,
  4097. .dpcm_playback = 1,
  4098. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4099. SND_SOC_DPCM_TRIGGER_POST},
  4100. .codec_dai_name = "snd-soc-dummy-dai",
  4101. .codec_name = "snd-soc-dummy",
  4102. .ignore_suspend = 1,
  4103. .ignore_pmdown_time = 1,
  4104. /* this dainlink has playback support */
  4105. .id = MSM_FRONTEND_DAI_MULTIMEDIA7,
  4106. },
  4107. {/* hw:x,12 */
  4108. .name = MSM_DAILINK_NAME(MultiMedia10),
  4109. .stream_name = "MultiMedia10",
  4110. .cpu_dai_name = "MultiMedia10",
  4111. .platform_name = "msm-pcm-dsp.1",
  4112. .dynamic = 1,
  4113. .dpcm_playback = 1,
  4114. .dpcm_capture = 1,
  4115. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4116. SND_SOC_DPCM_TRIGGER_POST},
  4117. .codec_dai_name = "snd-soc-dummy-dai",
  4118. .codec_name = "snd-soc-dummy",
  4119. .ignore_suspend = 1,
  4120. .ignore_pmdown_time = 1,
  4121. /* this dainlink has playback support */
  4122. .id = MSM_FRONTEND_DAI_MULTIMEDIA10,
  4123. },
  4124. {/* hw:x,13 */
  4125. .name = MSM_DAILINK_NAME(ULL_NOIRQ),
  4126. .stream_name = "MM_NOIRQ",
  4127. .cpu_dai_name = "MultiMedia8",
  4128. .platform_name = "msm-pcm-dsp-noirq",
  4129. .dynamic = 1,
  4130. .dpcm_playback = 1,
  4131. .dpcm_capture = 1,
  4132. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4133. SND_SOC_DPCM_TRIGGER_POST},
  4134. .codec_dai_name = "snd-soc-dummy-dai",
  4135. .codec_name = "snd-soc-dummy",
  4136. .ignore_suspend = 1,
  4137. .ignore_pmdown_time = 1,
  4138. /* this dainlink has playback support */
  4139. .id = MSM_FRONTEND_DAI_MULTIMEDIA8,
  4140. .ops = &msm_fe_qos_ops,
  4141. },
  4142. /* HDMI Hostless */
  4143. {/* hw:x,14 */
  4144. .name = "HDMI_RX_HOSTLESS",
  4145. .stream_name = "HDMI_RX_HOSTLESS",
  4146. .cpu_dai_name = "HDMI_HOSTLESS",
  4147. .platform_name = "msm-pcm-hostless",
  4148. .dynamic = 1,
  4149. .dpcm_playback = 1,
  4150. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4151. SND_SOC_DPCM_TRIGGER_POST},
  4152. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4153. .ignore_suspend = 1,
  4154. .ignore_pmdown_time = 1,
  4155. .codec_dai_name = "snd-soc-dummy-dai",
  4156. .codec_name = "snd-soc-dummy",
  4157. },
  4158. {/* hw:x,15 */
  4159. .name = "VoiceMMode2",
  4160. .stream_name = "VoiceMMode2",
  4161. .cpu_dai_name = "VoiceMMode2",
  4162. .platform_name = "msm-pcm-voice",
  4163. .dynamic = 1,
  4164. .dpcm_playback = 1,
  4165. .dpcm_capture = 1,
  4166. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4167. SND_SOC_DPCM_TRIGGER_POST},
  4168. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4169. .ignore_suspend = 1,
  4170. .ignore_pmdown_time = 1,
  4171. .codec_dai_name = "snd-soc-dummy-dai",
  4172. .codec_name = "snd-soc-dummy",
  4173. .id = MSM_FRONTEND_DAI_VOICEMMODE2,
  4174. },
  4175. /* LSM FE */
  4176. {/* hw:x,16 */
  4177. .name = "Listen 2 Audio Service",
  4178. .stream_name = "Listen 2 Audio Service",
  4179. .cpu_dai_name = "LSM2",
  4180. .platform_name = "msm-lsm-client",
  4181. .dynamic = 1,
  4182. .dpcm_capture = 1,
  4183. .trigger = { SND_SOC_DPCM_TRIGGER_POST,
  4184. SND_SOC_DPCM_TRIGGER_POST },
  4185. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4186. .ignore_suspend = 1,
  4187. .codec_dai_name = "snd-soc-dummy-dai",
  4188. .codec_name = "snd-soc-dummy",
  4189. .id = MSM_FRONTEND_DAI_LSM2,
  4190. },
  4191. {/* hw:x,17 */
  4192. .name = "Listen 3 Audio Service",
  4193. .stream_name = "Listen 3 Audio Service",
  4194. .cpu_dai_name = "LSM3",
  4195. .platform_name = "msm-lsm-client",
  4196. .dynamic = 1,
  4197. .dpcm_capture = 1,
  4198. .trigger = { SND_SOC_DPCM_TRIGGER_POST,
  4199. SND_SOC_DPCM_TRIGGER_POST },
  4200. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4201. .ignore_suspend = 1,
  4202. .codec_dai_name = "snd-soc-dummy-dai",
  4203. .codec_name = "snd-soc-dummy",
  4204. .id = MSM_FRONTEND_DAI_LSM3,
  4205. },
  4206. {/* hw:x,18 */
  4207. .name = "Listen 4 Audio Service",
  4208. .stream_name = "Listen 4 Audio Service",
  4209. .cpu_dai_name = "LSM4",
  4210. .platform_name = "msm-lsm-client",
  4211. .dynamic = 1,
  4212. .dpcm_capture = 1,
  4213. .trigger = { SND_SOC_DPCM_TRIGGER_POST,
  4214. SND_SOC_DPCM_TRIGGER_POST },
  4215. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4216. .ignore_suspend = 1,
  4217. .codec_dai_name = "snd-soc-dummy-dai",
  4218. .codec_name = "snd-soc-dummy",
  4219. .id = MSM_FRONTEND_DAI_LSM4,
  4220. },
  4221. {/* hw:x,19 */
  4222. .name = "Listen 5 Audio Service",
  4223. .stream_name = "Listen 5 Audio Service",
  4224. .cpu_dai_name = "LSM5",
  4225. .platform_name = "msm-lsm-client",
  4226. .dynamic = 1,
  4227. .dpcm_capture = 1,
  4228. .trigger = { SND_SOC_DPCM_TRIGGER_POST,
  4229. SND_SOC_DPCM_TRIGGER_POST },
  4230. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4231. .ignore_suspend = 1,
  4232. .codec_dai_name = "snd-soc-dummy-dai",
  4233. .codec_name = "snd-soc-dummy",
  4234. .id = MSM_FRONTEND_DAI_LSM5,
  4235. },
  4236. {/* hw:x,20 */
  4237. .name = "Listen 6 Audio Service",
  4238. .stream_name = "Listen 6 Audio Service",
  4239. .cpu_dai_name = "LSM6",
  4240. .platform_name = "msm-lsm-client",
  4241. .dynamic = 1,
  4242. .dpcm_capture = 1,
  4243. .trigger = { SND_SOC_DPCM_TRIGGER_POST,
  4244. SND_SOC_DPCM_TRIGGER_POST },
  4245. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4246. .ignore_suspend = 1,
  4247. .codec_dai_name = "snd-soc-dummy-dai",
  4248. .codec_name = "snd-soc-dummy",
  4249. .id = MSM_FRONTEND_DAI_LSM6,
  4250. },
  4251. {/* hw:x,21 */
  4252. .name = "Listen 7 Audio Service",
  4253. .stream_name = "Listen 7 Audio Service",
  4254. .cpu_dai_name = "LSM7",
  4255. .platform_name = "msm-lsm-client",
  4256. .dynamic = 1,
  4257. .dpcm_capture = 1,
  4258. .trigger = { SND_SOC_DPCM_TRIGGER_POST,
  4259. SND_SOC_DPCM_TRIGGER_POST },
  4260. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4261. .ignore_suspend = 1,
  4262. .codec_dai_name = "snd-soc-dummy-dai",
  4263. .codec_name = "snd-soc-dummy",
  4264. .id = MSM_FRONTEND_DAI_LSM7,
  4265. },
  4266. {/* hw:x,22 */
  4267. .name = "Listen 8 Audio Service",
  4268. .stream_name = "Listen 8 Audio Service",
  4269. .cpu_dai_name = "LSM8",
  4270. .platform_name = "msm-lsm-client",
  4271. .dynamic = 1,
  4272. .dpcm_capture = 1,
  4273. .trigger = { SND_SOC_DPCM_TRIGGER_POST,
  4274. SND_SOC_DPCM_TRIGGER_POST },
  4275. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4276. .ignore_suspend = 1,
  4277. .codec_dai_name = "snd-soc-dummy-dai",
  4278. .codec_name = "snd-soc-dummy",
  4279. .id = MSM_FRONTEND_DAI_LSM8,
  4280. },
  4281. {/* hw:x,23 */
  4282. .name = MSM_DAILINK_NAME(Media9),
  4283. .stream_name = "MultiMedia9",
  4284. .cpu_dai_name = "MultiMedia9",
  4285. .platform_name = "msm-pcm-dsp.0",
  4286. .dynamic = 1,
  4287. .dpcm_playback = 1,
  4288. .dpcm_capture = 1,
  4289. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4290. SND_SOC_DPCM_TRIGGER_POST},
  4291. .codec_dai_name = "snd-soc-dummy-dai",
  4292. .codec_name = "snd-soc-dummy",
  4293. .ignore_suspend = 1,
  4294. /* this dainlink has playback support */
  4295. .ignore_pmdown_time = 1,
  4296. .id = MSM_FRONTEND_DAI_MULTIMEDIA9,
  4297. },
  4298. {/* hw:x,24 */
  4299. .name = MSM_DAILINK_NAME(Compress4),
  4300. .stream_name = "Compress4",
  4301. .cpu_dai_name = "MultiMedia11",
  4302. .platform_name = "msm-compress-dsp",
  4303. .dynamic = 1,
  4304. .dpcm_playback = 1,
  4305. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4306. SND_SOC_DPCM_TRIGGER_POST},
  4307. .codec_dai_name = "snd-soc-dummy-dai",
  4308. .codec_name = "snd-soc-dummy",
  4309. .ignore_suspend = 1,
  4310. .ignore_pmdown_time = 1,
  4311. /* this dainlink has playback support */
  4312. .id = MSM_FRONTEND_DAI_MULTIMEDIA11,
  4313. },
  4314. {/* hw:x,25 */
  4315. .name = MSM_DAILINK_NAME(Compress5),
  4316. .stream_name = "Compress5",
  4317. .cpu_dai_name = "MultiMedia12",
  4318. .platform_name = "msm-compress-dsp",
  4319. .dynamic = 1,
  4320. .dpcm_playback = 1,
  4321. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4322. SND_SOC_DPCM_TRIGGER_POST},
  4323. .codec_dai_name = "snd-soc-dummy-dai",
  4324. .codec_name = "snd-soc-dummy",
  4325. .ignore_suspend = 1,
  4326. .ignore_pmdown_time = 1,
  4327. /* this dainlink has playback support */
  4328. .id = MSM_FRONTEND_DAI_MULTIMEDIA12,
  4329. },
  4330. {/* hw:x,26 */
  4331. .name = MSM_DAILINK_NAME(Compress6),
  4332. .stream_name = "Compress6",
  4333. .cpu_dai_name = "MultiMedia13",
  4334. .platform_name = "msm-compress-dsp",
  4335. .dynamic = 1,
  4336. .dpcm_playback = 1,
  4337. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4338. SND_SOC_DPCM_TRIGGER_POST},
  4339. .codec_dai_name = "snd-soc-dummy-dai",
  4340. .codec_name = "snd-soc-dummy",
  4341. .ignore_suspend = 1,
  4342. .ignore_pmdown_time = 1,
  4343. /* this dainlink has playback support */
  4344. .id = MSM_FRONTEND_DAI_MULTIMEDIA13,
  4345. },
  4346. {/* hw:x,27 */
  4347. .name = MSM_DAILINK_NAME(Compress7),
  4348. .stream_name = "Compress7",
  4349. .cpu_dai_name = "MultiMedia14",
  4350. .platform_name = "msm-compress-dsp",
  4351. .dynamic = 1,
  4352. .dpcm_playback = 1,
  4353. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4354. SND_SOC_DPCM_TRIGGER_POST},
  4355. .codec_dai_name = "snd-soc-dummy-dai",
  4356. .codec_name = "snd-soc-dummy",
  4357. .ignore_suspend = 1,
  4358. .ignore_pmdown_time = 1,
  4359. /* this dainlink has playback support */
  4360. .id = MSM_FRONTEND_DAI_MULTIMEDIA14,
  4361. },
  4362. {/* hw:x,28 */
  4363. .name = MSM_DAILINK_NAME(Compress8),
  4364. .stream_name = "Compress8",
  4365. .cpu_dai_name = "MultiMedia15",
  4366. .platform_name = "msm-compress-dsp",
  4367. .dynamic = 1,
  4368. .dpcm_playback = 1,
  4369. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4370. SND_SOC_DPCM_TRIGGER_POST},
  4371. .codec_dai_name = "snd-soc-dummy-dai",
  4372. .codec_name = "snd-soc-dummy",
  4373. .ignore_suspend = 1,
  4374. .ignore_pmdown_time = 1,
  4375. /* this dainlink has playback support */
  4376. .id = MSM_FRONTEND_DAI_MULTIMEDIA15,
  4377. },
  4378. {/* hw:x,29 */
  4379. .name = MSM_DAILINK_NAME(ULL_NOIRQ_2),
  4380. .stream_name = "MM_NOIRQ_2",
  4381. .cpu_dai_name = "MultiMedia16",
  4382. .platform_name = "msm-pcm-dsp-noirq",
  4383. .dynamic = 1,
  4384. .dpcm_playback = 1,
  4385. .dpcm_capture = 1,
  4386. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4387. SND_SOC_DPCM_TRIGGER_POST},
  4388. .codec_dai_name = "snd-soc-dummy-dai",
  4389. .codec_name = "snd-soc-dummy",
  4390. .ignore_suspend = 1,
  4391. .ignore_pmdown_time = 1,
  4392. /* this dainlink has playback support */
  4393. .id = MSM_FRONTEND_DAI_MULTIMEDIA16,
  4394. .ops = &msm_fe_qos_ops,
  4395. },
  4396. {/* hw:x,30 */
  4397. .name = "CDC_DMA Hostless",
  4398. .stream_name = "CDC_DMA Hostless",
  4399. .cpu_dai_name = "CDC_DMA_HOSTLESS",
  4400. .platform_name = "msm-pcm-hostless",
  4401. .dynamic = 1,
  4402. .dpcm_playback = 1,
  4403. .dpcm_capture = 1,
  4404. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4405. SND_SOC_DPCM_TRIGGER_POST},
  4406. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4407. .ignore_suspend = 1,
  4408. /* this dailink has playback support */
  4409. .ignore_pmdown_time = 1,
  4410. .codec_dai_name = "snd-soc-dummy-dai",
  4411. .codec_name = "snd-soc-dummy",
  4412. },
  4413. {/* hw:x,31 */
  4414. .name = "TX3_CDC_DMA Hostless",
  4415. .stream_name = "TX3_CDC_DMA Hostless",
  4416. .cpu_dai_name = "TX3_CDC_DMA_HOSTLESS",
  4417. .platform_name = "msm-pcm-hostless",
  4418. .dynamic = 1,
  4419. .dpcm_capture = 1,
  4420. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4421. SND_SOC_DPCM_TRIGGER_POST},
  4422. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4423. .ignore_suspend = 1,
  4424. .codec_dai_name = "snd-soc-dummy-dai",
  4425. .codec_name = "snd-soc-dummy",
  4426. },
  4427. {/* hw:x,32 */
  4428. .name = "Tertiary MI2S TX_Hostless",
  4429. .stream_name = "Tertiary MI2S_TX Hostless Capture",
  4430. .cpu_dai_name = "TERT_MI2S_TX_HOSTLESS",
  4431. .platform_name = "msm-pcm-hostless",
  4432. .dynamic = 1,
  4433. .dpcm_capture = 1,
  4434. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4435. SND_SOC_DPCM_TRIGGER_POST},
  4436. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4437. .ignore_suspend = 1,
  4438. .ignore_pmdown_time = 1,
  4439. .codec_dai_name = "snd-soc-dummy-dai",
  4440. .codec_name = "snd-soc-dummy",
  4441. },
  4442. };
  4443. static struct snd_soc_dai_link msm_common_misc_fe_dai_links[] = {
  4444. {/* hw:x,33 */
  4445. .name = MSM_DAILINK_NAME(ASM Loopback),
  4446. .stream_name = "MultiMedia6",
  4447. .cpu_dai_name = "MultiMedia6",
  4448. .platform_name = "msm-pcm-loopback",
  4449. .dynamic = 1,
  4450. .dpcm_playback = 1,
  4451. .dpcm_capture = 1,
  4452. .codec_dai_name = "snd-soc-dummy-dai",
  4453. .codec_name = "snd-soc-dummy",
  4454. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4455. SND_SOC_DPCM_TRIGGER_POST},
  4456. .ignore_suspend = 1,
  4457. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4458. .ignore_pmdown_time = 1,
  4459. .id = MSM_FRONTEND_DAI_MULTIMEDIA6,
  4460. },
  4461. {/* hw:x,34 */
  4462. .name = "USB Audio Hostless",
  4463. .stream_name = "USB Audio Hostless",
  4464. .cpu_dai_name = "USBAUDIO_HOSTLESS",
  4465. .platform_name = "msm-pcm-hostless",
  4466. .dynamic = 1,
  4467. .dpcm_playback = 1,
  4468. .dpcm_capture = 1,
  4469. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4470. SND_SOC_DPCM_TRIGGER_POST},
  4471. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4472. .ignore_suspend = 1,
  4473. .ignore_pmdown_time = 1,
  4474. .codec_dai_name = "snd-soc-dummy-dai",
  4475. .codec_name = "snd-soc-dummy",
  4476. },
  4477. {/* hw:x,35 */
  4478. .name = "SLIMBUS_7 Hostless",
  4479. .stream_name = "SLIMBUS_7 Hostless",
  4480. .cpu_dai_name = "SLIMBUS7_HOSTLESS",
  4481. .platform_name = "msm-pcm-hostless",
  4482. .dynamic = 1,
  4483. .dpcm_capture = 1,
  4484. .dpcm_playback = 1,
  4485. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4486. SND_SOC_DPCM_TRIGGER_POST},
  4487. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4488. .ignore_suspend = 1,
  4489. .ignore_pmdown_time = 1,
  4490. .codec_dai_name = "snd-soc-dummy-dai",
  4491. .codec_name = "snd-soc-dummy",
  4492. },
  4493. {/* hw:x,36 */
  4494. .name = "Compress Capture",
  4495. .stream_name = "Compress9",
  4496. .cpu_dai_name = "MultiMedia17",
  4497. .platform_name = "msm-compress-dsp",
  4498. .dynamic = 1,
  4499. .dpcm_capture = 1,
  4500. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4501. SND_SOC_DPCM_TRIGGER_POST},
  4502. .codec_dai_name = "snd-soc-dummy-dai",
  4503. .codec_name = "snd-soc-dummy",
  4504. .ignore_suspend = 1,
  4505. .ignore_pmdown_time = 1,
  4506. .id = MSM_FRONTEND_DAI_MULTIMEDIA17,
  4507. },
  4508. {/* hw:x,37 */
  4509. .name = "SLIMBUS_8 Hostless",
  4510. .stream_name = "SLIMBUS_8 Hostless",
  4511. .cpu_dai_name = "SLIMBUS8_HOSTLESS",
  4512. .platform_name = "msm-pcm-hostless",
  4513. .dynamic = 1,
  4514. .dpcm_capture = 1,
  4515. .dpcm_playback = 1,
  4516. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  4517. SND_SOC_DPCM_TRIGGER_POST},
  4518. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4519. .ignore_suspend = 1,
  4520. .ignore_pmdown_time = 1,
  4521. .codec_dai_name = "snd-soc-dummy-dai",
  4522. .codec_name = "snd-soc-dummy",
  4523. },
  4524. {/* hw:x,38 */
  4525. .name = LPASS_BE_TX_CDC_DMA_TX_5,
  4526. .stream_name = "TX CDC DMA5 Capture",
  4527. .cpu_dai_name = "msm-dai-cdc-dma-dev.45115",
  4528. .platform_name = "msm-pcm-hostless",
  4529. .codec_name = "bolero_codec",
  4530. .codec_dai_name = "tx_macro_tx3",
  4531. .id = MSM_BACKEND_DAI_TX_CDC_DMA_TX_5,
  4532. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4533. .ignore_suspend = 1,
  4534. .no_host_mode = SND_SOC_DAI_LINK_NO_HOST,
  4535. .ops = &msm_cdc_dma_be_ops,
  4536. },
  4537. };
  4538. static struct snd_soc_dai_link msm_common_be_dai_links[] = {
  4539. /* Backend AFE DAI Links */
  4540. {
  4541. .name = LPASS_BE_AFE_PCM_RX,
  4542. .stream_name = "AFE Playback",
  4543. .cpu_dai_name = "msm-dai-q6-dev.224",
  4544. .platform_name = "msm-pcm-routing",
  4545. .codec_name = "msm-stub-codec.1",
  4546. .codec_dai_name = "msm-stub-rx",
  4547. .no_pcm = 1,
  4548. .dpcm_playback = 1,
  4549. .id = MSM_BACKEND_DAI_AFE_PCM_RX,
  4550. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4551. /* this dainlink has playback support */
  4552. .ignore_pmdown_time = 1,
  4553. .ignore_suspend = 1,
  4554. },
  4555. {
  4556. .name = LPASS_BE_AFE_PCM_TX,
  4557. .stream_name = "AFE Capture",
  4558. .cpu_dai_name = "msm-dai-q6-dev.225",
  4559. .platform_name = "msm-pcm-routing",
  4560. .codec_name = "msm-stub-codec.1",
  4561. .codec_dai_name = "msm-stub-tx",
  4562. .no_pcm = 1,
  4563. .dpcm_capture = 1,
  4564. .id = MSM_BACKEND_DAI_AFE_PCM_TX,
  4565. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4566. .ignore_suspend = 1,
  4567. },
  4568. /* Incall Record Uplink BACK END DAI Link */
  4569. {
  4570. .name = LPASS_BE_INCALL_RECORD_TX,
  4571. .stream_name = "Voice Uplink Capture",
  4572. .cpu_dai_name = "msm-dai-q6-dev.32772",
  4573. .platform_name = "msm-pcm-routing",
  4574. .codec_name = "msm-stub-codec.1",
  4575. .codec_dai_name = "msm-stub-tx",
  4576. .no_pcm = 1,
  4577. .dpcm_capture = 1,
  4578. .id = MSM_BACKEND_DAI_INCALL_RECORD_TX,
  4579. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4580. .ignore_suspend = 1,
  4581. },
  4582. /* Incall Record Downlink BACK END DAI Link */
  4583. {
  4584. .name = LPASS_BE_INCALL_RECORD_RX,
  4585. .stream_name = "Voice Downlink Capture",
  4586. .cpu_dai_name = "msm-dai-q6-dev.32771",
  4587. .platform_name = "msm-pcm-routing",
  4588. .codec_name = "msm-stub-codec.1",
  4589. .codec_dai_name = "msm-stub-tx",
  4590. .no_pcm = 1,
  4591. .dpcm_capture = 1,
  4592. .id = MSM_BACKEND_DAI_INCALL_RECORD_RX,
  4593. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4594. .ignore_suspend = 1,
  4595. },
  4596. /* Incall Music BACK END DAI Link */
  4597. {
  4598. .name = LPASS_BE_VOICE_PLAYBACK_TX,
  4599. .stream_name = "Voice Farend Playback",
  4600. .cpu_dai_name = "msm-dai-q6-dev.32773",
  4601. .platform_name = "msm-pcm-routing",
  4602. .codec_name = "msm-stub-codec.1",
  4603. .codec_dai_name = "msm-stub-rx",
  4604. .no_pcm = 1,
  4605. .dpcm_playback = 1,
  4606. .id = MSM_BACKEND_DAI_VOICE_PLAYBACK_TX,
  4607. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4608. .ignore_suspend = 1,
  4609. .ignore_pmdown_time = 1,
  4610. },
  4611. /* Incall Music 2 BACK END DAI Link */
  4612. {
  4613. .name = LPASS_BE_VOICE2_PLAYBACK_TX,
  4614. .stream_name = "Voice2 Farend Playback",
  4615. .cpu_dai_name = "msm-dai-q6-dev.32770",
  4616. .platform_name = "msm-pcm-routing",
  4617. .codec_name = "msm-stub-codec.1",
  4618. .codec_dai_name = "msm-stub-rx",
  4619. .no_pcm = 1,
  4620. .dpcm_playback = 1,
  4621. .id = MSM_BACKEND_DAI_VOICE2_PLAYBACK_TX,
  4622. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4623. .ignore_suspend = 1,
  4624. .ignore_pmdown_time = 1,
  4625. },
  4626. {
  4627. .name = LPASS_BE_USB_AUDIO_RX,
  4628. .stream_name = "USB Audio Playback",
  4629. .cpu_dai_name = "msm-dai-q6-dev.28672",
  4630. .platform_name = "msm-pcm-routing",
  4631. .codec_name = "msm-stub-codec.1",
  4632. .codec_dai_name = "msm-stub-rx",
  4633. .dynamic_be = 1,
  4634. .no_pcm = 1,
  4635. .dpcm_playback = 1,
  4636. .id = MSM_BACKEND_DAI_USB_RX,
  4637. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4638. .ignore_pmdown_time = 1,
  4639. .ignore_suspend = 1,
  4640. },
  4641. {
  4642. .name = LPASS_BE_USB_AUDIO_TX,
  4643. .stream_name = "USB Audio Capture",
  4644. .cpu_dai_name = "msm-dai-q6-dev.28673",
  4645. .platform_name = "msm-pcm-routing",
  4646. .codec_name = "msm-stub-codec.1",
  4647. .codec_dai_name = "msm-stub-tx",
  4648. .no_pcm = 1,
  4649. .dpcm_capture = 1,
  4650. .id = MSM_BACKEND_DAI_USB_TX,
  4651. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4652. .ignore_suspend = 1,
  4653. },
  4654. };
  4655. static struct snd_soc_dai_link msm_tdm_be_dai_links[] = {
  4656. {
  4657. .name = LPASS_BE_PRI_TDM_RX_0,
  4658. .stream_name = "Primary TDM0 Playback",
  4659. .cpu_dai_name = "msm-dai-q6-tdm.36864",
  4660. .platform_name = "msm-pcm-routing",
  4661. .codec_name = "msm-stub-codec.1",
  4662. .codec_dai_name = "msm-stub-rx",
  4663. .no_pcm = 1,
  4664. .dpcm_playback = 1,
  4665. .id = MSM_BACKEND_DAI_PRI_TDM_RX_0,
  4666. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4667. .ops = &bengal_tdm_be_ops,
  4668. .ignore_suspend = 1,
  4669. .ignore_pmdown_time = 1,
  4670. },
  4671. {
  4672. .name = LPASS_BE_PRI_TDM_TX_0,
  4673. .stream_name = "Primary TDM0 Capture",
  4674. .cpu_dai_name = "msm-dai-q6-tdm.36865",
  4675. .platform_name = "msm-pcm-routing",
  4676. .codec_name = "msm-stub-codec.1",
  4677. .codec_dai_name = "msm-stub-tx",
  4678. .no_pcm = 1,
  4679. .dpcm_capture = 1,
  4680. .id = MSM_BACKEND_DAI_PRI_TDM_TX_0,
  4681. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4682. .ops = &bengal_tdm_be_ops,
  4683. .ignore_suspend = 1,
  4684. },
  4685. {
  4686. .name = LPASS_BE_SEC_TDM_RX_0,
  4687. .stream_name = "Secondary TDM0 Playback",
  4688. .cpu_dai_name = "msm-dai-q6-tdm.36880",
  4689. .platform_name = "msm-pcm-routing",
  4690. .codec_name = "msm-stub-codec.1",
  4691. .codec_dai_name = "msm-stub-rx",
  4692. .no_pcm = 1,
  4693. .dpcm_playback = 1,
  4694. .id = MSM_BACKEND_DAI_SEC_TDM_RX_0,
  4695. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4696. .ops = &bengal_tdm_be_ops,
  4697. .ignore_suspend = 1,
  4698. .ignore_pmdown_time = 1,
  4699. },
  4700. {
  4701. .name = LPASS_BE_SEC_TDM_TX_0,
  4702. .stream_name = "Secondary TDM0 Capture",
  4703. .cpu_dai_name = "msm-dai-q6-tdm.36881",
  4704. .platform_name = "msm-pcm-routing",
  4705. .codec_name = "msm-stub-codec.1",
  4706. .codec_dai_name = "msm-stub-tx",
  4707. .no_pcm = 1,
  4708. .dpcm_capture = 1,
  4709. .id = MSM_BACKEND_DAI_SEC_TDM_TX_0,
  4710. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4711. .ops = &bengal_tdm_be_ops,
  4712. .ignore_suspend = 1,
  4713. },
  4714. {
  4715. .name = LPASS_BE_TERT_TDM_RX_0,
  4716. .stream_name = "Tertiary TDM0 Playback",
  4717. .cpu_dai_name = "msm-dai-q6-tdm.36896",
  4718. .platform_name = "msm-pcm-routing",
  4719. .codec_name = "msm-stub-codec.1",
  4720. .codec_dai_name = "msm-stub-rx",
  4721. .no_pcm = 1,
  4722. .dpcm_playback = 1,
  4723. .id = MSM_BACKEND_DAI_TERT_TDM_RX_0,
  4724. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4725. .ops = &bengal_tdm_be_ops,
  4726. .ignore_suspend = 1,
  4727. .ignore_pmdown_time = 1,
  4728. },
  4729. {
  4730. .name = LPASS_BE_TERT_TDM_TX_0,
  4731. .stream_name = "Tertiary TDM0 Capture",
  4732. .cpu_dai_name = "msm-dai-q6-tdm.36897",
  4733. .platform_name = "msm-pcm-routing",
  4734. .codec_name = "msm-stub-codec.1",
  4735. .codec_dai_name = "msm-stub-tx",
  4736. .no_pcm = 1,
  4737. .dpcm_capture = 1,
  4738. .id = MSM_BACKEND_DAI_TERT_TDM_TX_0,
  4739. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4740. .ops = &bengal_tdm_be_ops,
  4741. .ignore_suspend = 1,
  4742. },
  4743. {
  4744. .name = LPASS_BE_QUAT_TDM_RX_0,
  4745. .stream_name = "Quaternary TDM0 Playback",
  4746. .cpu_dai_name = "msm-dai-q6-tdm.36912",
  4747. .platform_name = "msm-pcm-routing",
  4748. .codec_name = "msm-stub-codec.1",
  4749. .codec_dai_name = "msm-stub-rx",
  4750. .no_pcm = 1,
  4751. .dpcm_playback = 1,
  4752. .id = MSM_BACKEND_DAI_QUAT_TDM_RX_0,
  4753. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4754. .ops = &bengal_tdm_be_ops,
  4755. .ignore_suspend = 1,
  4756. .ignore_pmdown_time = 1,
  4757. },
  4758. {
  4759. .name = LPASS_BE_QUAT_TDM_TX_0,
  4760. .stream_name = "Quaternary TDM0 Capture",
  4761. .cpu_dai_name = "msm-dai-q6-tdm.36913",
  4762. .platform_name = "msm-pcm-routing",
  4763. .codec_name = "msm-stub-codec.1",
  4764. .codec_dai_name = "msm-stub-tx",
  4765. .no_pcm = 1,
  4766. .dpcm_capture = 1,
  4767. .id = MSM_BACKEND_DAI_QUAT_TDM_TX_0,
  4768. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4769. .ops = &bengal_tdm_be_ops,
  4770. .ignore_suspend = 1,
  4771. },
  4772. };
  4773. static struct snd_soc_dai_link msm_wcn_btfm_be_dai_links[] = {
  4774. {
  4775. .name = LPASS_BE_SLIMBUS_7_RX,
  4776. .stream_name = "Slimbus7 Playback",
  4777. .cpu_dai_name = "msm-dai-q6-dev.16398",
  4778. .platform_name = "msm-pcm-routing",
  4779. .codec_name = "btfmslim_slave",
  4780. /* BT codec driver determines capabilities based on
  4781. * dai name, bt codecdai name should always contains
  4782. * supported usecase information
  4783. */
  4784. .codec_dai_name = "btfm_bt_sco_a2dp_slim_rx",
  4785. .no_pcm = 1,
  4786. .dpcm_playback = 1,
  4787. .id = MSM_BACKEND_DAI_SLIMBUS_7_RX,
  4788. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4789. .init = &msm_wcn_init,
  4790. .ops = &msm_wcn_ops,
  4791. /* dai link has playback support */
  4792. .ignore_pmdown_time = 1,
  4793. .ignore_suspend = 1,
  4794. },
  4795. {
  4796. .name = LPASS_BE_SLIMBUS_7_TX,
  4797. .stream_name = "Slimbus7 Capture",
  4798. .cpu_dai_name = "msm-dai-q6-dev.16399",
  4799. .platform_name = "msm-pcm-routing",
  4800. .codec_name = "btfmslim_slave",
  4801. .codec_dai_name = "btfm_bt_sco_slim_tx",
  4802. .no_pcm = 1,
  4803. .dpcm_capture = 1,
  4804. .id = MSM_BACKEND_DAI_SLIMBUS_7_TX,
  4805. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4806. .ops = &msm_wcn_ops,
  4807. .ignore_suspend = 1,
  4808. },
  4809. {
  4810. .name = LPASS_BE_SLIMBUS_8_TX,
  4811. .stream_name = "Slimbus8 Capture",
  4812. .cpu_dai_name = "msm-dai-q6-dev.16401",
  4813. .platform_name = "msm-pcm-routing",
  4814. .codec_name = "btfmslim_slave",
  4815. .codec_dai_name = "btfm_fm_slim_tx",
  4816. .no_pcm = 1,
  4817. .dpcm_capture = 1,
  4818. .id = MSM_BACKEND_DAI_SLIMBUS_8_TX,
  4819. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4820. .ops = &msm_wcn_ops,
  4821. .ignore_suspend = 1,
  4822. },
  4823. };
  4824. static struct snd_soc_dai_link msm_mi2s_be_dai_links[] = {
  4825. {
  4826. .name = LPASS_BE_PRI_MI2S_RX,
  4827. .stream_name = "Primary MI2S Playback",
  4828. .cpu_dai_name = "msm-dai-q6-mi2s.0",
  4829. .platform_name = "msm-pcm-routing",
  4830. .codec_name = "msm-stub-codec.1",
  4831. .codec_dai_name = "msm-stub-rx",
  4832. .no_pcm = 1,
  4833. .dpcm_playback = 1,
  4834. .id = MSM_BACKEND_DAI_PRI_MI2S_RX,
  4835. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4836. .ops = &msm_mi2s_be_ops,
  4837. .ignore_suspend = 1,
  4838. .ignore_pmdown_time = 1,
  4839. },
  4840. {
  4841. .name = LPASS_BE_PRI_MI2S_TX,
  4842. .stream_name = "Primary MI2S Capture",
  4843. .cpu_dai_name = "msm-dai-q6-mi2s.0",
  4844. .platform_name = "msm-pcm-routing",
  4845. .codec_name = "msm-stub-codec.1",
  4846. .codec_dai_name = "msm-stub-tx",
  4847. .no_pcm = 1,
  4848. .dpcm_capture = 1,
  4849. .id = MSM_BACKEND_DAI_PRI_MI2S_TX,
  4850. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4851. .ops = &msm_mi2s_be_ops,
  4852. .ignore_suspend = 1,
  4853. },
  4854. {
  4855. .name = LPASS_BE_SEC_MI2S_RX,
  4856. .stream_name = "Secondary MI2S Playback",
  4857. .cpu_dai_name = "msm-dai-q6-mi2s.1",
  4858. .platform_name = "msm-pcm-routing",
  4859. .codec_name = "msm-stub-codec.1",
  4860. .codec_dai_name = "msm-stub-rx",
  4861. .no_pcm = 1,
  4862. .dpcm_playback = 1,
  4863. .id = MSM_BACKEND_DAI_SECONDARY_MI2S_RX,
  4864. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4865. .ops = &msm_mi2s_be_ops,
  4866. .ignore_suspend = 1,
  4867. .ignore_pmdown_time = 1,
  4868. },
  4869. {
  4870. .name = LPASS_BE_SEC_MI2S_TX,
  4871. .stream_name = "Secondary MI2S Capture",
  4872. .cpu_dai_name = "msm-dai-q6-mi2s.1",
  4873. .platform_name = "msm-pcm-routing",
  4874. .codec_name = "msm-stub-codec.1",
  4875. .codec_dai_name = "msm-stub-tx",
  4876. .no_pcm = 1,
  4877. .dpcm_capture = 1,
  4878. .id = MSM_BACKEND_DAI_SECONDARY_MI2S_TX,
  4879. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4880. .ops = &msm_mi2s_be_ops,
  4881. .ignore_suspend = 1,
  4882. },
  4883. {
  4884. .name = LPASS_BE_TERT_MI2S_RX,
  4885. .stream_name = "Tertiary MI2S Playback",
  4886. .cpu_dai_name = "msm-dai-q6-mi2s.2",
  4887. .platform_name = "msm-pcm-routing",
  4888. .codec_name = "msm-stub-codec.1",
  4889. .codec_dai_name = "msm-stub-rx",
  4890. .no_pcm = 1,
  4891. .dpcm_playback = 1,
  4892. .id = MSM_BACKEND_DAI_TERTIARY_MI2S_RX,
  4893. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4894. .ops = &msm_mi2s_be_ops,
  4895. .ignore_suspend = 1,
  4896. .ignore_pmdown_time = 1,
  4897. },
  4898. {
  4899. .name = LPASS_BE_TERT_MI2S_TX,
  4900. .stream_name = "Tertiary MI2S Capture",
  4901. .cpu_dai_name = "msm-dai-q6-mi2s.2",
  4902. .platform_name = "msm-pcm-routing",
  4903. .codec_name = "msm-stub-codec.1",
  4904. .codec_dai_name = "msm-stub-tx",
  4905. .no_pcm = 1,
  4906. .dpcm_capture = 1,
  4907. .id = MSM_BACKEND_DAI_TERTIARY_MI2S_TX,
  4908. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4909. .ops = &msm_mi2s_be_ops,
  4910. .ignore_suspend = 1,
  4911. },
  4912. {
  4913. .name = LPASS_BE_QUAT_MI2S_RX,
  4914. .stream_name = "Quaternary MI2S Playback",
  4915. .cpu_dai_name = "msm-dai-q6-mi2s.3",
  4916. .platform_name = "msm-pcm-routing",
  4917. .codec_name = "msm-stub-codec.1",
  4918. .codec_dai_name = "msm-stub-rx",
  4919. .no_pcm = 1,
  4920. .dpcm_playback = 1,
  4921. .id = MSM_BACKEND_DAI_QUATERNARY_MI2S_RX,
  4922. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4923. .ops = &msm_mi2s_be_ops,
  4924. .ignore_suspend = 1,
  4925. .ignore_pmdown_time = 1,
  4926. },
  4927. {
  4928. .name = LPASS_BE_QUAT_MI2S_TX,
  4929. .stream_name = "Quaternary MI2S Capture",
  4930. .cpu_dai_name = "msm-dai-q6-mi2s.3",
  4931. .platform_name = "msm-pcm-routing",
  4932. .codec_name = "msm-stub-codec.1",
  4933. .codec_dai_name = "msm-stub-tx",
  4934. .no_pcm = 1,
  4935. .dpcm_capture = 1,
  4936. .id = MSM_BACKEND_DAI_QUATERNARY_MI2S_TX,
  4937. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4938. .ops = &msm_mi2s_be_ops,
  4939. .ignore_suspend = 1,
  4940. },
  4941. };
  4942. static struct snd_soc_dai_link msm_auxpcm_be_dai_links[] = {
  4943. /* Primary AUX PCM Backend DAI Links */
  4944. {
  4945. .name = LPASS_BE_AUXPCM_RX,
  4946. .stream_name = "AUX PCM Playback",
  4947. .cpu_dai_name = "msm-dai-q6-auxpcm.1",
  4948. .platform_name = "msm-pcm-routing",
  4949. .codec_name = "msm-stub-codec.1",
  4950. .codec_dai_name = "msm-stub-rx",
  4951. .no_pcm = 1,
  4952. .dpcm_playback = 1,
  4953. .id = MSM_BACKEND_DAI_AUXPCM_RX,
  4954. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4955. .ops = &bengal_aux_be_ops,
  4956. .ignore_pmdown_time = 1,
  4957. .ignore_suspend = 1,
  4958. },
  4959. {
  4960. .name = LPASS_BE_AUXPCM_TX,
  4961. .stream_name = "AUX PCM Capture",
  4962. .cpu_dai_name = "msm-dai-q6-auxpcm.1",
  4963. .platform_name = "msm-pcm-routing",
  4964. .codec_name = "msm-stub-codec.1",
  4965. .codec_dai_name = "msm-stub-tx",
  4966. .no_pcm = 1,
  4967. .dpcm_capture = 1,
  4968. .id = MSM_BACKEND_DAI_AUXPCM_TX,
  4969. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4970. .ops = &bengal_aux_be_ops,
  4971. .ignore_suspend = 1,
  4972. },
  4973. /* Secondary AUX PCM Backend DAI Links */
  4974. {
  4975. .name = LPASS_BE_SEC_AUXPCM_RX,
  4976. .stream_name = "Sec AUX PCM Playback",
  4977. .cpu_dai_name = "msm-dai-q6-auxpcm.2",
  4978. .platform_name = "msm-pcm-routing",
  4979. .codec_name = "msm-stub-codec.1",
  4980. .codec_dai_name = "msm-stub-rx",
  4981. .no_pcm = 1,
  4982. .dpcm_playback = 1,
  4983. .id = MSM_BACKEND_DAI_SEC_AUXPCM_RX,
  4984. .be_hw_params_fixup = msm_be_hw_params_fixup,
  4985. .ops = &bengal_aux_be_ops,
  4986. .ignore_pmdown_time = 1,
  4987. .ignore_suspend = 1,
  4988. },
  4989. {
  4990. .name = LPASS_BE_SEC_AUXPCM_TX,
  4991. .stream_name = "Sec AUX PCM Capture",
  4992. .cpu_dai_name = "msm-dai-q6-auxpcm.2",
  4993. .platform_name = "msm-pcm-routing",
  4994. .codec_name = "msm-stub-codec.1",
  4995. .codec_dai_name = "msm-stub-tx",
  4996. .no_pcm = 1,
  4997. .dpcm_capture = 1,
  4998. .id = MSM_BACKEND_DAI_SEC_AUXPCM_TX,
  4999. .be_hw_params_fixup = msm_be_hw_params_fixup,
  5000. .ops = &bengal_aux_be_ops,
  5001. .ignore_suspend = 1,
  5002. },
  5003. /* Tertiary AUX PCM Backend DAI Links */
  5004. {
  5005. .name = LPASS_BE_TERT_AUXPCM_RX,
  5006. .stream_name = "Tert AUX PCM Playback",
  5007. .cpu_dai_name = "msm-dai-q6-auxpcm.3",
  5008. .platform_name = "msm-pcm-routing",
  5009. .codec_name = "msm-stub-codec.1",
  5010. .codec_dai_name = "msm-stub-rx",
  5011. .no_pcm = 1,
  5012. .dpcm_playback = 1,
  5013. .id = MSM_BACKEND_DAI_TERT_AUXPCM_RX,
  5014. .be_hw_params_fixup = msm_be_hw_params_fixup,
  5015. .ops = &bengal_aux_be_ops,
  5016. .ignore_suspend = 1,
  5017. },
  5018. {
  5019. .name = LPASS_BE_TERT_AUXPCM_TX,
  5020. .stream_name = "Tert AUX PCM Capture",
  5021. .cpu_dai_name = "msm-dai-q6-auxpcm.3",
  5022. .platform_name = "msm-pcm-routing",
  5023. .codec_name = "msm-stub-codec.1",
  5024. .codec_dai_name = "msm-stub-tx",
  5025. .no_pcm = 1,
  5026. .dpcm_capture = 1,
  5027. .id = MSM_BACKEND_DAI_TERT_AUXPCM_TX,
  5028. .be_hw_params_fixup = msm_be_hw_params_fixup,
  5029. .ops = &bengal_aux_be_ops,
  5030. .ignore_suspend = 1,
  5031. },
  5032. /* Quaternary AUX PCM Backend DAI Links */
  5033. {
  5034. .name = LPASS_BE_QUAT_AUXPCM_RX,
  5035. .stream_name = "Quat AUX PCM Playback",
  5036. .cpu_dai_name = "msm-dai-q6-auxpcm.4",
  5037. .platform_name = "msm-pcm-routing",
  5038. .codec_name = "msm-stub-codec.1",
  5039. .codec_dai_name = "msm-stub-rx",
  5040. .no_pcm = 1,
  5041. .dpcm_playback = 1,
  5042. .id = MSM_BACKEND_DAI_QUAT_AUXPCM_RX,
  5043. .be_hw_params_fixup = msm_be_hw_params_fixup,
  5044. .ops = &bengal_aux_be_ops,
  5045. .ignore_suspend = 1,
  5046. },
  5047. {
  5048. .name = LPASS_BE_QUAT_AUXPCM_TX,
  5049. .stream_name = "Quat AUX PCM Capture",
  5050. .cpu_dai_name = "msm-dai-q6-auxpcm.4",
  5051. .platform_name = "msm-pcm-routing",
  5052. .codec_name = "msm-stub-codec.1",
  5053. .codec_dai_name = "msm-stub-tx",
  5054. .no_pcm = 1,
  5055. .dpcm_capture = 1,
  5056. .id = MSM_BACKEND_DAI_QUAT_AUXPCM_TX,
  5057. .be_hw_params_fixup = msm_be_hw_params_fixup,
  5058. .ops = &bengal_aux_be_ops,
  5059. .ignore_suspend = 1,
  5060. },
  5061. };
  5062. static struct snd_soc_dai_link msm_rx_tx_cdc_dma_be_dai_links[] = {
  5063. /* RX CDC DMA Backend DAI Links */
  5064. {
  5065. .name = LPASS_BE_RX_CDC_DMA_RX_0,
  5066. .stream_name = "RX CDC DMA0 Playback",
  5067. .cpu_dai_name = "msm-dai-cdc-dma-dev.45104",
  5068. .platform_name = "msm-pcm-routing",
  5069. .codec_name = "bolero_codec",
  5070. .codec_dai_name = "rx_macro_rx1",
  5071. .dynamic_be = 1,
  5072. .no_pcm = 1,
  5073. .dpcm_playback = 1,
  5074. .id = MSM_BACKEND_DAI_RX_CDC_DMA_RX_0,
  5075. .be_hw_params_fixup = msm_be_hw_params_fixup,
  5076. .ignore_pmdown_time = 1,
  5077. .ignore_suspend = 1,
  5078. .ops = &msm_cdc_dma_be_ops,
  5079. },
  5080. {
  5081. .name = LPASS_BE_RX_CDC_DMA_RX_1,
  5082. .stream_name = "RX CDC DMA1 Playback",
  5083. .cpu_dai_name = "msm-dai-cdc-dma-dev.45106",
  5084. .platform_name = "msm-pcm-routing",
  5085. .codec_name = "bolero_codec",
  5086. .codec_dai_name = "rx_macro_rx2",
  5087. .dynamic_be = 1,
  5088. .no_pcm = 1,
  5089. .dpcm_playback = 1,
  5090. .id = MSM_BACKEND_DAI_RX_CDC_DMA_RX_1,
  5091. .be_hw_params_fixup = msm_be_hw_params_fixup,
  5092. .ignore_pmdown_time = 1,
  5093. .ignore_suspend = 1,
  5094. .ops = &msm_cdc_dma_be_ops,
  5095. },
  5096. {
  5097. .name = LPASS_BE_RX_CDC_DMA_RX_2,
  5098. .stream_name = "RX CDC DMA2 Playback",
  5099. .cpu_dai_name = "msm-dai-cdc-dma-dev.45108",
  5100. .platform_name = "msm-pcm-routing",
  5101. .codec_name = "bolero_codec",
  5102. .codec_dai_name = "rx_macro_rx3",
  5103. .dynamic_be = 1,
  5104. .no_pcm = 1,
  5105. .dpcm_playback = 1,
  5106. .id = MSM_BACKEND_DAI_RX_CDC_DMA_RX_2,
  5107. .be_hw_params_fixup = msm_be_hw_params_fixup,
  5108. .ignore_pmdown_time = 1,
  5109. .ignore_suspend = 1,
  5110. .ops = &msm_cdc_dma_be_ops,
  5111. },
  5112. {
  5113. .name = LPASS_BE_RX_CDC_DMA_RX_3,
  5114. .stream_name = "RX CDC DMA3 Playback",
  5115. .cpu_dai_name = "msm-dai-cdc-dma-dev.45110",
  5116. .platform_name = "msm-pcm-routing",
  5117. .codec_name = "bolero_codec",
  5118. .codec_dai_name = "rx_macro_rx4",
  5119. .dynamic_be = 1,
  5120. .no_pcm = 1,
  5121. .dpcm_playback = 1,
  5122. .id = MSM_BACKEND_DAI_RX_CDC_DMA_RX_3,
  5123. .be_hw_params_fixup = msm_be_hw_params_fixup,
  5124. .ignore_pmdown_time = 1,
  5125. .ignore_suspend = 1,
  5126. .ops = &msm_cdc_dma_be_ops,
  5127. },
  5128. /* TX CDC DMA Backend DAI Links */
  5129. {
  5130. .name = LPASS_BE_TX_CDC_DMA_TX_3,
  5131. .stream_name = "TX CDC DMA3 Capture",
  5132. .cpu_dai_name = "msm-dai-cdc-dma-dev.45111",
  5133. .platform_name = "msm-pcm-routing",
  5134. .codec_name = "bolero_codec",
  5135. .codec_dai_name = "tx_macro_tx1",
  5136. .no_pcm = 1,
  5137. .dpcm_capture = 1,
  5138. .id = MSM_BACKEND_DAI_TX_CDC_DMA_TX_3,
  5139. .be_hw_params_fixup = msm_be_hw_params_fixup,
  5140. .ignore_suspend = 1,
  5141. .ops = &msm_cdc_dma_be_ops,
  5142. },
  5143. {
  5144. .name = LPASS_BE_TX_CDC_DMA_TX_4,
  5145. .stream_name = "TX CDC DMA4 Capture",
  5146. .cpu_dai_name = "msm-dai-cdc-dma-dev.45113",
  5147. .platform_name = "msm-pcm-routing",
  5148. .codec_name = "bolero_codec",
  5149. .codec_dai_name = "tx_macro_tx2",
  5150. .no_pcm = 1,
  5151. .dpcm_capture = 1,
  5152. .id = MSM_BACKEND_DAI_TX_CDC_DMA_TX_4,
  5153. .be_hw_params_fixup = msm_be_hw_params_fixup,
  5154. .ignore_suspend = 1,
  5155. .ops = &msm_cdc_dma_be_ops,
  5156. },
  5157. };
  5158. static struct snd_soc_dai_link msm_va_cdc_dma_be_dai_links[] = {
  5159. {
  5160. .name = LPASS_BE_VA_CDC_DMA_TX_0,
  5161. .stream_name = "VA CDC DMA0 Capture",
  5162. .cpu_dai_name = "msm-dai-cdc-dma-dev.45089",
  5163. .platform_name = "msm-pcm-routing",
  5164. .codec_name = "bolero_codec",
  5165. .codec_dai_name = "va_macro_tx1",
  5166. .no_pcm = 1,
  5167. .dpcm_capture = 1,
  5168. .init = &msm_int_audrx_init,
  5169. .id = MSM_BACKEND_DAI_VA_CDC_DMA_TX_0,
  5170. .be_hw_params_fixup = msm_be_hw_params_fixup,
  5171. .ignore_suspend = 1,
  5172. .ops = &msm_cdc_dma_be_ops,
  5173. },
  5174. {
  5175. .name = LPASS_BE_VA_CDC_DMA_TX_1,
  5176. .stream_name = "VA CDC DMA1 Capture",
  5177. .cpu_dai_name = "msm-dai-cdc-dma-dev.45091",
  5178. .platform_name = "msm-pcm-routing",
  5179. .codec_name = "bolero_codec",
  5180. .codec_dai_name = "va_macro_tx2",
  5181. .no_pcm = 1,
  5182. .dpcm_capture = 1,
  5183. .id = MSM_BACKEND_DAI_VA_CDC_DMA_TX_1,
  5184. .be_hw_params_fixup = msm_be_hw_params_fixup,
  5185. .ignore_suspend = 1,
  5186. .ops = &msm_cdc_dma_be_ops,
  5187. },
  5188. {
  5189. .name = LPASS_BE_VA_CDC_DMA_TX_2,
  5190. .stream_name = "VA CDC DMA2 Capture",
  5191. .cpu_dai_name = "msm-dai-cdc-dma-dev.45093",
  5192. .platform_name = "msm-pcm-routing",
  5193. .codec_name = "bolero_codec",
  5194. .codec_dai_name = "va_macro_tx3",
  5195. .no_pcm = 1,
  5196. .dpcm_capture = 1,
  5197. .id = MSM_BACKEND_DAI_VA_CDC_DMA_TX_2,
  5198. .be_hw_params_fixup = msm_be_hw_params_fixup,
  5199. .ignore_suspend = 1,
  5200. .ops = &msm_cdc_dma_be_ops,
  5201. },
  5202. };
  5203. static struct snd_soc_dai_link msm_afe_rxtx_lb_be_dai_link[] = {
  5204. {
  5205. .name = LPASS_BE_AFE_LOOPBACK_TX,
  5206. .stream_name = "AFE Loopback Capture",
  5207. .cpu_dai_name = "msm-dai-q6-dev.24577",
  5208. .platform_name = "msm-pcm-routing",
  5209. .codec_name = "msm-stub-codec.1",
  5210. .codec_dai_name = "msm-stub-tx",
  5211. .no_pcm = 1,
  5212. .dpcm_capture = 1,
  5213. .id = MSM_BACKEND_DAI_AFE_LOOPBACK_TX,
  5214. .be_hw_params_fixup = msm_be_hw_params_fixup,
  5215. .ignore_pmdown_time = 1,
  5216. .ignore_suspend = 1,
  5217. },
  5218. };
  5219. static struct snd_soc_dai_link msm_bengal_dai_links[
  5220. ARRAY_SIZE(msm_common_dai_links) +
  5221. ARRAY_SIZE(msm_common_misc_fe_dai_links) +
  5222. ARRAY_SIZE(msm_common_be_dai_links) +
  5223. ARRAY_SIZE(msm_mi2s_be_dai_links) +
  5224. ARRAY_SIZE(msm_auxpcm_be_dai_links) +
  5225. ARRAY_SIZE(msm_rx_tx_cdc_dma_be_dai_links) +
  5226. ARRAY_SIZE(msm_va_cdc_dma_be_dai_links) +
  5227. ARRAY_SIZE(msm_afe_rxtx_lb_be_dai_link) +
  5228. ARRAY_SIZE(msm_wcn_btfm_be_dai_links) +
  5229. ARRAY_SIZE(msm_tdm_be_dai_links)];
  5230. static int msm_populate_dai_link_component_of_node(
  5231. struct snd_soc_card *card)
  5232. {
  5233. int i, index, ret = 0;
  5234. struct device *cdev = card->dev;
  5235. struct snd_soc_dai_link *dai_link = card->dai_link;
  5236. struct device_node *np;
  5237. if (!cdev) {
  5238. dev_err(cdev, "%s: Sound card device memory NULL\n", __func__);
  5239. return -ENODEV;
  5240. }
  5241. for (i = 0; i < card->num_links; i++) {
  5242. if (dai_link[i].platform_of_node && dai_link[i].cpu_of_node)
  5243. continue;
  5244. /* populate platform_of_node for snd card dai links */
  5245. if (dai_link[i].platform_name &&
  5246. !dai_link[i].platform_of_node) {
  5247. index = of_property_match_string(cdev->of_node,
  5248. "asoc-platform-names",
  5249. dai_link[i].platform_name);
  5250. if (index < 0) {
  5251. dev_err(cdev,
  5252. "%s: No match found for platform name: %s\n",
  5253. __func__, dai_link[i].platform_name);
  5254. ret = index;
  5255. goto err;
  5256. }
  5257. np = of_parse_phandle(cdev->of_node, "asoc-platform",
  5258. index);
  5259. if (!np) {
  5260. dev_err(cdev,
  5261. "%s: retrieving phandle for platform %s, index %d failed\n",
  5262. __func__, dai_link[i].platform_name,
  5263. index);
  5264. ret = -ENODEV;
  5265. goto err;
  5266. }
  5267. dai_link[i].platform_of_node = np;
  5268. dai_link[i].platform_name = NULL;
  5269. }
  5270. /* populate cpu_of_node for snd card dai links */
  5271. if (dai_link[i].cpu_dai_name && !dai_link[i].cpu_of_node) {
  5272. index = of_property_match_string(cdev->of_node,
  5273. "asoc-cpu-names",
  5274. dai_link[i].cpu_dai_name);
  5275. if (index >= 0) {
  5276. np = of_parse_phandle(cdev->of_node, "asoc-cpu",
  5277. index);
  5278. if (!np) {
  5279. dev_err(cdev,
  5280. "%s: retrieving phandle for cpu dai %s failed\n",
  5281. __func__,
  5282. dai_link[i].cpu_dai_name);
  5283. ret = -ENODEV;
  5284. goto err;
  5285. }
  5286. dai_link[i].cpu_of_node = np;
  5287. dai_link[i].cpu_dai_name = NULL;
  5288. }
  5289. }
  5290. /* populate codec_of_node for snd card dai links */
  5291. if (dai_link[i].codec_name && !dai_link[i].codec_of_node) {
  5292. index = of_property_match_string(cdev->of_node,
  5293. "asoc-codec-names",
  5294. dai_link[i].codec_name);
  5295. if (index < 0)
  5296. continue;
  5297. np = of_parse_phandle(cdev->of_node, "asoc-codec",
  5298. index);
  5299. if (!np) {
  5300. dev_err(cdev,
  5301. "%s: retrieving phandle for codec %s failed\n",
  5302. __func__, dai_link[i].codec_name);
  5303. ret = -ENODEV;
  5304. goto err;
  5305. }
  5306. dai_link[i].codec_of_node = np;
  5307. dai_link[i].codec_name = NULL;
  5308. }
  5309. }
  5310. err:
  5311. return ret;
  5312. }
  5313. static int msm_audrx_stub_init(struct snd_soc_pcm_runtime *rtd)
  5314. {
  5315. int ret = -EINVAL;
  5316. struct snd_soc_component *component =
  5317. snd_soc_rtdcom_lookup(rtd, "msm-stub-codec");
  5318. if (!component) {
  5319. pr_err("* %s: No match for msm-stub-codec component\n",
  5320. __func__);
  5321. return ret;
  5322. }
  5323. ret = snd_soc_add_component_controls(component, msm_snd_controls,
  5324. ARRAY_SIZE(msm_snd_controls));
  5325. if (ret < 0) {
  5326. dev_err(component->dev,
  5327. "%s: add_codec_controls failed, err = %d\n",
  5328. __func__, ret);
  5329. return ret;
  5330. }
  5331. return ret;
  5332. }
  5333. static int msm_snd_stub_hw_params(struct snd_pcm_substream *substream,
  5334. struct snd_pcm_hw_params *params)
  5335. {
  5336. return 0;
  5337. }
  5338. static struct snd_soc_ops msm_stub_be_ops = {
  5339. .hw_params = msm_snd_stub_hw_params,
  5340. };
  5341. struct snd_soc_card snd_soc_card_stub_msm = {
  5342. .name = "bengal-stub-snd-card",
  5343. };
  5344. static struct snd_soc_dai_link msm_stub_fe_dai_links[] = {
  5345. /* FrontEnd DAI Links */
  5346. {
  5347. .name = "MSMSTUB Media1",
  5348. .stream_name = "MultiMedia1",
  5349. .cpu_dai_name = "MultiMedia1",
  5350. .platform_name = "msm-pcm-dsp.0",
  5351. .dynamic = 1,
  5352. .async_ops = ASYNC_DPCM_SND_SOC_PREPARE,
  5353. .dpcm_playback = 1,
  5354. .dpcm_capture = 1,
  5355. .trigger = {SND_SOC_DPCM_TRIGGER_POST,
  5356. SND_SOC_DPCM_TRIGGER_POST},
  5357. .codec_dai_name = "snd-soc-dummy-dai",
  5358. .codec_name = "snd-soc-dummy",
  5359. .ignore_suspend = 1,
  5360. /* this dainlink has playback support */
  5361. .ignore_pmdown_time = 1,
  5362. .id = MSM_FRONTEND_DAI_MULTIMEDIA1
  5363. },
  5364. };
  5365. static struct snd_soc_dai_link msm_stub_be_dai_links[] = {
  5366. /* Backend DAI Links */
  5367. {
  5368. .name = LPASS_BE_AUXPCM_RX,
  5369. .stream_name = "AUX PCM Playback",
  5370. .cpu_dai_name = "msm-dai-q6-auxpcm.1",
  5371. .platform_name = "msm-pcm-routing",
  5372. .codec_name = "msm-stub-codec.1",
  5373. .codec_dai_name = "msm-stub-rx",
  5374. .no_pcm = 1,
  5375. .dpcm_playback = 1,
  5376. .id = MSM_BACKEND_DAI_AUXPCM_RX,
  5377. .init = &msm_audrx_stub_init,
  5378. .be_hw_params_fixup = msm_be_hw_params_fixup,
  5379. .ignore_pmdown_time = 1,
  5380. .ignore_suspend = 1,
  5381. .ops = &msm_stub_be_ops,
  5382. },
  5383. {
  5384. .name = LPASS_BE_AUXPCM_TX,
  5385. .stream_name = "AUX PCM Capture",
  5386. .cpu_dai_name = "msm-dai-q6-auxpcm.1",
  5387. .platform_name = "msm-pcm-routing",
  5388. .codec_name = "msm-stub-codec.1",
  5389. .codec_dai_name = "msm-stub-tx",
  5390. .no_pcm = 1,
  5391. .dpcm_capture = 1,
  5392. .id = MSM_BACKEND_DAI_AUXPCM_TX,
  5393. .be_hw_params_fixup = msm_be_hw_params_fixup,
  5394. .ignore_suspend = 1,
  5395. .ops = &msm_stub_be_ops,
  5396. },
  5397. };
  5398. static struct snd_soc_dai_link msm_stub_dai_links[
  5399. ARRAY_SIZE(msm_stub_fe_dai_links) +
  5400. ARRAY_SIZE(msm_stub_be_dai_links)];
  5401. static const struct of_device_id bengal_asoc_machine_of_match[] = {
  5402. { .compatible = "qcom,bengal-asoc-snd",
  5403. .data = "codec"},
  5404. { .compatible = "qcom,bengal-asoc-snd-stub",
  5405. .data = "stub_codec"},
  5406. {},
  5407. };
  5408. static struct snd_soc_card *populate_snd_card_dailinks(struct device *dev)
  5409. {
  5410. struct snd_soc_card *card = NULL;
  5411. struct snd_soc_dai_link *dailink = NULL;
  5412. int len_1 = 0;
  5413. int len_2 = 0;
  5414. int total_links = 0;
  5415. int rc = 0;
  5416. u32 mi2s_audio_intf = 0;
  5417. u32 auxpcm_audio_intf = 0;
  5418. u32 rxtx_bolero_codec = 0;
  5419. u32 va_bolero_codec = 0;
  5420. u32 val = 0;
  5421. u32 wcn_btfm_intf = 0;
  5422. const struct of_device_id *match;
  5423. match = of_match_node(bengal_asoc_machine_of_match, dev->of_node);
  5424. if (!match) {
  5425. dev_err(dev, "%s: No DT match found for sound card\n",
  5426. __func__);
  5427. return NULL;
  5428. }
  5429. if (!strcmp(match->data, "codec")) {
  5430. card = &snd_soc_card_bengal_msm;
  5431. memcpy(msm_bengal_dai_links + total_links,
  5432. msm_common_dai_links,
  5433. sizeof(msm_common_dai_links));
  5434. total_links += ARRAY_SIZE(msm_common_dai_links);
  5435. memcpy(msm_bengal_dai_links + total_links,
  5436. msm_common_misc_fe_dai_links,
  5437. sizeof(msm_common_misc_fe_dai_links));
  5438. total_links += ARRAY_SIZE(msm_common_misc_fe_dai_links);
  5439. memcpy(msm_bengal_dai_links + total_links,
  5440. msm_common_be_dai_links,
  5441. sizeof(msm_common_be_dai_links));
  5442. total_links += ARRAY_SIZE(msm_common_be_dai_links);
  5443. rc = of_property_read_u32(dev->of_node,
  5444. "qcom,rxtx-bolero-codec",
  5445. &rxtx_bolero_codec);
  5446. if (rc) {
  5447. dev_dbg(dev, "%s: No DT match RXTX Macro codec\n",
  5448. __func__);
  5449. } else {
  5450. if (rxtx_bolero_codec) {
  5451. memcpy(msm_bengal_dai_links + total_links,
  5452. msm_rx_tx_cdc_dma_be_dai_links,
  5453. sizeof(msm_rx_tx_cdc_dma_be_dai_links));
  5454. total_links +=
  5455. ARRAY_SIZE(
  5456. msm_rx_tx_cdc_dma_be_dai_links);
  5457. }
  5458. }
  5459. rc = of_property_read_u32(dev->of_node, "qcom,va-bolero-codec",
  5460. &va_bolero_codec);
  5461. if (rc) {
  5462. dev_dbg(dev, "%s: No DT match VA Macro codec\n",
  5463. __func__);
  5464. } else {
  5465. if (va_bolero_codec) {
  5466. memcpy(msm_bengal_dai_links + total_links,
  5467. msm_va_cdc_dma_be_dai_links,
  5468. sizeof(msm_va_cdc_dma_be_dai_links));
  5469. total_links +=
  5470. ARRAY_SIZE(msm_va_cdc_dma_be_dai_links);
  5471. }
  5472. }
  5473. rc = of_property_read_u32(dev->of_node, "qcom,mi2s-audio-intf",
  5474. &mi2s_audio_intf);
  5475. if (rc) {
  5476. dev_dbg(dev, "%s: No DT match MI2S audio interface\n",
  5477. __func__);
  5478. } else {
  5479. if (mi2s_audio_intf) {
  5480. memcpy(msm_bengal_dai_links + total_links,
  5481. msm_mi2s_be_dai_links,
  5482. sizeof(msm_mi2s_be_dai_links));
  5483. total_links +=
  5484. ARRAY_SIZE(msm_mi2s_be_dai_links);
  5485. }
  5486. }
  5487. rc = of_property_read_u32(dev->of_node,
  5488. "qcom,auxpcm-audio-intf",
  5489. &auxpcm_audio_intf);
  5490. if (rc) {
  5491. dev_dbg(dev, "%s: No DT match Aux PCM interface\n",
  5492. __func__);
  5493. } else {
  5494. if (auxpcm_audio_intf) {
  5495. memcpy(msm_bengal_dai_links + total_links,
  5496. msm_auxpcm_be_dai_links,
  5497. sizeof(msm_auxpcm_be_dai_links));
  5498. total_links +=
  5499. ARRAY_SIZE(msm_auxpcm_be_dai_links);
  5500. }
  5501. }
  5502. rc = of_property_read_u32(dev->of_node, "qcom,afe-rxtx-lb",
  5503. &val);
  5504. if (!rc && val) {
  5505. memcpy(msm_bengal_dai_links + total_links,
  5506. msm_afe_rxtx_lb_be_dai_link,
  5507. sizeof(msm_afe_rxtx_lb_be_dai_link));
  5508. total_links +=
  5509. ARRAY_SIZE(msm_afe_rxtx_lb_be_dai_link);
  5510. }
  5511. rc = of_property_read_u32(dev->of_node, "qcom,tdm-audio-intf",
  5512. &val);
  5513. if (!rc && val) {
  5514. memcpy(msm_bengal_dai_links + total_links,
  5515. msm_tdm_be_dai_links,
  5516. sizeof(msm_tdm_be_dai_links));
  5517. total_links +=
  5518. ARRAY_SIZE(msm_tdm_be_dai_links);
  5519. }
  5520. rc = of_property_read_u32(dev->of_node, "qcom,wcn-btfm",
  5521. &wcn_btfm_intf);
  5522. if (rc) {
  5523. dev_dbg(dev, "%s: No DT match wcn btfm interface\n",
  5524. __func__);
  5525. } else {
  5526. if (wcn_btfm_intf) {
  5527. memcpy(msm_bengal_dai_links + total_links,
  5528. msm_wcn_btfm_be_dai_links,
  5529. sizeof(msm_wcn_btfm_be_dai_links));
  5530. total_links +=
  5531. ARRAY_SIZE(msm_wcn_btfm_be_dai_links);
  5532. }
  5533. }
  5534. dailink = msm_bengal_dai_links;
  5535. } else if (!strcmp(match->data, "stub_codec")) {
  5536. card = &snd_soc_card_stub_msm;
  5537. len_1 = ARRAY_SIZE(msm_stub_fe_dai_links);
  5538. len_2 = len_1 + ARRAY_SIZE(msm_stub_be_dai_links);
  5539. memcpy(msm_stub_dai_links,
  5540. msm_stub_fe_dai_links,
  5541. sizeof(msm_stub_fe_dai_links));
  5542. memcpy(msm_stub_dai_links + len_1,
  5543. msm_stub_be_dai_links,
  5544. sizeof(msm_stub_be_dai_links));
  5545. dailink = msm_stub_dai_links;
  5546. total_links = len_2;
  5547. }
  5548. if (card) {
  5549. card->dai_link = dailink;
  5550. card->num_links = total_links;
  5551. }
  5552. return card;
  5553. }
  5554. static int msm_aux_codec_init(struct snd_soc_component *component)
  5555. {
  5556. struct snd_soc_dapm_context *dapm =
  5557. snd_soc_component_get_dapm(component);
  5558. int ret = 0;
  5559. void *mbhc_calibration;
  5560. struct snd_info_entry *entry;
  5561. struct snd_card *card = component->card->snd_card;
  5562. struct msm_asoc_mach_data *pdata;
  5563. struct platform_device *pdev = NULL;
  5564. char *data = NULL;
  5565. int i = 0;
  5566. snd_soc_dapm_ignore_suspend(dapm, "EAR");
  5567. snd_soc_dapm_ignore_suspend(dapm, "AUX");
  5568. snd_soc_dapm_ignore_suspend(dapm, "LO");
  5569. snd_soc_dapm_ignore_suspend(dapm, "HPHL");
  5570. snd_soc_dapm_ignore_suspend(dapm, "HPHR");
  5571. snd_soc_dapm_ignore_suspend(dapm, "AMIC1");
  5572. snd_soc_dapm_ignore_suspend(dapm, "AMIC2");
  5573. snd_soc_dapm_ignore_suspend(dapm, "AMIC3");
  5574. snd_soc_dapm_ignore_suspend(dapm, "AMIC4");
  5575. snd_soc_dapm_sync(dapm);
  5576. pdata = snd_soc_card_get_drvdata(component->card);
  5577. if (!pdata->codec_root) {
  5578. entry = snd_info_create_subdir(card->module, "codecs",
  5579. card->proc_root);
  5580. if (!entry) {
  5581. dev_dbg(component->dev, "%s: Cannot create codecs module entry\n",
  5582. __func__);
  5583. ret = 0;
  5584. goto mbhc_cfg_cal;
  5585. }
  5586. pdata->codec_root = entry;
  5587. }
  5588. for (i = 0; i < component->card->num_aux_devs; i++)
  5589. {
  5590. if (msm_aux_dev[i].name != NULL ) {
  5591. if (strstr(msm_aux_dev[i].name, "wsa"))
  5592. continue;
  5593. }
  5594. if (msm_aux_dev[i].codec_of_node) {
  5595. pdev = of_find_device_by_node(
  5596. msm_aux_dev[i].codec_of_node);
  5597. if (pdev)
  5598. data = (char*) of_device_get_match_data(
  5599. &pdev->dev);
  5600. if (data != NULL) {
  5601. if (!strncmp(data, "wcd937x",
  5602. sizeof("wcd937x"))) {
  5603. wcd937x_info_create_codec_entry(
  5604. pdata->codec_root, component);
  5605. break;
  5606. } else if (!strncmp(data, "rouleur",
  5607. sizeof("rouleur"))) {
  5608. rouleur_info_create_codec_entry(
  5609. pdata->codec_root, component);
  5610. break;
  5611. }
  5612. }
  5613. }
  5614. }
  5615. mbhc_cfg_cal:
  5616. if (data != NULL) {
  5617. if (!strncmp(data, "wcd937x", sizeof("wcd937x"))) {
  5618. mbhc_calibration = def_wcd_mbhc_cal();
  5619. if (!mbhc_calibration)
  5620. return -ENOMEM;
  5621. wcd_mbhc_cfg.calibration = mbhc_calibration;
  5622. ret = wcd937x_mbhc_hs_detect(component, &wcd_mbhc_cfg);
  5623. } else if (!strncmp( data, "rouleur", sizeof("rouleur"))) {
  5624. mbhc_calibration = def_rouleur_mbhc_cal();
  5625. if (!mbhc_calibration)
  5626. return -ENOMEM;
  5627. wcd_mbhc_cfg.calibration = mbhc_calibration;
  5628. ret = rouleur_mbhc_hs_detect(component, &wcd_mbhc_cfg);
  5629. }
  5630. }
  5631. if (ret) {
  5632. dev_err(component->dev, "%s: mbhc hs detect failed, err:%d\n",
  5633. __func__, ret);
  5634. goto err_hs_detect;
  5635. }
  5636. return 0;
  5637. err_hs_detect:
  5638. kfree(mbhc_calibration);
  5639. return ret;
  5640. }
  5641. static int msm_init_aux_dev(struct platform_device *pdev,
  5642. struct snd_soc_card *card)
  5643. {
  5644. struct device_node *wsa_of_node;
  5645. struct device_node *aux_codec_of_node;
  5646. u32 wsa_max_devs;
  5647. u32 wsa_dev_cnt;
  5648. u32 codec_max_aux_devs = 0;
  5649. u32 codec_aux_dev_cnt = 0;
  5650. int i;
  5651. struct msm_wsa881x_dev_info *wsa881x_dev_info;
  5652. struct aux_codec_dev_info *aux_cdc_dev_info;
  5653. const char *auxdev_name_prefix[1];
  5654. char *dev_name_str = NULL;
  5655. int found = 0;
  5656. int codecs_found = 0;
  5657. int ret = 0;
  5658. /* Get maximum WSA device count for this platform */
  5659. ret = of_property_read_u32(pdev->dev.of_node,
  5660. "qcom,wsa-max-devs", &wsa_max_devs);
  5661. if (ret) {
  5662. dev_info(&pdev->dev,
  5663. "%s: wsa-max-devs property missing in DT %s, ret = %d\n",
  5664. __func__, pdev->dev.of_node->full_name, ret);
  5665. wsa_max_devs = 0;
  5666. goto codec_aux_dev;
  5667. }
  5668. if (wsa_max_devs == 0) {
  5669. dev_warn(&pdev->dev,
  5670. "%s: Max WSA devices is 0 for this target?\n",
  5671. __func__);
  5672. goto codec_aux_dev;
  5673. }
  5674. /* Get count of WSA device phandles for this platform */
  5675. wsa_dev_cnt = of_count_phandle_with_args(pdev->dev.of_node,
  5676. "qcom,wsa-devs", NULL);
  5677. if (wsa_dev_cnt == -ENOENT) {
  5678. dev_warn(&pdev->dev, "%s: No wsa device defined in DT.\n",
  5679. __func__);
  5680. goto err;
  5681. } else if (wsa_dev_cnt <= 0) {
  5682. dev_err(&pdev->dev,
  5683. "%s: Error reading wsa device from DT. wsa_dev_cnt = %d\n",
  5684. __func__, wsa_dev_cnt);
  5685. ret = -EINVAL;
  5686. goto err;
  5687. }
  5688. /*
  5689. * Expect total phandles count to be NOT less than maximum possible
  5690. * WSA count. However, if it is less, then assign same value to
  5691. * max count as well.
  5692. */
  5693. if (wsa_dev_cnt < wsa_max_devs) {
  5694. dev_dbg(&pdev->dev,
  5695. "%s: wsa_max_devs = %d cannot exceed wsa_dev_cnt = %d\n",
  5696. __func__, wsa_max_devs, wsa_dev_cnt);
  5697. wsa_max_devs = wsa_dev_cnt;
  5698. }
  5699. /* Make sure prefix string passed for each WSA device */
  5700. ret = of_property_count_strings(pdev->dev.of_node,
  5701. "qcom,wsa-aux-dev-prefix");
  5702. if (ret != wsa_dev_cnt) {
  5703. dev_err(&pdev->dev,
  5704. "%s: expecting %d wsa prefix. Defined only %d in DT\n",
  5705. __func__, wsa_dev_cnt, ret);
  5706. ret = -EINVAL;
  5707. goto err;
  5708. }
  5709. /*
  5710. * Alloc mem to store phandle and index info of WSA device, if already
  5711. * registered with ALSA core
  5712. */
  5713. wsa881x_dev_info = devm_kcalloc(&pdev->dev, wsa_max_devs,
  5714. sizeof(struct msm_wsa881x_dev_info),
  5715. GFP_KERNEL);
  5716. if (!wsa881x_dev_info) {
  5717. ret = -ENOMEM;
  5718. goto err;
  5719. }
  5720. /*
  5721. * search and check whether all WSA devices are already
  5722. * registered with ALSA core or not. If found a node, store
  5723. * the node and the index in a local array of struct for later
  5724. * use.
  5725. */
  5726. for (i = 0; i < wsa_dev_cnt; i++) {
  5727. wsa_of_node = of_parse_phandle(pdev->dev.of_node,
  5728. "qcom,wsa-devs", i);
  5729. if (unlikely(!wsa_of_node)) {
  5730. /* we should not be here */
  5731. dev_err(&pdev->dev,
  5732. "%s: wsa dev node is not present\n",
  5733. __func__);
  5734. ret = -EINVAL;
  5735. goto err;
  5736. }
  5737. if (soc_find_component(wsa_of_node, NULL)) {
  5738. /* WSA device registered with ALSA core */
  5739. wsa881x_dev_info[found].of_node = wsa_of_node;
  5740. wsa881x_dev_info[found].index = i;
  5741. found++;
  5742. if (found == wsa_max_devs)
  5743. break;
  5744. }
  5745. }
  5746. if (found < wsa_max_devs) {
  5747. dev_dbg(&pdev->dev,
  5748. "%s: failed to find %d components. Found only %d\n",
  5749. __func__, wsa_max_devs, found);
  5750. return -EPROBE_DEFER;
  5751. }
  5752. dev_info(&pdev->dev,
  5753. "%s: found %d wsa881x devices registered with ALSA core\n",
  5754. __func__, found);
  5755. codec_aux_dev:
  5756. /* Get maximum aux codec device count for this platform */
  5757. ret = of_property_read_u32(pdev->dev.of_node,
  5758. "qcom,codec-max-aux-devs",
  5759. &codec_max_aux_devs);
  5760. if (ret) {
  5761. dev_err(&pdev->dev,
  5762. "%s: codec-max-aux-devs property missing in DT %s, ret = %d\n",
  5763. __func__, pdev->dev.of_node->full_name, ret);
  5764. codec_max_aux_devs = 0;
  5765. goto aux_dev_register;
  5766. }
  5767. if (codec_max_aux_devs == 0) {
  5768. dev_dbg(&pdev->dev,
  5769. "%s: Max aux codec devices is 0 for this target?\n",
  5770. __func__);
  5771. goto aux_dev_register;
  5772. }
  5773. /* Get count of aux codec device phandles for this platform */
  5774. codec_aux_dev_cnt = of_count_phandle_with_args(
  5775. pdev->dev.of_node,
  5776. "qcom,codec-aux-devs", NULL);
  5777. if (codec_aux_dev_cnt == -ENOENT) {
  5778. dev_warn(&pdev->dev, "%s: No aux codec defined in DT.\n",
  5779. __func__);
  5780. goto err;
  5781. } else if (codec_aux_dev_cnt <= 0) {
  5782. dev_err(&pdev->dev,
  5783. "%s: Error reading aux codec device from DT, dev_cnt=%d\n",
  5784. __func__, codec_aux_dev_cnt);
  5785. ret = -EINVAL;
  5786. goto err;
  5787. }
  5788. /*
  5789. * Expect total phandles count to be NOT less than maximum possible
  5790. * AUX device count. However, if it is less, then assign same value to
  5791. * max count as well.
  5792. */
  5793. if (codec_aux_dev_cnt < codec_max_aux_devs) {
  5794. dev_dbg(&pdev->dev,
  5795. "%s: codec_max_aux_devs = %d cannot exceed codec_aux_dev_cnt = %d\n",
  5796. __func__, codec_max_aux_devs,
  5797. codec_aux_dev_cnt);
  5798. codec_max_aux_devs = codec_aux_dev_cnt;
  5799. }
  5800. /*
  5801. * Alloc mem to store phandle and index info of aux codec
  5802. * if already registered with ALSA core
  5803. */
  5804. aux_cdc_dev_info = devm_kcalloc(&pdev->dev, codec_aux_dev_cnt,
  5805. sizeof(struct aux_codec_dev_info),
  5806. GFP_KERNEL);
  5807. if (!aux_cdc_dev_info) {
  5808. ret = -ENOMEM;
  5809. goto err;
  5810. }
  5811. /*
  5812. * search and check whether all aux codecs are already
  5813. * registered with ALSA core or not. If found a node, store
  5814. * the node and the index in a local array of struct for later
  5815. * use.
  5816. */
  5817. for (i = 0; i < codec_aux_dev_cnt; i++) {
  5818. aux_codec_of_node = of_parse_phandle(pdev->dev.of_node,
  5819. "qcom,codec-aux-devs", i);
  5820. if (unlikely(!aux_codec_of_node)) {
  5821. /* we should not be here */
  5822. dev_err(&pdev->dev,
  5823. "%s: aux codec dev node is not present\n",
  5824. __func__);
  5825. ret = -EINVAL;
  5826. goto err;
  5827. }
  5828. if (soc_find_component(aux_codec_of_node, NULL)) {
  5829. /* AUX codec registered with ALSA core */
  5830. aux_cdc_dev_info[codecs_found].of_node =
  5831. aux_codec_of_node;
  5832. aux_cdc_dev_info[codecs_found].index = i;
  5833. codecs_found++;
  5834. }
  5835. }
  5836. if (codecs_found < codec_aux_dev_cnt) {
  5837. dev_dbg(&pdev->dev,
  5838. "%s: failed to find %d components. Found only %d\n",
  5839. __func__, codec_aux_dev_cnt, codecs_found);
  5840. return -EPROBE_DEFER;
  5841. }
  5842. dev_info(&pdev->dev,
  5843. "%s: found %d AUX codecs registered with ALSA core\n",
  5844. __func__, codecs_found);
  5845. aux_dev_register:
  5846. card->num_aux_devs = wsa_max_devs + codec_aux_dev_cnt;
  5847. card->num_configs = wsa_max_devs + codec_aux_dev_cnt;
  5848. /* Alloc array of AUX devs struct */
  5849. msm_aux_dev = devm_kcalloc(&pdev->dev, card->num_aux_devs,
  5850. sizeof(struct snd_soc_aux_dev),
  5851. GFP_KERNEL);
  5852. if (!msm_aux_dev) {
  5853. ret = -ENOMEM;
  5854. goto err;
  5855. }
  5856. /* Alloc array of codec conf struct */
  5857. msm_codec_conf = devm_kcalloc(&pdev->dev, card->num_configs,
  5858. sizeof(struct snd_soc_codec_conf),
  5859. GFP_KERNEL);
  5860. if (!msm_codec_conf) {
  5861. ret = -ENOMEM;
  5862. goto err;
  5863. }
  5864. for (i = 0; i < wsa_max_devs; i++) {
  5865. dev_name_str = devm_kzalloc(&pdev->dev, DEV_NAME_STR_LEN,
  5866. GFP_KERNEL);
  5867. if (!dev_name_str) {
  5868. ret = -ENOMEM;
  5869. goto err;
  5870. }
  5871. ret = of_property_read_string_index(pdev->dev.of_node,
  5872. "qcom,wsa-aux-dev-prefix",
  5873. wsa881x_dev_info[i].index,
  5874. auxdev_name_prefix);
  5875. if (ret) {
  5876. dev_err(&pdev->dev,
  5877. "%s: failed to read wsa aux dev prefix, ret = %d\n",
  5878. __func__, ret);
  5879. ret = -EINVAL;
  5880. goto err;
  5881. }
  5882. snprintf(dev_name_str, strlen("wsa881x.%d"), "wsa881x.%d", i);
  5883. msm_aux_dev[i].name = dev_name_str;
  5884. msm_aux_dev[i].codec_name = NULL;
  5885. msm_aux_dev[i].codec_of_node =
  5886. wsa881x_dev_info[i].of_node;
  5887. msm_aux_dev[i].init = NULL;
  5888. msm_codec_conf[i].dev_name = NULL;
  5889. msm_codec_conf[i].name_prefix = auxdev_name_prefix[0];
  5890. msm_codec_conf[i].of_node =
  5891. wsa881x_dev_info[i].of_node;
  5892. }
  5893. for (i = 0; i < codec_aux_dev_cnt; i++) {
  5894. msm_aux_dev[wsa_max_devs + i].name = NULL;
  5895. msm_aux_dev[wsa_max_devs + i].codec_name = NULL;
  5896. msm_aux_dev[wsa_max_devs + i].codec_of_node =
  5897. aux_cdc_dev_info[i].of_node;
  5898. msm_aux_dev[wsa_max_devs + i].init = msm_aux_codec_init;
  5899. msm_codec_conf[wsa_max_devs + i].dev_name = NULL;
  5900. msm_codec_conf[wsa_max_devs + i].name_prefix =
  5901. NULL;
  5902. msm_codec_conf[wsa_max_devs + i].of_node =
  5903. aux_cdc_dev_info[i].of_node;
  5904. }
  5905. card->codec_conf = msm_codec_conf;
  5906. card->aux_dev = msm_aux_dev;
  5907. err:
  5908. return ret;
  5909. }
  5910. static void msm_i2s_auxpcm_init(struct platform_device *pdev)
  5911. {
  5912. int count = 0;
  5913. u32 mi2s_master_slave[MI2S_MAX];
  5914. int ret = 0;
  5915. for (count = 0; count < MI2S_MAX; count++) {
  5916. mutex_init(&mi2s_intf_conf[count].lock);
  5917. mi2s_intf_conf[count].ref_cnt = 0;
  5918. }
  5919. ret = of_property_read_u32_array(pdev->dev.of_node,
  5920. "qcom,msm-mi2s-master",
  5921. mi2s_master_slave, MI2S_MAX);
  5922. if (ret) {
  5923. dev_dbg(&pdev->dev, "%s: no qcom,msm-mi2s-master in DT node\n",
  5924. __func__);
  5925. } else {
  5926. for (count = 0; count < MI2S_MAX; count++) {
  5927. mi2s_intf_conf[count].msm_is_mi2s_master =
  5928. mi2s_master_slave[count];
  5929. }
  5930. }
  5931. }
  5932. static void msm_i2s_auxpcm_deinit(void)
  5933. {
  5934. int count = 0;
  5935. for (count = 0; count < MI2S_MAX; count++) {
  5936. mutex_destroy(&mi2s_intf_conf[count].lock);
  5937. mi2s_intf_conf[count].ref_cnt = 0;
  5938. mi2s_intf_conf[count].msm_is_mi2s_master = 0;
  5939. }
  5940. }
  5941. static int bengal_ssr_enable(struct device *dev, void *data)
  5942. {
  5943. struct platform_device *pdev = to_platform_device(dev);
  5944. struct snd_soc_card *card = platform_get_drvdata(pdev);
  5945. int ret = 0;
  5946. if (!card) {
  5947. dev_err(dev, "%s: card is NULL\n", __func__);
  5948. ret = -EINVAL;
  5949. goto err;
  5950. }
  5951. if (!strcmp(card->name, "bengal-stub-snd-card")) {
  5952. /* TODO */
  5953. dev_dbg(dev, "%s: TODO\n", __func__);
  5954. }
  5955. snd_soc_card_change_online_state(card, 1);
  5956. dev_dbg(dev, "%s: setting snd_card to ONLINE\n", __func__);
  5957. err:
  5958. return ret;
  5959. }
  5960. static void bengal_ssr_disable(struct device *dev, void *data)
  5961. {
  5962. struct platform_device *pdev = to_platform_device(dev);
  5963. struct snd_soc_card *card = platform_get_drvdata(pdev);
  5964. if (!card) {
  5965. dev_err(dev, "%s: card is NULL\n", __func__);
  5966. return;
  5967. }
  5968. dev_dbg(dev, "%s: setting snd_card to OFFLINE\n", __func__);
  5969. snd_soc_card_change_online_state(card, 0);
  5970. if (!strcmp(card->name, "bengal-stub-snd-card")) {
  5971. /* TODO */
  5972. dev_dbg(dev, "%s: TODO\n", __func__);
  5973. }
  5974. }
  5975. static const struct snd_event_ops bengal_ssr_ops = {
  5976. .enable = bengal_ssr_enable,
  5977. .disable = bengal_ssr_disable,
  5978. };
  5979. static int msm_audio_ssr_compare(struct device *dev, void *data)
  5980. {
  5981. struct device_node *node = data;
  5982. dev_dbg(dev, "%s: dev->of_node = 0x%p, node = 0x%p\n",
  5983. __func__, dev->of_node, node);
  5984. return (dev->of_node && dev->of_node == node);
  5985. }
  5986. static int msm_audio_ssr_register(struct device *dev)
  5987. {
  5988. struct device_node *np = dev->of_node;
  5989. struct snd_event_clients *ssr_clients = NULL;
  5990. struct device_node *node = NULL;
  5991. int ret = 0;
  5992. int i = 0;
  5993. for (i = 0; ; i++) {
  5994. node = of_parse_phandle(np, "qcom,msm_audio_ssr_devs", i);
  5995. if (!node)
  5996. break;
  5997. snd_event_mstr_add_client(&ssr_clients,
  5998. msm_audio_ssr_compare, node);
  5999. }
  6000. ret = snd_event_master_register(dev, &bengal_ssr_ops,
  6001. ssr_clients, NULL);
  6002. if (!ret)
  6003. snd_event_notify(dev, SND_EVENT_UP);
  6004. return ret;
  6005. }
  6006. static int msm_asoc_machine_probe(struct platform_device *pdev)
  6007. {
  6008. struct snd_soc_card *card = NULL;
  6009. struct msm_asoc_mach_data *pdata = NULL;
  6010. const char *mbhc_audio_jack_type = NULL;
  6011. int ret = 0;
  6012. uint index = 0;
  6013. struct nvmem_cell *cell;
  6014. size_t len;
  6015. u32 *buf;
  6016. u32 adsp_var_idx = 0;
  6017. if (!pdev->dev.of_node) {
  6018. dev_err(&pdev->dev,
  6019. "%s: No platform supplied from device tree\n",
  6020. __func__);
  6021. return -EINVAL;
  6022. }
  6023. pdata = devm_kzalloc(&pdev->dev,
  6024. sizeof(struct msm_asoc_mach_data), GFP_KERNEL);
  6025. if (!pdata)
  6026. return -ENOMEM;
  6027. card = populate_snd_card_dailinks(&pdev->dev);
  6028. if (!card) {
  6029. dev_err(&pdev->dev, "%s: Card uninitialized\n", __func__);
  6030. ret = -EINVAL;
  6031. goto err;
  6032. }
  6033. card->dev = &pdev->dev;
  6034. platform_set_drvdata(pdev, card);
  6035. snd_soc_card_set_drvdata(card, pdata);
  6036. ret = snd_soc_of_parse_card_name(card, "qcom,model");
  6037. if (ret) {
  6038. dev_err(&pdev->dev, "%s: parse card name failed, err:%d\n",
  6039. __func__, ret);
  6040. goto err;
  6041. }
  6042. ret = snd_soc_of_parse_audio_routing(card, "qcom,audio-routing");
  6043. if (ret) {
  6044. dev_err(&pdev->dev, "%s: parse audio routing failed, err:%d\n",
  6045. __func__, ret);
  6046. goto err;
  6047. }
  6048. ret = msm_populate_dai_link_component_of_node(card);
  6049. if (ret) {
  6050. ret = -EPROBE_DEFER;
  6051. goto err;
  6052. }
  6053. ret = msm_init_aux_dev(pdev, card);
  6054. if (ret)
  6055. goto err;
  6056. ret = devm_snd_soc_register_card(&pdev->dev, card);
  6057. if (ret == -EPROBE_DEFER) {
  6058. if (codec_reg_done)
  6059. ret = -EINVAL;
  6060. goto err;
  6061. } else if (ret) {
  6062. dev_err(&pdev->dev, "%s: snd_soc_register_card failed (%d)\n",
  6063. __func__, ret);
  6064. goto err;
  6065. }
  6066. dev_info(&pdev->dev, "%s: Sound card %s registered\n",
  6067. __func__, card->name);
  6068. pdata->hph_en1_gpio_p = of_parse_phandle(pdev->dev.of_node,
  6069. "qcom,hph-en1-gpio", 0);
  6070. if (!pdata->hph_en1_gpio_p) {
  6071. dev_dbg(&pdev->dev, "%s: property %s not detected in node %s\n",
  6072. __func__, "qcom,hph-en1-gpio",
  6073. pdev->dev.of_node->full_name);
  6074. }
  6075. pdata->hph_en0_gpio_p = of_parse_phandle(pdev->dev.of_node,
  6076. "qcom,hph-en0-gpio", 0);
  6077. if (!pdata->hph_en0_gpio_p) {
  6078. dev_dbg(&pdev->dev, "%s: property %s not detected in node %s\n",
  6079. __func__, "qcom,hph-en0-gpio",
  6080. pdev->dev.of_node->full_name);
  6081. }
  6082. ret = of_property_read_string(pdev->dev.of_node,
  6083. "qcom,mbhc-audio-jack-type", &mbhc_audio_jack_type);
  6084. if (ret) {
  6085. dev_dbg(&pdev->dev, "%s: Looking up %s property in node %s failed\n",
  6086. __func__, "qcom,mbhc-audio-jack-type",
  6087. pdev->dev.of_node->full_name);
  6088. dev_dbg(&pdev->dev, "Jack type properties set to default\n");
  6089. } else {
  6090. if (!strcmp(mbhc_audio_jack_type, "4-pole-jack")) {
  6091. wcd_mbhc_cfg.enable_anc_mic_detect = false;
  6092. dev_dbg(&pdev->dev, "This hardware has 4 pole jack");
  6093. } else if (!strcmp(mbhc_audio_jack_type, "5-pole-jack")) {
  6094. wcd_mbhc_cfg.enable_anc_mic_detect = true;
  6095. dev_dbg(&pdev->dev, "This hardware has 5 pole jack");
  6096. } else if (!strcmp(mbhc_audio_jack_type, "6-pole-jack")) {
  6097. wcd_mbhc_cfg.enable_anc_mic_detect = true;
  6098. dev_dbg(&pdev->dev, "This hardware has 6 pole jack");
  6099. } else {
  6100. wcd_mbhc_cfg.enable_anc_mic_detect = false;
  6101. dev_dbg(&pdev->dev, "Unknown value, set to default\n");
  6102. }
  6103. }
  6104. /*
  6105. * Parse US-Euro gpio info from DT. Report no error if us-euro
  6106. * entry is not found in DT file as some targets do not support
  6107. * US-Euro detection
  6108. */
  6109. pdata->us_euro_gpio_p = of_parse_phandle(pdev->dev.of_node,
  6110. "qcom,us-euro-gpios", 0);
  6111. if (!pdata->us_euro_gpio_p) {
  6112. dev_dbg(&pdev->dev, "property %s not detected in node %s",
  6113. "qcom,us-euro-gpios", pdev->dev.of_node->full_name);
  6114. } else {
  6115. dev_dbg(&pdev->dev, "%s detected\n",
  6116. "qcom,us-euro-gpios");
  6117. wcd_mbhc_cfg.swap_gnd_mic = msm_swap_gnd_mic;
  6118. }
  6119. if (wcd_mbhc_cfg.enable_usbc_analog)
  6120. wcd_mbhc_cfg.swap_gnd_mic = msm_usbc_swap_gnd_mic;
  6121. pdata->fsa_handle = of_parse_phandle(pdev->dev.of_node,
  6122. "fsa4480-i2c-handle", 0);
  6123. if (!pdata->fsa_handle)
  6124. dev_dbg(&pdev->dev, "property %s not detected in node %s\n",
  6125. "fsa4480-i2c-handle", pdev->dev.of_node->full_name);
  6126. msm_i2s_auxpcm_init(pdev);
  6127. pdata->dmic01_gpio_p = of_parse_phandle(pdev->dev.of_node,
  6128. "qcom,cdc-dmic01-gpios",
  6129. 0);
  6130. pdata->dmic23_gpio_p = of_parse_phandle(pdev->dev.of_node,
  6131. "qcom,cdc-dmic23-gpios",
  6132. 0);
  6133. pdata->mi2s_gpio_p[PRIM_MI2S] = of_parse_phandle(pdev->dev.of_node,
  6134. "qcom,pri-mi2s-gpios", 0);
  6135. pdata->mi2s_gpio_p[SEC_MI2S] = of_parse_phandle(pdev->dev.of_node,
  6136. "qcom,sec-mi2s-gpios", 0);
  6137. pdata->mi2s_gpio_p[TERT_MI2S] = of_parse_phandle(pdev->dev.of_node,
  6138. "qcom,tert-mi2s-gpios", 0);
  6139. pdata->mi2s_gpio_p[QUAT_MI2S] = of_parse_phandle(pdev->dev.of_node,
  6140. "qcom,quat-mi2s-gpios", 0);
  6141. for (index = PRIM_MI2S; index < MI2S_MAX; index++)
  6142. atomic_set(&(pdata->mi2s_gpio_ref_count[index]), 0);
  6143. ret = msm_audio_ssr_register(&pdev->dev);
  6144. if (ret)
  6145. pr_err("%s: Registration with SND event FWK failed ret = %d\n",
  6146. __func__, ret);
  6147. is_initial_boot = true;
  6148. /* get adsp variant idx */
  6149. cell = nvmem_cell_get(&pdev->dev, "adsp_variant");
  6150. if (IS_ERR_OR_NULL(cell)) {
  6151. dev_dbg(&pdev->dev, "%s: FAILED to get nvmem cell \n", __func__);
  6152. goto ret;
  6153. }
  6154. buf = nvmem_cell_read(cell, &len);
  6155. nvmem_cell_put(cell);
  6156. if (IS_ERR_OR_NULL(buf) || len <= 0 || len > sizeof(32)) {
  6157. dev_dbg(&pdev->dev, "%s: FAILED to read nvmem cell \n", __func__);
  6158. goto ret;
  6159. }
  6160. memcpy(&adsp_var_idx, buf, len);
  6161. kfree(buf);
  6162. va_disable = adsp_var_idx;
  6163. ret:
  6164. return 0;
  6165. err:
  6166. devm_kfree(&pdev->dev, pdata);
  6167. return ret;
  6168. }
  6169. static int msm_asoc_machine_remove(struct platform_device *pdev)
  6170. {
  6171. struct snd_soc_card *card = platform_get_drvdata(pdev);
  6172. snd_event_master_deregister(&pdev->dev);
  6173. snd_soc_unregister_card(card);
  6174. msm_i2s_auxpcm_deinit();
  6175. return 0;
  6176. }
  6177. static struct platform_driver bengal_asoc_machine_driver = {
  6178. .driver = {
  6179. .name = DRV_NAME,
  6180. .owner = THIS_MODULE,
  6181. .pm = &snd_soc_pm_ops,
  6182. .of_match_table = bengal_asoc_machine_of_match,
  6183. .suppress_bind_attrs = true,
  6184. },
  6185. .probe = msm_asoc_machine_probe,
  6186. .remove = msm_asoc_machine_remove,
  6187. };
  6188. module_platform_driver(bengal_asoc_machine_driver);
  6189. MODULE_DESCRIPTION("ALSA SoC msm");
  6190. MODULE_LICENSE("GPL v2");
  6191. MODULE_ALIAS("platform:" DRV_NAME);
  6192. MODULE_DEVICE_TABLE(of, bengal_asoc_machine_of_match);