dp_main.c 275 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666866786688669867086718672867386748675867686778678867986808681868286838684868586868687868886898690869186928693869486958696869786988699870087018702870387048705870687078708870987108711871287138714871587168717871887198720872187228723872487258726872787288729873087318732873387348735873687378738873987408741874287438744874587468747874887498750875187528753875487558756875787588759876087618762876387648765876687678768876987708771877287738774877587768777877887798780878187828783878487858786878787888789879087918792879387948795879687978798879988008801880288038804880588068807880888098810881188128813881488158816881788188819882088218822882388248825882688278828882988308831883288338834883588368837883888398840884188428843884488458846884788488849885088518852885388548855885688578858885988608861886288638864886588668867886888698870887188728873887488758876887788788879888088818882888388848885888688878888888988908891889288938894889588968897889888998900890189028903890489058906890789088909891089118912891389148915891689178918891989208921892289238924892589268927892889298930893189328933893489358936893789388939894089418942894389448945894689478948894989508951895289538954895589568957895889598960896189628963896489658966896789688969897089718972897389748975897689778978897989808981898289838984898589868987898889898990899189928993899489958996899789988999900090019002900390049005900690079008900990109011901290139014901590169017901890199020902190229023902490259026902790289029903090319032903390349035903690379038903990409041904290439044904590469047904890499050905190529053905490559056905790589059906090619062906390649065906690679068906990709071907290739074907590769077907890799080908190829083908490859086908790889089909090919092909390949095909690979098909991009101910291039104910591069107910891099110911191129113911491159116911791189119912091219122912391249125912691279128912991309131913291339134913591369137913891399140914191429143914491459146914791489149915091519152915391549155915691579158915991609161916291639164916591669167916891699170917191729173917491759176917791789179918091819182918391849185918691879188918991909191919291939194919591969197919891999200920192029203920492059206920792089209921092119212921392149215921692179218921992209221922292239224922592269227922892299230923192329233923492359236923792389239924092419242924392449245924692479248924992509251925292539254925592569257925892599260926192629263926492659266926792689269927092719272927392749275927692779278927992809281928292839284928592869287928892899290929192929293929492959296929792989299930093019302930393049305930693079308930993109311931293139314931593169317931893199320932193229323932493259326932793289329933093319332933393349335933693379338933993409341934293439344934593469347934893499350935193529353935493559356935793589359936093619362936393649365936693679368936993709371937293739374937593769377937893799380938193829383938493859386938793889389939093919392939393949395939693979398939994009401940294039404940594069407940894099410941194129413941494159416941794189419942094219422942394249425942694279428942994309431943294339434943594369437943894399440944194429443944494459446944794489449945094519452945394549455945694579458945994609461946294639464946594669467946894699470947194729473947494759476947794789479948094819482948394849485948694879488948994909491949294939494949594969497949894999500950195029503950495059506950795089509951095119512951395149515951695179518951995209521952295239524952595269527952895299530953195329533953495359536953795389539954095419542954395449545954695479548954995509551955295539554955595569557955895599560956195629563956495659566956795689569957095719572957395749575957695779578957995809581958295839584958595869587958895899590959195929593959495959596959795989599960096019602960396049605960696079608960996109611961296139614961596169617961896199620962196229623962496259626962796289629963096319632963396349635963696379638963996409641964296439644964596469647964896499650965196529653965496559656965796589659966096619662966396649665966696679668966996709671967296739674967596769677967896799680968196829683968496859686968796889689969096919692969396949695969696979698969997009701970297039704970597069707970897099710971197129713971497159716971797189719972097219722972397249725972697279728972997309731973297339734973597369737973897399740974197429743974497459746974797489749975097519752975397549755975697579758975997609761976297639764976597669767976897699770977197729773977497759776977797789779978097819782978397849785978697879788978997909791979297939794979597969797979897999800980198029803980498059806980798089809981098119812981398149815981698179818981998209821982298239824982598269827982898299830983198329833983498359836983798389839984098419842984398449845984698479848984998509851985298539854985598569857985898599860986198629863986498659866986798689869987098719872987398749875987698779878987998809881988298839884988598869887988898899890989198929893989498959896989798989899990099019902990399049905990699079908990999109911991299139914991599169917991899199920992199229923992499259926992799289929993099319932993399349935993699379938993999409941994299439944994599469947994899499950995199529953995499559956995799589959996099619962996399649965996699679968996999709971997299739974997599769977997899799980998199829983998499859986998799889989999099919992999399949995999699979998999910000100011000210003100041000510006100071000810009100101001110012100131001410015100161001710018100191002010021100221002310024100251002610027100281002910030100311003210033100341003510036100371003810039100401004110042100431004410045100461004710048100491005010051100521005310054100551005610057100581005910060100611006210063100641006510066100671006810069100701007110072
  1. /*
  2. * Copyright (c) 2016-2019 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #ifdef DP_RATETABLE_SUPPORT
  36. #include "dp_ratetable.h"
  37. #endif
  38. #include <cdp_txrx_handle.h>
  39. #include <wlan_cfg.h>
  40. #include "cdp_txrx_cmn_struct.h"
  41. #include "cdp_txrx_stats_struct.h"
  42. #include "cdp_txrx_cmn_reg.h"
  43. #include <qdf_util.h>
  44. #include "dp_peer.h"
  45. #include "dp_rx_mon.h"
  46. #include "htt_stats.h"
  47. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  48. #include "cfg_ucfg_api.h"
  49. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  50. #include "cdp_txrx_flow_ctrl_v2.h"
  51. #else
  52. static inline void
  53. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  54. {
  55. return;
  56. }
  57. #endif
  58. #include "dp_ipa.h"
  59. #include "dp_cal_client_api.h"
  60. #ifdef CONFIG_MCL
  61. extern int con_mode_monitor;
  62. #ifndef REMOVE_PKT_LOG
  63. #include <pktlog_ac_api.h>
  64. #include <pktlog_ac.h>
  65. #endif
  66. #endif
  67. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle);
  68. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  69. static struct dp_soc *
  70. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  71. struct ol_if_ops *ol_ops, uint16_t device_id);
  72. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  73. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  74. uint8_t *peer_mac_addr,
  75. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  76. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  77. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  78. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  79. #define DP_INTR_POLL_TIMER_MS 10
  80. /* Generic AST entry aging timer value */
  81. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  82. /* WDS AST entry aging timer value */
  83. #define DP_WDS_AST_AGING_TIMER_DEFAULT_MS 120000
  84. #define DP_WDS_AST_AGING_TIMER_CNT \
  85. ((DP_WDS_AST_AGING_TIMER_DEFAULT_MS / DP_AST_AGING_TIMER_DEFAULT_MS) - 1)
  86. #define DP_MCS_LENGTH (6*MAX_MCS)
  87. #define DP_NSS_LENGTH (6*SS_COUNT)
  88. #define DP_MU_GROUP_SHOW 16
  89. #define DP_MU_GROUP_LENGTH (6 * DP_MU_GROUP_SHOW)
  90. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  91. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  92. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  93. #define DP_MAX_MCS_STRING_LEN 30
  94. #define DP_CURR_FW_STATS_AVAIL 19
  95. #define DP_HTT_DBG_EXT_STATS_MAX 256
  96. #define DP_MAX_SLEEP_TIME 100
  97. #ifndef QCA_WIFI_3_0_EMU
  98. #define SUSPEND_DRAIN_WAIT 500
  99. #else
  100. #define SUSPEND_DRAIN_WAIT 3000
  101. #endif
  102. #ifdef IPA_OFFLOAD
  103. /* Exclude IPA rings from the interrupt context */
  104. #define TX_RING_MASK_VAL 0xb
  105. #define RX_RING_MASK_VAL 0x7
  106. #else
  107. #define TX_RING_MASK_VAL 0xF
  108. #define RX_RING_MASK_VAL 0xF
  109. #endif
  110. #define STR_MAXLEN 64
  111. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  112. /* PPDU stats mask sent to FW to enable enhanced stats */
  113. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  114. /* PPDU stats mask sent to FW to support debug sniffer feature */
  115. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  116. /* PPDU stats mask sent to FW to support BPR feature*/
  117. #define DP_PPDU_STATS_CFG_BPR 0x2000
  118. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  119. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  120. DP_PPDU_STATS_CFG_ENH_STATS)
  121. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  122. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  123. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  124. #define RNG_ERR "SRNG setup failed for"
  125. /**
  126. * default_dscp_tid_map - Default DSCP-TID mapping
  127. *
  128. * DSCP TID
  129. * 000000 0
  130. * 001000 1
  131. * 010000 2
  132. * 011000 3
  133. * 100000 4
  134. * 101000 5
  135. * 110000 6
  136. * 111000 7
  137. */
  138. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  139. 0, 0, 0, 0, 0, 0, 0, 0,
  140. 1, 1, 1, 1, 1, 1, 1, 1,
  141. 2, 2, 2, 2, 2, 2, 2, 2,
  142. 3, 3, 3, 3, 3, 3, 3, 3,
  143. 4, 4, 4, 4, 4, 4, 4, 4,
  144. 5, 5, 5, 5, 5, 5, 5, 5,
  145. 6, 6, 6, 6, 6, 6, 6, 6,
  146. 7, 7, 7, 7, 7, 7, 7, 7,
  147. };
  148. /*
  149. * struct dp_rate_debug
  150. *
  151. * @mcs_type: print string for a given mcs
  152. * @valid: valid mcs rate?
  153. */
  154. struct dp_rate_debug {
  155. char mcs_type[DP_MAX_MCS_STRING_LEN];
  156. uint8_t valid;
  157. };
  158. #define MCS_VALID 1
  159. #define MCS_INVALID 0
  160. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  161. {
  162. {"OFDM 48 Mbps", MCS_VALID},
  163. {"OFDM 24 Mbps", MCS_VALID},
  164. {"OFDM 12 Mbps", MCS_VALID},
  165. {"OFDM 6 Mbps ", MCS_VALID},
  166. {"OFDM 54 Mbps", MCS_VALID},
  167. {"OFDM 36 Mbps", MCS_VALID},
  168. {"OFDM 18 Mbps", MCS_VALID},
  169. {"OFDM 9 Mbps ", MCS_VALID},
  170. {"INVALID ", MCS_INVALID},
  171. {"INVALID ", MCS_INVALID},
  172. {"INVALID ", MCS_INVALID},
  173. {"INVALID ", MCS_INVALID},
  174. {"INVALID ", MCS_VALID},
  175. },
  176. {
  177. {"CCK 11 Mbps Long ", MCS_VALID},
  178. {"CCK 5.5 Mbps Long ", MCS_VALID},
  179. {"CCK 2 Mbps Long ", MCS_VALID},
  180. {"CCK 1 Mbps Long ", MCS_VALID},
  181. {"CCK 11 Mbps Short ", MCS_VALID},
  182. {"CCK 5.5 Mbps Short", MCS_VALID},
  183. {"CCK 2 Mbps Short ", MCS_VALID},
  184. {"INVALID ", MCS_INVALID},
  185. {"INVALID ", MCS_INVALID},
  186. {"INVALID ", MCS_INVALID},
  187. {"INVALID ", MCS_INVALID},
  188. {"INVALID ", MCS_INVALID},
  189. {"INVALID ", MCS_VALID},
  190. },
  191. {
  192. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  193. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  194. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  195. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  196. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  197. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  198. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  199. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  200. {"INVALID ", MCS_INVALID},
  201. {"INVALID ", MCS_INVALID},
  202. {"INVALID ", MCS_INVALID},
  203. {"INVALID ", MCS_INVALID},
  204. {"INVALID ", MCS_VALID},
  205. },
  206. {
  207. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  208. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  209. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  210. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  211. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  212. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  213. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  214. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  215. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  216. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  217. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  218. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  219. {"INVALID ", MCS_VALID},
  220. },
  221. {
  222. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  223. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  224. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  225. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  226. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  227. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  228. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  229. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  230. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  231. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  232. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  233. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  234. {"INVALID ", MCS_VALID},
  235. }
  236. };
  237. /**
  238. * dp_cpu_ring_map_type - dp tx cpu ring map
  239. * @DP_NSS_DEFAULT_MAP: Default mode with no NSS offloaded
  240. * @DP_NSS_FIRST_RADIO_OFFLOADED_MAP: Only First Radio is offloaded
  241. * @DP_NSS_SECOND_RADIO_OFFLOADED_MAP: Only second radio is offloaded
  242. * @DP_NSS_DBDC_OFFLOADED_MAP: Both radios are offloaded
  243. * @DP_NSS_DBTC_OFFLOADED_MAP: All three radios are offloaded
  244. * @DP_NSS_CPU_RING_MAP_MAX: Max cpu ring map val
  245. */
  246. enum dp_cpu_ring_map_types {
  247. DP_NSS_DEFAULT_MAP,
  248. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  249. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  250. DP_NSS_DBDC_OFFLOADED_MAP,
  251. DP_NSS_DBTC_OFFLOADED_MAP,
  252. DP_NSS_CPU_RING_MAP_MAX
  253. };
  254. /**
  255. * @brief Cpu to tx ring map
  256. */
  257. #ifdef CONFIG_WIN
  258. static uint8_t
  259. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  260. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  261. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  262. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  263. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  264. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  265. };
  266. #else
  267. static uint8_t
  268. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  269. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  270. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  271. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  272. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  273. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  274. };
  275. #endif
  276. /**
  277. * @brief Select the type of statistics
  278. */
  279. enum dp_stats_type {
  280. STATS_FW = 0,
  281. STATS_HOST = 1,
  282. STATS_TYPE_MAX = 2,
  283. };
  284. /**
  285. * @brief General Firmware statistics options
  286. *
  287. */
  288. enum dp_fw_stats {
  289. TXRX_FW_STATS_INVALID = -1,
  290. };
  291. /**
  292. * dp_stats_mapping_table - Firmware and Host statistics
  293. * currently supported
  294. */
  295. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  296. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  297. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  298. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  299. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  300. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  301. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  302. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  303. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  304. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  305. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  306. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  307. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  308. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  309. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  310. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  311. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  312. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  313. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  314. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  315. /* Last ENUM for HTT FW STATS */
  316. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  317. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  318. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  319. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  320. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  321. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  322. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  323. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  324. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  325. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  326. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  327. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  328. };
  329. /* MCL specific functions */
  330. #ifdef CONFIG_MCL
  331. /**
  332. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  333. * @soc: pointer to dp_soc handle
  334. * @intr_ctx_num: interrupt context number for which mon mask is needed
  335. *
  336. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  337. * This function is returning 0, since in interrupt mode(softirq based RX),
  338. * we donot want to process monitor mode rings in a softirq.
  339. *
  340. * So, in case packet log is enabled for SAP/STA/P2P modes,
  341. * regular interrupt processing will not process monitor mode rings. It would be
  342. * done in a separate timer context.
  343. *
  344. * Return: 0
  345. */
  346. static inline
  347. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  348. {
  349. return 0;
  350. }
  351. /*
  352. * dp_service_mon_rings()- timer to reap monitor rings
  353. * reqd as we are not getting ppdu end interrupts
  354. * @arg: SoC Handle
  355. *
  356. * Return:
  357. *
  358. */
  359. static void dp_service_mon_rings(void *arg)
  360. {
  361. struct dp_soc *soc = (struct dp_soc *)arg;
  362. int ring = 0, work_done, mac_id;
  363. struct dp_pdev *pdev = NULL;
  364. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  365. pdev = soc->pdev_list[ring];
  366. if (!pdev)
  367. continue;
  368. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  369. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  370. pdev->pdev_id);
  371. work_done = dp_mon_process(soc, mac_for_pdev,
  372. QCA_NAPI_BUDGET);
  373. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  374. FL("Reaped %d descs from Monitor rings"),
  375. work_done);
  376. }
  377. }
  378. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  379. }
  380. #ifndef REMOVE_PKT_LOG
  381. /**
  382. * dp_pkt_log_init() - API to initialize packet log
  383. * @ppdev: physical device handle
  384. * @scn: HIF context
  385. *
  386. * Return: none
  387. */
  388. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  389. {
  390. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  391. if (handle->pkt_log_init) {
  392. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  393. "%s: Packet log not initialized", __func__);
  394. return;
  395. }
  396. pktlog_sethandle(&handle->pl_dev, scn);
  397. pktlog_set_callback_regtype(PKTLOG_DEFAULT_CALLBACK_REGISTRATION);
  398. if (pktlogmod_init(scn)) {
  399. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  400. "%s: pktlogmod_init failed", __func__);
  401. handle->pkt_log_init = false;
  402. } else {
  403. handle->pkt_log_init = true;
  404. }
  405. }
  406. /**
  407. * dp_pkt_log_con_service() - connect packet log service
  408. * @ppdev: physical device handle
  409. * @scn: device context
  410. *
  411. * Return: none
  412. */
  413. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  414. {
  415. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  416. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  417. pktlog_htc_attach();
  418. }
  419. /**
  420. * dp_get_num_rx_contexts() - get number of RX contexts
  421. * @soc_hdl: cdp opaque soc handle
  422. *
  423. * Return: number of RX contexts
  424. */
  425. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  426. {
  427. int i;
  428. int num_rx_contexts = 0;
  429. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  430. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  431. if (wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i))
  432. num_rx_contexts++;
  433. return num_rx_contexts;
  434. }
  435. /**
  436. * dp_pktlogmod_exit() - API to cleanup pktlog info
  437. * @handle: Pdev handle
  438. *
  439. * Return: none
  440. */
  441. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  442. {
  443. void *scn = (void *)handle->soc->hif_handle;
  444. if (!scn) {
  445. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  446. "%s: Invalid hif(scn) handle", __func__);
  447. return;
  448. }
  449. pktlogmod_exit(scn);
  450. handle->pkt_log_init = false;
  451. }
  452. #endif
  453. #else
  454. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  455. /**
  456. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  457. * @soc: pointer to dp_soc handle
  458. * @intr_ctx_num: interrupt context number for which mon mask is needed
  459. *
  460. * Return: mon mask value
  461. */
  462. static inline
  463. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  464. {
  465. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  466. }
  467. #endif
  468. /**
  469. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  470. * @cdp_opaque_vdev: pointer to cdp_vdev
  471. *
  472. * Return: pointer to dp_vdev
  473. */
  474. static
  475. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  476. {
  477. return (struct dp_vdev *)cdp_opaque_vdev;
  478. }
  479. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  480. struct cdp_peer *peer_hdl,
  481. uint8_t *mac_addr,
  482. enum cdp_txrx_ast_entry_type type,
  483. uint32_t flags)
  484. {
  485. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  486. (struct dp_peer *)peer_hdl,
  487. mac_addr,
  488. type,
  489. flags);
  490. }
  491. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  492. struct cdp_peer *peer_hdl,
  493. uint8_t *wds_macaddr,
  494. uint32_t flags)
  495. {
  496. int status = -1;
  497. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  498. struct dp_ast_entry *ast_entry = NULL;
  499. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  500. qdf_spin_lock_bh(&soc->ast_lock);
  501. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  502. peer->vdev->pdev->pdev_id);
  503. if (ast_entry) {
  504. status = dp_peer_update_ast(soc,
  505. peer,
  506. ast_entry, flags);
  507. }
  508. qdf_spin_unlock_bh(&soc->ast_lock);
  509. return status;
  510. }
  511. /*
  512. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  513. * @soc_handle: Datapath SOC handle
  514. * @wds_macaddr: WDS entry MAC Address
  515. * Return: None
  516. */
  517. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  518. uint8_t *wds_macaddr, void *vdev_handle)
  519. {
  520. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  521. struct dp_ast_entry *ast_entry = NULL;
  522. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  523. qdf_spin_lock_bh(&soc->ast_lock);
  524. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  525. vdev->pdev->pdev_id);
  526. if (ast_entry) {
  527. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  528. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  529. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  530. ast_entry->is_active = TRUE;
  531. }
  532. }
  533. qdf_spin_unlock_bh(&soc->ast_lock);
  534. }
  535. /*
  536. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  537. * @soc: Datapath SOC handle
  538. *
  539. * Return: None
  540. */
  541. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  542. void *vdev_hdl)
  543. {
  544. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  545. struct dp_pdev *pdev;
  546. struct dp_vdev *vdev;
  547. struct dp_peer *peer;
  548. struct dp_ast_entry *ase, *temp_ase;
  549. int i;
  550. qdf_spin_lock_bh(&soc->ast_lock);
  551. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  552. pdev = soc->pdev_list[i];
  553. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  554. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  555. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  556. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  557. if ((ase->type ==
  558. CDP_TXRX_AST_TYPE_STATIC) ||
  559. (ase->type ==
  560. CDP_TXRX_AST_TYPE_SELF) ||
  561. (ase->type ==
  562. CDP_TXRX_AST_TYPE_STA_BSS))
  563. continue;
  564. ase->is_active = TRUE;
  565. }
  566. }
  567. }
  568. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  569. }
  570. qdf_spin_unlock_bh(&soc->ast_lock);
  571. }
  572. /*
  573. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  574. * @soc: Datapath SOC handle
  575. *
  576. * Return: None
  577. */
  578. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  579. {
  580. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  581. struct dp_pdev *pdev;
  582. struct dp_vdev *vdev;
  583. struct dp_peer *peer;
  584. struct dp_ast_entry *ase, *temp_ase;
  585. int i;
  586. qdf_spin_lock_bh(&soc->ast_lock);
  587. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  588. pdev = soc->pdev_list[i];
  589. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  590. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  591. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  592. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  593. if ((ase->type ==
  594. CDP_TXRX_AST_TYPE_STATIC) ||
  595. (ase->type ==
  596. CDP_TXRX_AST_TYPE_SELF) ||
  597. (ase->type ==
  598. CDP_TXRX_AST_TYPE_STA_BSS))
  599. continue;
  600. dp_peer_del_ast(soc, ase);
  601. }
  602. }
  603. }
  604. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  605. }
  606. qdf_spin_unlock_bh(&soc->ast_lock);
  607. }
  608. /**
  609. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  610. * and return ast entry information
  611. * of first ast entry found in the
  612. * table with given mac address
  613. *
  614. * @soc : data path soc handle
  615. * @ast_mac_addr : AST entry mac address
  616. * @ast_entry_info : ast entry information
  617. *
  618. * return : true if ast entry found with ast_mac_addr
  619. * false if ast entry not found
  620. */
  621. static bool dp_peer_get_ast_info_by_soc_wifi3
  622. (struct cdp_soc_t *soc_hdl,
  623. uint8_t *ast_mac_addr,
  624. struct cdp_ast_entry_info *ast_entry_info)
  625. {
  626. struct dp_ast_entry *ast_entry;
  627. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  628. qdf_spin_lock_bh(&soc->ast_lock);
  629. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  630. if (!ast_entry || !ast_entry->peer) {
  631. qdf_spin_unlock_bh(&soc->ast_lock);
  632. return false;
  633. }
  634. if (ast_entry->delete_in_progress && !ast_entry->callback) {
  635. qdf_spin_unlock_bh(&soc->ast_lock);
  636. return false;
  637. }
  638. ast_entry_info->type = ast_entry->type;
  639. ast_entry_info->pdev_id = ast_entry->pdev_id;
  640. ast_entry_info->vdev_id = ast_entry->vdev_id;
  641. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  642. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  643. &ast_entry->peer->mac_addr.raw[0],
  644. DP_MAC_ADDR_LEN);
  645. qdf_spin_unlock_bh(&soc->ast_lock);
  646. return true;
  647. }
  648. /**
  649. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  650. * and return ast entry information
  651. * if mac address and pdev_id matches
  652. *
  653. * @soc : data path soc handle
  654. * @ast_mac_addr : AST entry mac address
  655. * @pdev_id : pdev_id
  656. * @ast_entry_info : ast entry information
  657. *
  658. * return : true if ast entry found with ast_mac_addr
  659. * false if ast entry not found
  660. */
  661. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  662. (struct cdp_soc_t *soc_hdl,
  663. uint8_t *ast_mac_addr,
  664. uint8_t pdev_id,
  665. struct cdp_ast_entry_info *ast_entry_info)
  666. {
  667. struct dp_ast_entry *ast_entry;
  668. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  669. qdf_spin_lock_bh(&soc->ast_lock);
  670. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  671. if (!ast_entry || !ast_entry->peer) {
  672. qdf_spin_unlock_bh(&soc->ast_lock);
  673. return false;
  674. }
  675. if (ast_entry->delete_in_progress && !ast_entry->callback) {
  676. qdf_spin_unlock_bh(&soc->ast_lock);
  677. return false;
  678. }
  679. ast_entry_info->type = ast_entry->type;
  680. ast_entry_info->pdev_id = ast_entry->pdev_id;
  681. ast_entry_info->vdev_id = ast_entry->vdev_id;
  682. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  683. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  684. &ast_entry->peer->mac_addr.raw[0],
  685. DP_MAC_ADDR_LEN);
  686. qdf_spin_unlock_bh(&soc->ast_lock);
  687. return true;
  688. }
  689. /**
  690. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  691. * with given mac address
  692. *
  693. * @soc : data path soc handle
  694. * @ast_mac_addr : AST entry mac address
  695. * @callback : callback function to called on ast delete response from FW
  696. * @cookie : argument to be passed to callback
  697. *
  698. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  699. * is sent
  700. * QDF_STATUS_E_INVAL false if ast entry not found
  701. */
  702. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  703. uint8_t *mac_addr,
  704. txrx_ast_free_cb callback,
  705. void *cookie)
  706. {
  707. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  708. struct dp_ast_entry *ast_entry;
  709. txrx_ast_free_cb cb = NULL;
  710. void *arg = NULL;
  711. qdf_spin_lock_bh(&soc->ast_lock);
  712. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  713. if (!ast_entry) {
  714. qdf_spin_unlock_bh(&soc->ast_lock);
  715. return -QDF_STATUS_E_INVAL;
  716. }
  717. if (ast_entry->callback) {
  718. cb = ast_entry->callback;
  719. arg = ast_entry->cookie;
  720. }
  721. ast_entry->callback = callback;
  722. ast_entry->cookie = cookie;
  723. /*
  724. * if delete_in_progress is set AST delete is sent to target
  725. * and host is waiting for response should not send delete
  726. * again
  727. */
  728. if (!ast_entry->delete_in_progress)
  729. dp_peer_del_ast(soc, ast_entry);
  730. qdf_spin_unlock_bh(&soc->ast_lock);
  731. if (cb) {
  732. cb(soc->ctrl_psoc,
  733. soc,
  734. arg,
  735. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  736. }
  737. return QDF_STATUS_SUCCESS;
  738. }
  739. /**
  740. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  741. * table if mac address and pdev_id matches
  742. *
  743. * @soc : data path soc handle
  744. * @ast_mac_addr : AST entry mac address
  745. * @pdev_id : pdev id
  746. * @callback : callback function to called on ast delete response from FW
  747. * @cookie : argument to be passed to callback
  748. *
  749. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  750. * is sent
  751. * QDF_STATUS_E_INVAL false if ast entry not found
  752. */
  753. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  754. uint8_t *mac_addr,
  755. uint8_t pdev_id,
  756. txrx_ast_free_cb callback,
  757. void *cookie)
  758. {
  759. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  760. struct dp_ast_entry *ast_entry;
  761. txrx_ast_free_cb cb = NULL;
  762. void *arg = NULL;
  763. qdf_spin_lock_bh(&soc->ast_lock);
  764. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  765. if (!ast_entry) {
  766. qdf_spin_unlock_bh(&soc->ast_lock);
  767. return -QDF_STATUS_E_INVAL;
  768. }
  769. if (ast_entry->callback) {
  770. cb = ast_entry->callback;
  771. arg = ast_entry->cookie;
  772. }
  773. ast_entry->callback = callback;
  774. ast_entry->cookie = cookie;
  775. /*
  776. * if delete_in_progress is set AST delete is sent to target
  777. * and host is waiting for response should not sent delete
  778. * again
  779. */
  780. if (!ast_entry->delete_in_progress)
  781. dp_peer_del_ast(soc, ast_entry);
  782. qdf_spin_unlock_bh(&soc->ast_lock);
  783. if (cb) {
  784. cb(soc->ctrl_psoc,
  785. soc,
  786. arg,
  787. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  788. }
  789. return QDF_STATUS_SUCCESS;
  790. }
  791. /**
  792. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  793. * @ring_num: ring num of the ring being queried
  794. * @grp_mask: the grp_mask array for the ring type in question.
  795. *
  796. * The grp_mask array is indexed by group number and the bit fields correspond
  797. * to ring numbers. We are finding which interrupt group a ring belongs to.
  798. *
  799. * Return: the index in the grp_mask array with the ring number.
  800. * -QDF_STATUS_E_NOENT if no entry is found
  801. */
  802. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  803. {
  804. int ext_group_num;
  805. int mask = 1 << ring_num;
  806. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  807. ext_group_num++) {
  808. if (mask & grp_mask[ext_group_num])
  809. return ext_group_num;
  810. }
  811. return -QDF_STATUS_E_NOENT;
  812. }
  813. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  814. enum hal_ring_type ring_type,
  815. int ring_num)
  816. {
  817. int *grp_mask;
  818. switch (ring_type) {
  819. case WBM2SW_RELEASE:
  820. /* dp_tx_comp_handler - soc->tx_comp_ring */
  821. if (ring_num < 3)
  822. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  823. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  824. else if (ring_num == 3) {
  825. /* sw treats this as a separate ring type */
  826. grp_mask = &soc->wlan_cfg_ctx->
  827. int_rx_wbm_rel_ring_mask[0];
  828. ring_num = 0;
  829. } else {
  830. qdf_assert(0);
  831. return -QDF_STATUS_E_NOENT;
  832. }
  833. break;
  834. case REO_EXCEPTION:
  835. /* dp_rx_err_process - &soc->reo_exception_ring */
  836. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  837. break;
  838. case REO_DST:
  839. /* dp_rx_process - soc->reo_dest_ring */
  840. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  841. break;
  842. case REO_STATUS:
  843. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  844. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  845. break;
  846. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  847. case RXDMA_MONITOR_STATUS:
  848. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  849. case RXDMA_MONITOR_DST:
  850. /* dp_mon_process */
  851. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  852. break;
  853. case RXDMA_DST:
  854. /* dp_rxdma_err_process */
  855. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  856. break;
  857. case RXDMA_BUF:
  858. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  859. break;
  860. case RXDMA_MONITOR_BUF:
  861. /* TODO: support low_thresh interrupt */
  862. return -QDF_STATUS_E_NOENT;
  863. break;
  864. case TCL_DATA:
  865. case TCL_CMD:
  866. case REO_CMD:
  867. case SW2WBM_RELEASE:
  868. case WBM_IDLE_LINK:
  869. /* normally empty SW_TO_HW rings */
  870. return -QDF_STATUS_E_NOENT;
  871. break;
  872. case TCL_STATUS:
  873. case REO_REINJECT:
  874. /* misc unused rings */
  875. return -QDF_STATUS_E_NOENT;
  876. break;
  877. case CE_SRC:
  878. case CE_DST:
  879. case CE_DST_STATUS:
  880. /* CE_rings - currently handled by hif */
  881. default:
  882. return -QDF_STATUS_E_NOENT;
  883. break;
  884. }
  885. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  886. }
  887. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  888. *ring_params, int ring_type, int ring_num)
  889. {
  890. int msi_group_number;
  891. int msi_data_count;
  892. int ret;
  893. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  894. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  895. &msi_data_count, &msi_data_start,
  896. &msi_irq_start);
  897. if (ret)
  898. return;
  899. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  900. ring_num);
  901. if (msi_group_number < 0) {
  902. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  903. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  904. ring_type, ring_num);
  905. ring_params->msi_addr = 0;
  906. ring_params->msi_data = 0;
  907. return;
  908. }
  909. if (msi_group_number > msi_data_count) {
  910. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  911. FL("2 msi_groups will share an msi; msi_group_num %d"),
  912. msi_group_number);
  913. QDF_ASSERT(0);
  914. }
  915. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  916. ring_params->msi_addr = addr_low;
  917. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  918. ring_params->msi_data = (msi_group_number % msi_data_count)
  919. + msi_data_start;
  920. ring_params->flags |= HAL_SRNG_MSI_INTR;
  921. }
  922. /**
  923. * dp_print_ast_stats() - Dump AST table contents
  924. * @soc: Datapath soc handle
  925. *
  926. * return void
  927. */
  928. #ifdef FEATURE_AST
  929. void dp_print_ast_stats(struct dp_soc *soc)
  930. {
  931. uint8_t i;
  932. uint8_t num_entries = 0;
  933. struct dp_vdev *vdev;
  934. struct dp_pdev *pdev;
  935. struct dp_peer *peer;
  936. struct dp_ast_entry *ase, *tmp_ase;
  937. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  938. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  939. "DA", "HMWDS_SEC"};
  940. DP_PRINT_STATS("AST Stats:");
  941. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  942. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  943. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  944. DP_PRINT_STATS("AST Table:");
  945. qdf_spin_lock_bh(&soc->ast_lock);
  946. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  947. pdev = soc->pdev_list[i];
  948. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  949. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  950. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  951. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  952. DP_PRINT_STATS("%6d mac_addr = %pM"
  953. " peer_mac_addr = %pM"
  954. " peer_id = %u"
  955. " type = %s"
  956. " next_hop = %d"
  957. " is_active = %d"
  958. " is_bss = %d"
  959. " ast_idx = %d"
  960. " ast_hash = %d"
  961. " delete_in_progress = %d"
  962. " pdev_id = %d"
  963. " vdev_id = %d",
  964. ++num_entries,
  965. ase->mac_addr.raw,
  966. ase->peer->mac_addr.raw,
  967. ase->peer->peer_ids[0],
  968. type[ase->type],
  969. ase->next_hop,
  970. ase->is_active,
  971. ase->is_bss,
  972. ase->ast_idx,
  973. ase->ast_hash_value,
  974. ase->delete_in_progress,
  975. ase->pdev_id,
  976. ase->vdev_id);
  977. }
  978. }
  979. }
  980. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  981. }
  982. qdf_spin_unlock_bh(&soc->ast_lock);
  983. }
  984. #else
  985. void dp_print_ast_stats(struct dp_soc *soc)
  986. {
  987. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  988. return;
  989. }
  990. #endif
  991. /**
  992. * dp_print_peer_table() - Dump all Peer stats
  993. * @vdev: Datapath Vdev handle
  994. *
  995. * return void
  996. */
  997. static void dp_print_peer_table(struct dp_vdev *vdev)
  998. {
  999. struct dp_peer *peer = NULL;
  1000. DP_PRINT_STATS("Dumping Peer Table Stats:");
  1001. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1002. if (!peer) {
  1003. DP_PRINT_STATS("Invalid Peer");
  1004. return;
  1005. }
  1006. DP_PRINT_STATS(" peer_mac_addr = %pM"
  1007. " nawds_enabled = %d"
  1008. " bss_peer = %d"
  1009. " wapi = %d"
  1010. " wds_enabled = %d"
  1011. " delete in progress = %d"
  1012. " peer id = %d",
  1013. peer->mac_addr.raw,
  1014. peer->nawds_enabled,
  1015. peer->bss_peer,
  1016. peer->wapi,
  1017. peer->wds_enabled,
  1018. peer->delete_in_progress,
  1019. peer->peer_ids[0]);
  1020. }
  1021. }
  1022. /*
  1023. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  1024. */
  1025. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  1026. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  1027. {
  1028. void *hal_soc = soc->hal_soc;
  1029. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  1030. /* TODO: See if we should get align size from hal */
  1031. uint32_t ring_base_align = 8;
  1032. struct hal_srng_params ring_params;
  1033. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  1034. /* TODO: Currently hal layer takes care of endianness related settings.
  1035. * See if these settings need to passed from DP layer
  1036. */
  1037. ring_params.flags = 0;
  1038. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  1039. srng->hal_srng = NULL;
  1040. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  1041. srng->num_entries = num_entries;
  1042. if (!dp_is_soc_reinit(soc)) {
  1043. srng->base_vaddr_unaligned =
  1044. qdf_mem_alloc_consistent(soc->osdev,
  1045. soc->osdev->dev,
  1046. srng->alloc_size,
  1047. &srng->base_paddr_unaligned);
  1048. }
  1049. if (!srng->base_vaddr_unaligned) {
  1050. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1051. FL("alloc failed - ring_type: %d, ring_num %d"),
  1052. ring_type, ring_num);
  1053. return QDF_STATUS_E_NOMEM;
  1054. }
  1055. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  1056. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  1057. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  1058. ((unsigned long)(ring_params.ring_base_vaddr) -
  1059. (unsigned long)srng->base_vaddr_unaligned);
  1060. ring_params.num_entries = num_entries;
  1061. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  1062. FL("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u"),
  1063. ring_type, ring_num, (void *)ring_params.ring_base_vaddr,
  1064. (void *)ring_params.ring_base_paddr, ring_params.num_entries);
  1065. if (soc->intr_mode == DP_INTR_MSI) {
  1066. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  1067. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1068. FL("Using MSI for ring_type: %d, ring_num %d"),
  1069. ring_type, ring_num);
  1070. } else {
  1071. ring_params.msi_data = 0;
  1072. ring_params.msi_addr = 0;
  1073. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1074. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  1075. ring_type, ring_num);
  1076. }
  1077. /*
  1078. * Setup interrupt timer and batch counter thresholds for
  1079. * interrupt mitigation based on ring type
  1080. */
  1081. if (ring_type == REO_DST) {
  1082. ring_params.intr_timer_thres_us =
  1083. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1084. ring_params.intr_batch_cntr_thres_entries =
  1085. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1086. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  1087. ring_params.intr_timer_thres_us =
  1088. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1089. ring_params.intr_batch_cntr_thres_entries =
  1090. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1091. } else {
  1092. ring_params.intr_timer_thres_us =
  1093. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1094. ring_params.intr_batch_cntr_thres_entries =
  1095. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1096. }
  1097. /* Enable low threshold interrupts for rx buffer rings (regular and
  1098. * monitor buffer rings.
  1099. * TODO: See if this is required for any other ring
  1100. */
  1101. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  1102. (ring_type == RXDMA_MONITOR_STATUS)) {
  1103. /* TODO: Setting low threshold to 1/8th of ring size
  1104. * see if this needs to be configurable
  1105. */
  1106. ring_params.low_threshold = num_entries >> 3;
  1107. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1108. ring_params.intr_timer_thres_us =
  1109. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1110. ring_params.intr_batch_cntr_thres_entries = 0;
  1111. }
  1112. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1113. mac_id, &ring_params);
  1114. if (!srng->hal_srng) {
  1115. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1116. srng->alloc_size,
  1117. srng->base_vaddr_unaligned,
  1118. srng->base_paddr_unaligned, 0);
  1119. }
  1120. return 0;
  1121. }
  1122. /*
  1123. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  1124. * @soc: DP SOC handle
  1125. * @srng: source ring structure
  1126. * @ring_type: type of ring
  1127. * @ring_num: ring number
  1128. *
  1129. * Return: None
  1130. */
  1131. static void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  1132. int ring_type, int ring_num)
  1133. {
  1134. if (!srng->hal_srng) {
  1135. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1136. FL("Ring type: %d, num:%d not setup"),
  1137. ring_type, ring_num);
  1138. return;
  1139. }
  1140. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1141. srng->hal_srng = NULL;
  1142. }
  1143. /**
  1144. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1145. * Any buffers allocated and attached to ring entries are expected to be freed
  1146. * before calling this function.
  1147. */
  1148. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1149. int ring_type, int ring_num)
  1150. {
  1151. if (!dp_is_soc_reinit(soc)) {
  1152. if (!srng->hal_srng && (srng->alloc_size == 0)) {
  1153. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1154. FL("Ring type: %d, num:%d not setup"),
  1155. ring_type, ring_num);
  1156. return;
  1157. }
  1158. if (srng->hal_srng) {
  1159. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1160. srng->hal_srng = NULL;
  1161. }
  1162. }
  1163. if (srng->alloc_size) {
  1164. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1165. srng->alloc_size,
  1166. srng->base_vaddr_unaligned,
  1167. srng->base_paddr_unaligned, 0);
  1168. srng->alloc_size = 0;
  1169. }
  1170. }
  1171. /* TODO: Need this interface from HIF */
  1172. void *hif_get_hal_handle(void *hif_handle);
  1173. /*
  1174. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1175. * @dp_ctx: DP SOC handle
  1176. * @budget: Number of frames/descriptors that can be processed in one shot
  1177. *
  1178. * Return: remaining budget/quota for the soc device
  1179. */
  1180. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1181. {
  1182. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1183. struct dp_soc *soc = int_ctx->soc;
  1184. int ring = 0;
  1185. uint32_t work_done = 0;
  1186. int budget = dp_budget;
  1187. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1188. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1189. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1190. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1191. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1192. uint32_t remaining_quota = dp_budget;
  1193. struct dp_pdev *pdev = NULL;
  1194. int mac_id;
  1195. /* Process Tx completion interrupts first to return back buffers */
  1196. while (tx_mask) {
  1197. if (tx_mask & 0x1) {
  1198. work_done = dp_tx_comp_handler(soc,
  1199. soc->tx_comp_ring[ring].hal_srng,
  1200. remaining_quota);
  1201. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1202. "tx mask 0x%x ring %d, budget %d, work_done %d",
  1203. tx_mask, ring, budget, work_done);
  1204. budget -= work_done;
  1205. if (budget <= 0)
  1206. goto budget_done;
  1207. remaining_quota = budget;
  1208. }
  1209. tx_mask = tx_mask >> 1;
  1210. ring++;
  1211. }
  1212. /* Process REO Exception ring interrupt */
  1213. if (rx_err_mask) {
  1214. work_done = dp_rx_err_process(soc,
  1215. soc->reo_exception_ring.hal_srng,
  1216. remaining_quota);
  1217. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1218. "REO Exception Ring: work_done %d budget %d",
  1219. work_done, budget);
  1220. budget -= work_done;
  1221. if (budget <= 0) {
  1222. goto budget_done;
  1223. }
  1224. remaining_quota = budget;
  1225. }
  1226. /* Process Rx WBM release ring interrupt */
  1227. if (rx_wbm_rel_mask) {
  1228. work_done = dp_rx_wbm_err_process(soc,
  1229. soc->rx_rel_ring.hal_srng, remaining_quota);
  1230. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1231. "WBM Release Ring: work_done %d budget %d",
  1232. work_done, budget);
  1233. budget -= work_done;
  1234. if (budget <= 0) {
  1235. goto budget_done;
  1236. }
  1237. remaining_quota = budget;
  1238. }
  1239. /* Process Rx interrupts */
  1240. if (rx_mask) {
  1241. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1242. if (rx_mask & (1 << ring)) {
  1243. work_done = dp_rx_process(int_ctx,
  1244. soc->reo_dest_ring[ring].hal_srng,
  1245. ring,
  1246. remaining_quota);
  1247. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1248. "rx mask 0x%x ring %d, work_done %d budget %d",
  1249. rx_mask, ring, work_done, budget);
  1250. budget -= work_done;
  1251. if (budget <= 0)
  1252. goto budget_done;
  1253. remaining_quota = budget;
  1254. }
  1255. }
  1256. }
  1257. if (reo_status_mask)
  1258. dp_reo_status_ring_handler(soc);
  1259. /* Process LMAC interrupts */
  1260. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1261. pdev = soc->pdev_list[ring];
  1262. if (pdev == NULL)
  1263. continue;
  1264. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1265. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1266. pdev->pdev_id);
  1267. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1268. work_done = dp_mon_process(soc, mac_for_pdev,
  1269. remaining_quota);
  1270. budget -= work_done;
  1271. if (budget <= 0)
  1272. goto budget_done;
  1273. remaining_quota = budget;
  1274. }
  1275. if (int_ctx->rxdma2host_ring_mask &
  1276. (1 << mac_for_pdev)) {
  1277. work_done = dp_rxdma_err_process(soc,
  1278. mac_for_pdev,
  1279. remaining_quota);
  1280. budget -= work_done;
  1281. if (budget <= 0)
  1282. goto budget_done;
  1283. remaining_quota = budget;
  1284. }
  1285. if (int_ctx->host2rxdma_ring_mask &
  1286. (1 << mac_for_pdev)) {
  1287. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1288. union dp_rx_desc_list_elem_t *tail = NULL;
  1289. struct dp_srng *rx_refill_buf_ring =
  1290. &pdev->rx_refill_buf_ring;
  1291. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1292. 1);
  1293. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1294. rx_refill_buf_ring,
  1295. &soc->rx_desc_buf[mac_for_pdev], 0,
  1296. &desc_list, &tail);
  1297. }
  1298. }
  1299. }
  1300. qdf_lro_flush(int_ctx->lro_ctx);
  1301. budget_done:
  1302. return dp_budget - budget;
  1303. }
  1304. /* dp_interrupt_timer()- timer poll for interrupts
  1305. *
  1306. * @arg: SoC Handle
  1307. *
  1308. * Return:
  1309. *
  1310. */
  1311. static void dp_interrupt_timer(void *arg)
  1312. {
  1313. struct dp_soc *soc = (struct dp_soc *) arg;
  1314. int i;
  1315. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1316. for (i = 0;
  1317. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1318. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1319. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1320. }
  1321. }
  1322. /*
  1323. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1324. * @txrx_soc: DP SOC handle
  1325. *
  1326. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1327. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1328. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1329. *
  1330. * Return: 0 for success, nonzero for failure.
  1331. */
  1332. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1333. {
  1334. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1335. int i;
  1336. soc->intr_mode = DP_INTR_POLL;
  1337. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1338. soc->intr_ctx[i].dp_intr_id = i;
  1339. soc->intr_ctx[i].tx_ring_mask =
  1340. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1341. soc->intr_ctx[i].rx_ring_mask =
  1342. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1343. soc->intr_ctx[i].rx_mon_ring_mask =
  1344. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1345. soc->intr_ctx[i].rx_err_ring_mask =
  1346. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1347. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1348. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1349. soc->intr_ctx[i].reo_status_ring_mask =
  1350. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1351. soc->intr_ctx[i].rxdma2host_ring_mask =
  1352. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1353. soc->intr_ctx[i].soc = soc;
  1354. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1355. }
  1356. qdf_timer_init(soc->osdev, &soc->int_timer,
  1357. dp_interrupt_timer, (void *)soc,
  1358. QDF_TIMER_TYPE_WAKE_APPS);
  1359. return QDF_STATUS_SUCCESS;
  1360. }
  1361. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1362. #if defined(CONFIG_MCL)
  1363. /*
  1364. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1365. * @txrx_soc: DP SOC handle
  1366. *
  1367. * Call the appropriate attach function based on the mode of operation.
  1368. * This is a WAR for enabling monitor mode.
  1369. *
  1370. * Return: 0 for success. nonzero for failure.
  1371. */
  1372. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1373. {
  1374. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1375. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1376. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1377. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1378. "%s: Poll mode", __func__);
  1379. return dp_soc_attach_poll(txrx_soc);
  1380. } else {
  1381. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1382. "%s: Interrupt mode", __func__);
  1383. return dp_soc_interrupt_attach(txrx_soc);
  1384. }
  1385. }
  1386. #else
  1387. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1388. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1389. {
  1390. return dp_soc_attach_poll(txrx_soc);
  1391. }
  1392. #else
  1393. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1394. {
  1395. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1396. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1397. return dp_soc_attach_poll(txrx_soc);
  1398. else
  1399. return dp_soc_interrupt_attach(txrx_soc);
  1400. }
  1401. #endif
  1402. #endif
  1403. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1404. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1405. {
  1406. int j;
  1407. int num_irq = 0;
  1408. int tx_mask =
  1409. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1410. int rx_mask =
  1411. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1412. int rx_mon_mask =
  1413. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1414. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1415. soc->wlan_cfg_ctx, intr_ctx_num);
  1416. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1417. soc->wlan_cfg_ctx, intr_ctx_num);
  1418. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1419. soc->wlan_cfg_ctx, intr_ctx_num);
  1420. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1421. soc->wlan_cfg_ctx, intr_ctx_num);
  1422. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1423. soc->wlan_cfg_ctx, intr_ctx_num);
  1424. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1425. soc->wlan_cfg_ctx, intr_ctx_num);
  1426. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1427. if (tx_mask & (1 << j)) {
  1428. irq_id_map[num_irq++] =
  1429. (wbm2host_tx_completions_ring1 - j);
  1430. }
  1431. if (rx_mask & (1 << j)) {
  1432. irq_id_map[num_irq++] =
  1433. (reo2host_destination_ring1 - j);
  1434. }
  1435. if (rxdma2host_ring_mask & (1 << j)) {
  1436. irq_id_map[num_irq++] =
  1437. rxdma2host_destination_ring_mac1 -
  1438. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1439. }
  1440. if (host2rxdma_ring_mask & (1 << j)) {
  1441. irq_id_map[num_irq++] =
  1442. host2rxdma_host_buf_ring_mac1 -
  1443. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1444. }
  1445. if (host2rxdma_mon_ring_mask & (1 << j)) {
  1446. irq_id_map[num_irq++] =
  1447. host2rxdma_monitor_ring1 -
  1448. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1449. }
  1450. if (rx_mon_mask & (1 << j)) {
  1451. irq_id_map[num_irq++] =
  1452. ppdu_end_interrupts_mac1 -
  1453. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1454. irq_id_map[num_irq++] =
  1455. rxdma2host_monitor_status_ring_mac1 -
  1456. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1457. }
  1458. if (rx_wbm_rel_ring_mask & (1 << j))
  1459. irq_id_map[num_irq++] = wbm2host_rx_release;
  1460. if (rx_err_ring_mask & (1 << j))
  1461. irq_id_map[num_irq++] = reo2host_exception;
  1462. if (reo_status_ring_mask & (1 << j))
  1463. irq_id_map[num_irq++] = reo2host_status;
  1464. }
  1465. *num_irq_r = num_irq;
  1466. }
  1467. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1468. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1469. int msi_vector_count, int msi_vector_start)
  1470. {
  1471. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1472. soc->wlan_cfg_ctx, intr_ctx_num);
  1473. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1474. soc->wlan_cfg_ctx, intr_ctx_num);
  1475. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1476. soc->wlan_cfg_ctx, intr_ctx_num);
  1477. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1478. soc->wlan_cfg_ctx, intr_ctx_num);
  1479. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1480. soc->wlan_cfg_ctx, intr_ctx_num);
  1481. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1482. soc->wlan_cfg_ctx, intr_ctx_num);
  1483. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1484. soc->wlan_cfg_ctx, intr_ctx_num);
  1485. unsigned int vector =
  1486. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1487. int num_irq = 0;
  1488. soc->intr_mode = DP_INTR_MSI;
  1489. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1490. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1491. irq_id_map[num_irq++] =
  1492. pld_get_msi_irq(soc->osdev->dev, vector);
  1493. *num_irq_r = num_irq;
  1494. }
  1495. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1496. int *irq_id_map, int *num_irq)
  1497. {
  1498. int msi_vector_count, ret;
  1499. uint32_t msi_base_data, msi_vector_start;
  1500. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1501. &msi_vector_count,
  1502. &msi_base_data,
  1503. &msi_vector_start);
  1504. if (ret)
  1505. return dp_soc_interrupt_map_calculate_integrated(soc,
  1506. intr_ctx_num, irq_id_map, num_irq);
  1507. else
  1508. dp_soc_interrupt_map_calculate_msi(soc,
  1509. intr_ctx_num, irq_id_map, num_irq,
  1510. msi_vector_count, msi_vector_start);
  1511. }
  1512. /*
  1513. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1514. * @txrx_soc: DP SOC handle
  1515. *
  1516. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1517. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1518. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1519. *
  1520. * Return: 0 for success. nonzero for failure.
  1521. */
  1522. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1523. {
  1524. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1525. int i = 0;
  1526. int num_irq = 0;
  1527. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1528. int ret = 0;
  1529. /* Map of IRQ ids registered with one interrupt context */
  1530. int irq_id_map[HIF_MAX_GRP_IRQ];
  1531. int tx_mask =
  1532. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1533. int rx_mask =
  1534. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1535. int rx_mon_mask =
  1536. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1537. int rx_err_ring_mask =
  1538. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1539. int rx_wbm_rel_ring_mask =
  1540. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1541. int reo_status_ring_mask =
  1542. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1543. int rxdma2host_ring_mask =
  1544. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1545. int host2rxdma_ring_mask =
  1546. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1547. int host2rxdma_mon_ring_mask =
  1548. wlan_cfg_get_host2rxdma_mon_ring_mask(
  1549. soc->wlan_cfg_ctx, i);
  1550. soc->intr_ctx[i].dp_intr_id = i;
  1551. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1552. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1553. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1554. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1555. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1556. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1557. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1558. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1559. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  1560. host2rxdma_mon_ring_mask;
  1561. soc->intr_ctx[i].soc = soc;
  1562. num_irq = 0;
  1563. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1564. &num_irq);
  1565. ret = hif_register_ext_group(soc->hif_handle,
  1566. num_irq, irq_id_map, dp_service_srngs,
  1567. &soc->intr_ctx[i], "dp_intr",
  1568. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1569. if (ret) {
  1570. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1571. FL("failed, ret = %d"), ret);
  1572. return QDF_STATUS_E_FAILURE;
  1573. }
  1574. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1575. }
  1576. hif_configure_ext_group_interrupts(soc->hif_handle);
  1577. return QDF_STATUS_SUCCESS;
  1578. }
  1579. /*
  1580. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1581. * @txrx_soc: DP SOC handle
  1582. *
  1583. * Return: void
  1584. */
  1585. static void dp_soc_interrupt_detach(void *txrx_soc)
  1586. {
  1587. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1588. int i;
  1589. if (soc->intr_mode == DP_INTR_POLL) {
  1590. qdf_timer_stop(&soc->int_timer);
  1591. qdf_timer_free(&soc->int_timer);
  1592. } else {
  1593. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1594. }
  1595. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1596. soc->intr_ctx[i].tx_ring_mask = 0;
  1597. soc->intr_ctx[i].rx_ring_mask = 0;
  1598. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1599. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1600. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1601. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1602. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1603. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1604. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  1605. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1606. }
  1607. }
  1608. #define AVG_MAX_MPDUS_PER_TID 128
  1609. #define AVG_TIDS_PER_CLIENT 2
  1610. #define AVG_FLOWS_PER_TID 2
  1611. #define AVG_MSDUS_PER_FLOW 128
  1612. #define AVG_MSDUS_PER_MPDU 4
  1613. /*
  1614. * Allocate and setup link descriptor pool that will be used by HW for
  1615. * various link and queue descriptors and managed by WBM
  1616. */
  1617. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1618. {
  1619. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1620. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1621. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1622. uint32_t num_mpdus_per_link_desc =
  1623. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1624. uint32_t num_msdus_per_link_desc =
  1625. hal_num_msdus_per_link_desc(soc->hal_soc);
  1626. uint32_t num_mpdu_links_per_queue_desc =
  1627. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1628. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1629. uint32_t total_link_descs, total_mem_size;
  1630. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1631. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1632. uint32_t num_link_desc_banks;
  1633. uint32_t last_bank_size = 0;
  1634. uint32_t entry_size, num_entries;
  1635. int i;
  1636. uint32_t desc_id = 0;
  1637. qdf_dma_addr_t *baseaddr = NULL;
  1638. /* Only Tx queue descriptors are allocated from common link descriptor
  1639. * pool Rx queue descriptors are not included in this because (REO queue
  1640. * extension descriptors) they are expected to be allocated contiguously
  1641. * with REO queue descriptors
  1642. */
  1643. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1644. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1645. num_mpdu_queue_descs = num_mpdu_link_descs /
  1646. num_mpdu_links_per_queue_desc;
  1647. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1648. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1649. num_msdus_per_link_desc;
  1650. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1651. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1652. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1653. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1654. /* Round up to power of 2 */
  1655. total_link_descs = 1;
  1656. while (total_link_descs < num_entries)
  1657. total_link_descs <<= 1;
  1658. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1659. FL("total_link_descs: %u, link_desc_size: %d"),
  1660. total_link_descs, link_desc_size);
  1661. total_mem_size = total_link_descs * link_desc_size;
  1662. total_mem_size += link_desc_align;
  1663. if (total_mem_size <= max_alloc_size) {
  1664. num_link_desc_banks = 0;
  1665. last_bank_size = total_mem_size;
  1666. } else {
  1667. num_link_desc_banks = (total_mem_size) /
  1668. (max_alloc_size - link_desc_align);
  1669. last_bank_size = total_mem_size %
  1670. (max_alloc_size - link_desc_align);
  1671. }
  1672. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1673. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1674. total_mem_size, num_link_desc_banks);
  1675. for (i = 0; i < num_link_desc_banks; i++) {
  1676. if (!dp_is_soc_reinit(soc)) {
  1677. baseaddr = &soc->link_desc_banks[i].
  1678. base_paddr_unaligned;
  1679. soc->link_desc_banks[i].base_vaddr_unaligned =
  1680. qdf_mem_alloc_consistent(soc->osdev,
  1681. soc->osdev->dev,
  1682. max_alloc_size,
  1683. baseaddr);
  1684. }
  1685. soc->link_desc_banks[i].size = max_alloc_size;
  1686. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1687. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1688. ((unsigned long)(
  1689. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1690. link_desc_align));
  1691. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1692. soc->link_desc_banks[i].base_paddr_unaligned) +
  1693. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1694. (unsigned long)(
  1695. soc->link_desc_banks[i].base_vaddr_unaligned));
  1696. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1697. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1698. FL("Link descriptor memory alloc failed"));
  1699. goto fail;
  1700. }
  1701. }
  1702. if (last_bank_size) {
  1703. /* Allocate last bank in case total memory required is not exact
  1704. * multiple of max_alloc_size
  1705. */
  1706. if (!dp_is_soc_reinit(soc)) {
  1707. baseaddr = &soc->link_desc_banks[i].
  1708. base_paddr_unaligned;
  1709. soc->link_desc_banks[i].base_vaddr_unaligned =
  1710. qdf_mem_alloc_consistent(soc->osdev,
  1711. soc->osdev->dev,
  1712. last_bank_size,
  1713. baseaddr);
  1714. }
  1715. soc->link_desc_banks[i].size = last_bank_size;
  1716. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1717. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1718. ((unsigned long)(
  1719. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1720. link_desc_align));
  1721. soc->link_desc_banks[i].base_paddr =
  1722. (unsigned long)(
  1723. soc->link_desc_banks[i].base_paddr_unaligned) +
  1724. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1725. (unsigned long)(
  1726. soc->link_desc_banks[i].base_vaddr_unaligned));
  1727. }
  1728. /* Allocate and setup link descriptor idle list for HW internal use */
  1729. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1730. total_mem_size = entry_size * total_link_descs;
  1731. if (total_mem_size <= max_alloc_size) {
  1732. void *desc;
  1733. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1734. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1735. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1736. FL("Link desc idle ring setup failed"));
  1737. goto fail;
  1738. }
  1739. hal_srng_access_start_unlocked(soc->hal_soc,
  1740. soc->wbm_idle_link_ring.hal_srng);
  1741. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1742. soc->link_desc_banks[i].base_paddr; i++) {
  1743. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1744. ((unsigned long)(
  1745. soc->link_desc_banks[i].base_vaddr) -
  1746. (unsigned long)(
  1747. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1748. / link_desc_size;
  1749. unsigned long paddr = (unsigned long)(
  1750. soc->link_desc_banks[i].base_paddr);
  1751. while (num_entries && (desc = hal_srng_src_get_next(
  1752. soc->hal_soc,
  1753. soc->wbm_idle_link_ring.hal_srng))) {
  1754. hal_set_link_desc_addr(desc,
  1755. LINK_DESC_COOKIE(desc_id, i), paddr);
  1756. num_entries--;
  1757. desc_id++;
  1758. paddr += link_desc_size;
  1759. }
  1760. }
  1761. hal_srng_access_end_unlocked(soc->hal_soc,
  1762. soc->wbm_idle_link_ring.hal_srng);
  1763. } else {
  1764. uint32_t num_scatter_bufs;
  1765. uint32_t num_entries_per_buf;
  1766. uint32_t rem_entries;
  1767. uint8_t *scatter_buf_ptr;
  1768. uint16_t scatter_buf_num;
  1769. uint32_t buf_size = 0;
  1770. soc->wbm_idle_scatter_buf_size =
  1771. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1772. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1773. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1774. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1775. soc->hal_soc, total_mem_size,
  1776. soc->wbm_idle_scatter_buf_size);
  1777. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1778. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1779. FL("scatter bufs size out of bounds"));
  1780. goto fail;
  1781. }
  1782. for (i = 0; i < num_scatter_bufs; i++) {
  1783. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1784. if (!dp_is_soc_reinit(soc)) {
  1785. buf_size = soc->wbm_idle_scatter_buf_size;
  1786. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1787. qdf_mem_alloc_consistent(soc->osdev,
  1788. soc->osdev->
  1789. dev,
  1790. buf_size,
  1791. baseaddr);
  1792. }
  1793. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1794. QDF_TRACE(QDF_MODULE_ID_DP,
  1795. QDF_TRACE_LEVEL_ERROR,
  1796. FL("Scatter lst memory alloc fail"));
  1797. goto fail;
  1798. }
  1799. }
  1800. /* Populate idle list scatter buffers with link descriptor
  1801. * pointers
  1802. */
  1803. scatter_buf_num = 0;
  1804. scatter_buf_ptr = (uint8_t *)(
  1805. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1806. rem_entries = num_entries_per_buf;
  1807. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1808. soc->link_desc_banks[i].base_paddr; i++) {
  1809. uint32_t num_link_descs =
  1810. (soc->link_desc_banks[i].size -
  1811. ((unsigned long)(
  1812. soc->link_desc_banks[i].base_vaddr) -
  1813. (unsigned long)(
  1814. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1815. / link_desc_size;
  1816. unsigned long paddr = (unsigned long)(
  1817. soc->link_desc_banks[i].base_paddr);
  1818. while (num_link_descs) {
  1819. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1820. LINK_DESC_COOKIE(desc_id, i), paddr);
  1821. num_link_descs--;
  1822. desc_id++;
  1823. paddr += link_desc_size;
  1824. rem_entries--;
  1825. if (rem_entries) {
  1826. scatter_buf_ptr += entry_size;
  1827. } else {
  1828. rem_entries = num_entries_per_buf;
  1829. scatter_buf_num++;
  1830. if (scatter_buf_num >= num_scatter_bufs)
  1831. break;
  1832. scatter_buf_ptr = (uint8_t *)(
  1833. soc->wbm_idle_scatter_buf_base_vaddr[
  1834. scatter_buf_num]);
  1835. }
  1836. }
  1837. }
  1838. /* Setup link descriptor idle list in HW */
  1839. hal_setup_link_idle_list(soc->hal_soc,
  1840. soc->wbm_idle_scatter_buf_base_paddr,
  1841. soc->wbm_idle_scatter_buf_base_vaddr,
  1842. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1843. (uint32_t)(scatter_buf_ptr -
  1844. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1845. scatter_buf_num-1])), total_link_descs);
  1846. }
  1847. return 0;
  1848. fail:
  1849. if (soc->wbm_idle_link_ring.hal_srng) {
  1850. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1851. WBM_IDLE_LINK, 0);
  1852. }
  1853. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1854. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1855. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1856. soc->wbm_idle_scatter_buf_size,
  1857. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1858. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1859. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1860. }
  1861. }
  1862. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1863. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1864. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1865. soc->link_desc_banks[i].size,
  1866. soc->link_desc_banks[i].base_vaddr_unaligned,
  1867. soc->link_desc_banks[i].base_paddr_unaligned,
  1868. 0);
  1869. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1870. }
  1871. }
  1872. return QDF_STATUS_E_FAILURE;
  1873. }
  1874. /*
  1875. * Free link descriptor pool that was setup HW
  1876. */
  1877. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1878. {
  1879. int i;
  1880. if (soc->wbm_idle_link_ring.hal_srng) {
  1881. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1882. WBM_IDLE_LINK, 0);
  1883. }
  1884. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1885. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1886. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1887. soc->wbm_idle_scatter_buf_size,
  1888. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1889. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1890. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1891. }
  1892. }
  1893. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1894. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1895. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1896. soc->link_desc_banks[i].size,
  1897. soc->link_desc_banks[i].base_vaddr_unaligned,
  1898. soc->link_desc_banks[i].base_paddr_unaligned,
  1899. 0);
  1900. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1901. }
  1902. }
  1903. }
  1904. #ifdef IPA_OFFLOAD
  1905. #define REO_DST_RING_SIZE_QCA6290 1023
  1906. #ifndef QCA_WIFI_QCA8074_VP
  1907. #define REO_DST_RING_SIZE_QCA8074 1023
  1908. #else
  1909. #define REO_DST_RING_SIZE_QCA8074 8
  1910. #endif /* QCA_WIFI_QCA8074_VP */
  1911. #else
  1912. #define REO_DST_RING_SIZE_QCA6290 1024
  1913. #ifndef QCA_WIFI_QCA8074_VP
  1914. #define REO_DST_RING_SIZE_QCA8074 2048
  1915. #else
  1916. #define REO_DST_RING_SIZE_QCA8074 8
  1917. #endif /* QCA_WIFI_QCA8074_VP */
  1918. #endif /* IPA_OFFLOAD */
  1919. /*
  1920. * dp_ast_aging_timer_fn() - Timer callback function for WDS aging
  1921. * @soc: Datapath SOC handle
  1922. *
  1923. * This is a timer function used to age out stale AST nodes from
  1924. * AST table
  1925. */
  1926. #ifdef FEATURE_WDS
  1927. static void dp_ast_aging_timer_fn(void *soc_hdl)
  1928. {
  1929. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1930. struct dp_pdev *pdev;
  1931. struct dp_vdev *vdev;
  1932. struct dp_peer *peer;
  1933. struct dp_ast_entry *ase, *temp_ase;
  1934. int i;
  1935. bool check_wds_ase = false;
  1936. if (soc->wds_ast_aging_timer_cnt++ >= DP_WDS_AST_AGING_TIMER_CNT) {
  1937. soc->wds_ast_aging_timer_cnt = 0;
  1938. check_wds_ase = true;
  1939. }
  1940. /* Peer list access lock */
  1941. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1942. /* AST list access lock */
  1943. qdf_spin_lock_bh(&soc->ast_lock);
  1944. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1945. pdev = soc->pdev_list[i];
  1946. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1947. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1948. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1949. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1950. /*
  1951. * Do not expire static ast entries
  1952. * and HM WDS entries
  1953. */
  1954. if (ase->type !=
  1955. CDP_TXRX_AST_TYPE_WDS &&
  1956. ase->type !=
  1957. CDP_TXRX_AST_TYPE_MEC &&
  1958. ase->type !=
  1959. CDP_TXRX_AST_TYPE_DA)
  1960. continue;
  1961. /* Expire MEC entry every n sec.
  1962. * This needs to be expired in
  1963. * case if STA backbone is made as
  1964. * AP backbone, In this case it needs
  1965. * to be re-added as a WDS entry.
  1966. */
  1967. if (ase->is_active && ase->type ==
  1968. CDP_TXRX_AST_TYPE_MEC) {
  1969. ase->is_active = FALSE;
  1970. continue;
  1971. } else if (ase->is_active &&
  1972. check_wds_ase) {
  1973. ase->is_active = FALSE;
  1974. continue;
  1975. }
  1976. if (ase->type ==
  1977. CDP_TXRX_AST_TYPE_MEC) {
  1978. DP_STATS_INC(soc,
  1979. ast.aged_out, 1);
  1980. dp_peer_del_ast(soc, ase);
  1981. } else if (check_wds_ase) {
  1982. DP_STATS_INC(soc,
  1983. ast.aged_out, 1);
  1984. dp_peer_del_ast(soc, ase);
  1985. }
  1986. }
  1987. }
  1988. }
  1989. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1990. }
  1991. qdf_spin_unlock_bh(&soc->ast_lock);
  1992. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1993. if (qdf_atomic_read(&soc->cmn_init_done))
  1994. qdf_timer_mod(&soc->ast_aging_timer,
  1995. DP_AST_AGING_TIMER_DEFAULT_MS);
  1996. }
  1997. /*
  1998. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1999. * @soc: Datapath SOC handle
  2000. *
  2001. * Return: None
  2002. */
  2003. static void dp_soc_wds_attach(struct dp_soc *soc)
  2004. {
  2005. soc->wds_ast_aging_timer_cnt = 0;
  2006. qdf_timer_init(soc->osdev, &soc->ast_aging_timer,
  2007. dp_ast_aging_timer_fn, (void *)soc,
  2008. QDF_TIMER_TYPE_WAKE_APPS);
  2009. qdf_timer_mod(&soc->ast_aging_timer, DP_AST_AGING_TIMER_DEFAULT_MS);
  2010. }
  2011. /*
  2012. * dp_soc_wds_detach() - Detach WDS data structures and timers
  2013. * @txrx_soc: DP SOC handle
  2014. *
  2015. * Return: None
  2016. */
  2017. static void dp_soc_wds_detach(struct dp_soc *soc)
  2018. {
  2019. qdf_timer_stop(&soc->ast_aging_timer);
  2020. qdf_timer_free(&soc->ast_aging_timer);
  2021. }
  2022. #else
  2023. static void dp_soc_wds_attach(struct dp_soc *soc)
  2024. {
  2025. }
  2026. static void dp_soc_wds_detach(struct dp_soc *soc)
  2027. {
  2028. }
  2029. #endif
  2030. /*
  2031. * dp_soc_reset_ring_map() - Reset cpu ring map
  2032. * @soc: Datapath soc handler
  2033. *
  2034. * This api resets the default cpu ring map
  2035. */
  2036. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  2037. {
  2038. uint8_t i;
  2039. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2040. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  2041. switch (nss_config) {
  2042. case dp_nss_cfg_first_radio:
  2043. /*
  2044. * Setting Tx ring map for one nss offloaded radio
  2045. */
  2046. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  2047. break;
  2048. case dp_nss_cfg_second_radio:
  2049. /*
  2050. * Setting Tx ring for two nss offloaded radios
  2051. */
  2052. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  2053. break;
  2054. case dp_nss_cfg_dbdc:
  2055. /*
  2056. * Setting Tx ring map for 2 nss offloaded radios
  2057. */
  2058. soc->tx_ring_map[i] =
  2059. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  2060. break;
  2061. case dp_nss_cfg_dbtc:
  2062. /*
  2063. * Setting Tx ring map for 3 nss offloaded radios
  2064. */
  2065. soc->tx_ring_map[i] =
  2066. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  2067. break;
  2068. default:
  2069. dp_err("tx_ring_map failed due to invalid nss cfg");
  2070. break;
  2071. }
  2072. }
  2073. }
  2074. /*
  2075. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  2076. * @dp_soc - DP soc handle
  2077. * @ring_type - ring type
  2078. * @ring_num - ring_num
  2079. *
  2080. * return 0 or 1
  2081. */
  2082. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  2083. {
  2084. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2085. uint8_t status = 0;
  2086. switch (ring_type) {
  2087. case WBM2SW_RELEASE:
  2088. case REO_DST:
  2089. case RXDMA_BUF:
  2090. status = ((nss_config) & (1 << ring_num));
  2091. break;
  2092. default:
  2093. break;
  2094. }
  2095. return status;
  2096. }
  2097. /*
  2098. * dp_soc_reset_intr_mask() - reset interrupt mask
  2099. * @dp_soc - DP Soc handle
  2100. *
  2101. * Return: Return void
  2102. */
  2103. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  2104. {
  2105. uint8_t j;
  2106. int *grp_mask = NULL;
  2107. int group_number, mask, num_ring;
  2108. /* number of tx ring */
  2109. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  2110. /*
  2111. * group mask for tx completion ring.
  2112. */
  2113. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  2114. /* loop and reset the mask for only offloaded ring */
  2115. for (j = 0; j < num_ring; j++) {
  2116. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  2117. continue;
  2118. }
  2119. /*
  2120. * Group number corresponding to tx offloaded ring.
  2121. */
  2122. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2123. if (group_number < 0) {
  2124. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2125. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2126. WBM2SW_RELEASE, j);
  2127. return;
  2128. }
  2129. /* reset the tx mask for offloaded ring */
  2130. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2131. mask &= (~(1 << j));
  2132. /*
  2133. * reset the interrupt mask for offloaded ring.
  2134. */
  2135. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2136. }
  2137. /* number of rx rings */
  2138. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2139. /*
  2140. * group mask for reo destination ring.
  2141. */
  2142. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2143. /* loop and reset the mask for only offloaded ring */
  2144. for (j = 0; j < num_ring; j++) {
  2145. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  2146. continue;
  2147. }
  2148. /*
  2149. * Group number corresponding to rx offloaded ring.
  2150. */
  2151. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2152. if (group_number < 0) {
  2153. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2154. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2155. REO_DST, j);
  2156. return;
  2157. }
  2158. /* set the interrupt mask for offloaded ring */
  2159. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2160. mask &= (~(1 << j));
  2161. /*
  2162. * set the interrupt mask to zero for rx offloaded radio.
  2163. */
  2164. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2165. }
  2166. /*
  2167. * group mask for Rx buffer refill ring
  2168. */
  2169. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2170. /* loop and reset the mask for only offloaded ring */
  2171. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2172. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2173. continue;
  2174. }
  2175. /*
  2176. * Group number corresponding to rx offloaded ring.
  2177. */
  2178. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2179. if (group_number < 0) {
  2180. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2181. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2182. REO_DST, j);
  2183. return;
  2184. }
  2185. /* set the interrupt mask for offloaded ring */
  2186. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2187. group_number);
  2188. mask &= (~(1 << j));
  2189. /*
  2190. * set the interrupt mask to zero for rx offloaded radio.
  2191. */
  2192. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2193. group_number, mask);
  2194. }
  2195. }
  2196. #ifdef IPA_OFFLOAD
  2197. /**
  2198. * dp_reo_remap_config() - configure reo remap register value based
  2199. * nss configuration.
  2200. * based on offload_radio value below remap configuration
  2201. * get applied.
  2202. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2203. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2204. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2205. * 3 - both Radios handled by NSS (remap not required)
  2206. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2207. *
  2208. * @remap1: output parameter indicates reo remap 1 register value
  2209. * @remap2: output parameter indicates reo remap 2 register value
  2210. * Return: bool type, true if remap is configured else false.
  2211. */
  2212. static bool dp_reo_remap_config(struct dp_soc *soc,
  2213. uint32_t *remap1,
  2214. uint32_t *remap2)
  2215. {
  2216. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2217. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2218. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2219. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2220. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2221. return true;
  2222. }
  2223. #else
  2224. static bool dp_reo_remap_config(struct dp_soc *soc,
  2225. uint32_t *remap1,
  2226. uint32_t *remap2)
  2227. {
  2228. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2229. switch (offload_radio) {
  2230. case dp_nss_cfg_default:
  2231. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2232. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2233. (0x3 << 18) | (0x4 << 21)) << 8;
  2234. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2235. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2236. (0x3 << 18) | (0x4 << 21)) << 8;
  2237. break;
  2238. case dp_nss_cfg_first_radio:
  2239. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2240. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2241. (0x2 << 18) | (0x3 << 21)) << 8;
  2242. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2243. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2244. (0x4 << 18) | (0x2 << 21)) << 8;
  2245. break;
  2246. case dp_nss_cfg_second_radio:
  2247. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2248. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2249. (0x1 << 18) | (0x3 << 21)) << 8;
  2250. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2251. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2252. (0x4 << 18) | (0x1 << 21)) << 8;
  2253. break;
  2254. case dp_nss_cfg_dbdc:
  2255. case dp_nss_cfg_dbtc:
  2256. /* return false if both or all are offloaded to NSS */
  2257. return false;
  2258. }
  2259. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2260. *remap1, *remap2, offload_radio);
  2261. return true;
  2262. }
  2263. #endif
  2264. /*
  2265. * dp_reo_frag_dst_set() - configure reo register to set the
  2266. * fragment destination ring
  2267. * @soc : Datapath soc
  2268. * @frag_dst_ring : output parameter to set fragment destination ring
  2269. *
  2270. * Based on offload_radio below fragment destination rings is selected
  2271. * 0 - TCL
  2272. * 1 - SW1
  2273. * 2 - SW2
  2274. * 3 - SW3
  2275. * 4 - SW4
  2276. * 5 - Release
  2277. * 6 - FW
  2278. * 7 - alternate select
  2279. *
  2280. * return: void
  2281. */
  2282. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2283. {
  2284. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2285. switch (offload_radio) {
  2286. case dp_nss_cfg_default:
  2287. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2288. break;
  2289. case dp_nss_cfg_dbdc:
  2290. case dp_nss_cfg_dbtc:
  2291. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2292. break;
  2293. default:
  2294. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2295. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2296. break;
  2297. }
  2298. }
  2299. /*
  2300. * dp_soc_cmn_setup() - Common SoC level initializion
  2301. * @soc: Datapath SOC handle
  2302. *
  2303. * This is an internal function used to setup common SOC data structures,
  2304. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2305. */
  2306. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2307. {
  2308. int i;
  2309. struct hal_reo_params reo_params;
  2310. int tx_ring_size;
  2311. int tx_comp_ring_size;
  2312. int reo_dst_ring_size;
  2313. uint32_t entries;
  2314. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2315. if (qdf_atomic_read(&soc->cmn_init_done))
  2316. return 0;
  2317. if (dp_hw_link_desc_pool_setup(soc))
  2318. goto fail1;
  2319. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2320. /* Setup SRNG rings */
  2321. /* Common rings */
  2322. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2323. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2324. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2325. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2326. goto fail1;
  2327. }
  2328. soc->num_tcl_data_rings = 0;
  2329. /* Tx data rings */
  2330. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2331. soc->num_tcl_data_rings =
  2332. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2333. tx_comp_ring_size =
  2334. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2335. tx_ring_size =
  2336. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2337. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2338. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2339. TCL_DATA, i, 0, tx_ring_size)) {
  2340. QDF_TRACE(QDF_MODULE_ID_DP,
  2341. QDF_TRACE_LEVEL_ERROR,
  2342. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2343. goto fail1;
  2344. }
  2345. /*
  2346. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2347. * count
  2348. */
  2349. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2350. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2351. QDF_TRACE(QDF_MODULE_ID_DP,
  2352. QDF_TRACE_LEVEL_ERROR,
  2353. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2354. goto fail1;
  2355. }
  2356. }
  2357. } else {
  2358. /* This will be incremented during per pdev ring setup */
  2359. soc->num_tcl_data_rings = 0;
  2360. }
  2361. if (dp_tx_soc_attach(soc)) {
  2362. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2363. FL("dp_tx_soc_attach failed"));
  2364. goto fail1;
  2365. }
  2366. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2367. /* TCL command and status rings */
  2368. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2369. entries)) {
  2370. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2371. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2372. goto fail1;
  2373. }
  2374. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2375. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2376. entries)) {
  2377. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2378. FL("dp_srng_setup failed for tcl_status_ring"));
  2379. goto fail1;
  2380. }
  2381. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2382. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2383. * descriptors
  2384. */
  2385. /* Rx data rings */
  2386. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2387. soc->num_reo_dest_rings =
  2388. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2389. QDF_TRACE(QDF_MODULE_ID_DP,
  2390. QDF_TRACE_LEVEL_INFO,
  2391. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2392. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2393. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2394. i, 0, reo_dst_ring_size)) {
  2395. QDF_TRACE(QDF_MODULE_ID_DP,
  2396. QDF_TRACE_LEVEL_ERROR,
  2397. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2398. goto fail1;
  2399. }
  2400. }
  2401. } else {
  2402. /* This will be incremented during per pdev ring setup */
  2403. soc->num_reo_dest_rings = 0;
  2404. }
  2405. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2406. /* LMAC RxDMA to SW Rings configuration */
  2407. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2408. /* Only valid for MCL */
  2409. struct dp_pdev *pdev = soc->pdev_list[0];
  2410. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2411. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2412. RXDMA_DST, 0, i,
  2413. entries)) {
  2414. QDF_TRACE(QDF_MODULE_ID_DP,
  2415. QDF_TRACE_LEVEL_ERROR,
  2416. FL(RNG_ERR "rxdma_err_dst_ring"));
  2417. goto fail1;
  2418. }
  2419. }
  2420. }
  2421. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2422. /* REO reinjection ring */
  2423. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2424. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2425. entries)) {
  2426. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2427. FL("dp_srng_setup failed for reo_reinject_ring"));
  2428. goto fail1;
  2429. }
  2430. /* Rx release ring */
  2431. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2432. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2433. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2434. FL("dp_srng_setup failed for rx_rel_ring"));
  2435. goto fail1;
  2436. }
  2437. /* Rx exception ring */
  2438. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2439. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2440. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2441. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2442. FL("dp_srng_setup failed for reo_exception_ring"));
  2443. goto fail1;
  2444. }
  2445. /* REO command and status rings */
  2446. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2447. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2448. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2449. FL("dp_srng_setup failed for reo_cmd_ring"));
  2450. goto fail1;
  2451. }
  2452. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2453. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2454. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2455. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2456. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2457. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2458. FL("dp_srng_setup failed for reo_status_ring"));
  2459. goto fail1;
  2460. }
  2461. /* Reset the cpu ring map if radio is NSS offloaded */
  2462. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2463. dp_soc_reset_cpu_ring_map(soc);
  2464. dp_soc_reset_intr_mask(soc);
  2465. }
  2466. /* Setup HW REO */
  2467. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2468. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2469. /*
  2470. * Reo ring remap is not required if both radios
  2471. * are offloaded to NSS
  2472. */
  2473. if (!dp_reo_remap_config(soc,
  2474. &reo_params.remap1,
  2475. &reo_params.remap2))
  2476. goto out;
  2477. reo_params.rx_hash_enabled = true;
  2478. }
  2479. /* setup the global rx defrag waitlist */
  2480. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2481. soc->rx.defrag.timeout_ms =
  2482. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2483. soc->rx.defrag.next_flush_ms = 0;
  2484. soc->rx.flags.defrag_timeout_check =
  2485. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2486. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2487. out:
  2488. /*
  2489. * set the fragment destination ring
  2490. */
  2491. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2492. hal_reo_setup(soc->hal_soc, &reo_params);
  2493. qdf_atomic_set(&soc->cmn_init_done, 1);
  2494. dp_soc_wds_attach(soc);
  2495. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2496. return 0;
  2497. fail1:
  2498. /*
  2499. * Cleanup will be done as part of soc_detach, which will
  2500. * be called on pdev attach failure
  2501. */
  2502. return QDF_STATUS_E_FAILURE;
  2503. }
  2504. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2505. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2506. {
  2507. struct cdp_lro_hash_config lro_hash;
  2508. QDF_STATUS status;
  2509. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2510. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  2511. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2512. dp_err("LRO, GRO and RX hash disabled");
  2513. return QDF_STATUS_E_FAILURE;
  2514. }
  2515. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2516. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  2517. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  2518. lro_hash.lro_enable = 1;
  2519. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2520. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2521. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2522. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2523. }
  2524. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2525. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2526. LRO_IPV4_SEED_ARR_SZ));
  2527. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2528. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2529. LRO_IPV6_SEED_ARR_SZ));
  2530. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2531. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  2532. QDF_BUG(0);
  2533. dp_err("lro_hash_config not configured");
  2534. return QDF_STATUS_E_FAILURE;
  2535. }
  2536. status = soc->cdp_soc.ol_ops->lro_hash_config(pdev->ctrl_pdev,
  2537. &lro_hash);
  2538. if (!QDF_IS_STATUS_SUCCESS(status)) {
  2539. dp_err("failed to send lro_hash_config to FW %u", status);
  2540. return status;
  2541. }
  2542. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2543. lro_hash.lro_enable, lro_hash.tcp_flag,
  2544. lro_hash.tcp_flag_mask);
  2545. dp_info("toeplitz_hash_ipv4:");
  2546. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2547. (void *)lro_hash.toeplitz_hash_ipv4,
  2548. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2549. LRO_IPV4_SEED_ARR_SZ));
  2550. dp_info("toeplitz_hash_ipv6:");
  2551. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2552. (void *)lro_hash.toeplitz_hash_ipv6,
  2553. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2554. LRO_IPV6_SEED_ARR_SZ));
  2555. return status;
  2556. }
  2557. /*
  2558. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2559. * @soc: data path SoC handle
  2560. * @pdev: Physical device handle
  2561. *
  2562. * Return: 0 - success, > 0 - failure
  2563. */
  2564. #ifdef QCA_HOST2FW_RXBUF_RING
  2565. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2566. struct dp_pdev *pdev)
  2567. {
  2568. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2569. int max_mac_rings;
  2570. int i;
  2571. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2572. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2573. for (i = 0; i < max_mac_rings; i++) {
  2574. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2575. "%s: pdev_id %d mac_id %d",
  2576. __func__, pdev->pdev_id, i);
  2577. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2578. RXDMA_BUF, 1, i,
  2579. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2580. QDF_TRACE(QDF_MODULE_ID_DP,
  2581. QDF_TRACE_LEVEL_ERROR,
  2582. FL("failed rx mac ring setup"));
  2583. return QDF_STATUS_E_FAILURE;
  2584. }
  2585. }
  2586. return QDF_STATUS_SUCCESS;
  2587. }
  2588. #else
  2589. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2590. struct dp_pdev *pdev)
  2591. {
  2592. return QDF_STATUS_SUCCESS;
  2593. }
  2594. #endif
  2595. /**
  2596. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2597. * @pdev - DP_PDEV handle
  2598. *
  2599. * Return: void
  2600. */
  2601. static inline void
  2602. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2603. {
  2604. uint8_t map_id;
  2605. struct dp_soc *soc = pdev->soc;
  2606. if (!soc)
  2607. return;
  2608. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2609. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2610. default_dscp_tid_map,
  2611. sizeof(default_dscp_tid_map));
  2612. }
  2613. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2614. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2615. default_dscp_tid_map,
  2616. map_id);
  2617. }
  2618. }
  2619. #ifdef IPA_OFFLOAD
  2620. /**
  2621. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2622. * @soc: data path instance
  2623. * @pdev: core txrx pdev context
  2624. *
  2625. * Return: QDF_STATUS_SUCCESS: success
  2626. * QDF_STATUS_E_RESOURCES: Error return
  2627. */
  2628. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2629. struct dp_pdev *pdev)
  2630. {
  2631. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2632. int entries;
  2633. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2634. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2635. /* Setup second Rx refill buffer ring */
  2636. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2637. IPA_RX_REFILL_BUF_RING_IDX,
  2638. pdev->pdev_id,
  2639. entries)) {
  2640. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2641. FL("dp_srng_setup failed second rx refill ring"));
  2642. return QDF_STATUS_E_FAILURE;
  2643. }
  2644. return QDF_STATUS_SUCCESS;
  2645. }
  2646. /**
  2647. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2648. * @soc: data path instance
  2649. * @pdev: core txrx pdev context
  2650. *
  2651. * Return: void
  2652. */
  2653. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2654. struct dp_pdev *pdev)
  2655. {
  2656. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2657. IPA_RX_REFILL_BUF_RING_IDX);
  2658. }
  2659. #else
  2660. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2661. struct dp_pdev *pdev)
  2662. {
  2663. return QDF_STATUS_SUCCESS;
  2664. }
  2665. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2666. struct dp_pdev *pdev)
  2667. {
  2668. }
  2669. #endif
  2670. #if !defined(DISABLE_MON_CONFIG)
  2671. /**
  2672. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2673. * @soc: soc handle
  2674. * @pdev: physical device handle
  2675. *
  2676. * Return: nonzero on failure and zero on success
  2677. */
  2678. static
  2679. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2680. {
  2681. int mac_id = 0;
  2682. int pdev_id = pdev->pdev_id;
  2683. int entries;
  2684. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2685. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2686. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2687. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2688. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2689. entries =
  2690. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2691. if (dp_srng_setup(soc,
  2692. &pdev->rxdma_mon_buf_ring[mac_id],
  2693. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2694. entries)) {
  2695. QDF_TRACE(QDF_MODULE_ID_DP,
  2696. QDF_TRACE_LEVEL_ERROR,
  2697. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2698. return QDF_STATUS_E_NOMEM;
  2699. }
  2700. entries =
  2701. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2702. if (dp_srng_setup(soc,
  2703. &pdev->rxdma_mon_dst_ring[mac_id],
  2704. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2705. entries)) {
  2706. QDF_TRACE(QDF_MODULE_ID_DP,
  2707. QDF_TRACE_LEVEL_ERROR,
  2708. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2709. return QDF_STATUS_E_NOMEM;
  2710. }
  2711. entries =
  2712. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2713. if (dp_srng_setup(soc,
  2714. &pdev->rxdma_mon_status_ring[mac_id],
  2715. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2716. entries)) {
  2717. QDF_TRACE(QDF_MODULE_ID_DP,
  2718. QDF_TRACE_LEVEL_ERROR,
  2719. FL(RNG_ERR "rxdma_mon_status_ring"));
  2720. return QDF_STATUS_E_NOMEM;
  2721. }
  2722. entries =
  2723. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2724. if (dp_srng_setup(soc,
  2725. &pdev->rxdma_mon_desc_ring[mac_id],
  2726. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2727. entries)) {
  2728. QDF_TRACE(QDF_MODULE_ID_DP,
  2729. QDF_TRACE_LEVEL_ERROR,
  2730. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2731. return QDF_STATUS_E_NOMEM;
  2732. }
  2733. } else {
  2734. entries =
  2735. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2736. if (dp_srng_setup(soc,
  2737. &pdev->rxdma_mon_status_ring[mac_id],
  2738. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2739. entries)) {
  2740. QDF_TRACE(QDF_MODULE_ID_DP,
  2741. QDF_TRACE_LEVEL_ERROR,
  2742. FL(RNG_ERR "rxdma_mon_status_ring"));
  2743. return QDF_STATUS_E_NOMEM;
  2744. }
  2745. }
  2746. }
  2747. return QDF_STATUS_SUCCESS;
  2748. }
  2749. #else
  2750. static
  2751. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2752. {
  2753. return QDF_STATUS_SUCCESS;
  2754. }
  2755. #endif
  2756. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2757. * @pdev_hdl: pdev handle
  2758. */
  2759. #ifdef ATH_SUPPORT_EXT_STAT
  2760. void dp_iterate_update_peer_list(void *pdev_hdl)
  2761. {
  2762. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2763. struct dp_soc *soc = pdev->soc;
  2764. struct dp_vdev *vdev = NULL;
  2765. struct dp_peer *peer = NULL;
  2766. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2767. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2768. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2769. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2770. dp_cal_client_update_peer_stats(&peer->stats);
  2771. }
  2772. }
  2773. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2774. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2775. }
  2776. #else
  2777. void dp_iterate_update_peer_list(void *pdev_hdl)
  2778. {
  2779. }
  2780. #endif
  2781. /*
  2782. * dp_pdev_attach_wifi3() - attach txrx pdev
  2783. * @ctrl_pdev: Opaque PDEV object
  2784. * @txrx_soc: Datapath SOC handle
  2785. * @htc_handle: HTC handle for host-target interface
  2786. * @qdf_osdev: QDF OS device
  2787. * @pdev_id: PDEV ID
  2788. *
  2789. * Return: DP PDEV handle on success, NULL on failure
  2790. */
  2791. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2792. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2793. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2794. {
  2795. int tx_ring_size;
  2796. int tx_comp_ring_size;
  2797. int reo_dst_ring_size;
  2798. int entries;
  2799. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2800. int nss_cfg;
  2801. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2802. struct dp_pdev *pdev = NULL;
  2803. if (dp_is_soc_reinit(soc))
  2804. pdev = soc->pdev_list[pdev_id];
  2805. else
  2806. pdev = qdf_mem_malloc(sizeof(*pdev));
  2807. if (!pdev) {
  2808. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2809. FL("DP PDEV memory allocation failed"));
  2810. goto fail0;
  2811. }
  2812. /*
  2813. * Variable to prevent double pdev deinitialization during
  2814. * radio detach execution .i.e. in the absence of any vdev.
  2815. */
  2816. pdev->pdev_deinit = 0;
  2817. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2818. if (!pdev->invalid_peer) {
  2819. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2820. FL("Invalid peer memory allocation failed"));
  2821. qdf_mem_free(pdev);
  2822. goto fail0;
  2823. }
  2824. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2825. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2826. if (!pdev->wlan_cfg_ctx) {
  2827. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2828. FL("pdev cfg_attach failed"));
  2829. qdf_mem_free(pdev->invalid_peer);
  2830. qdf_mem_free(pdev);
  2831. goto fail0;
  2832. }
  2833. /*
  2834. * set nss pdev config based on soc config
  2835. */
  2836. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2837. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2838. (nss_cfg & (1 << pdev_id)));
  2839. pdev->soc = soc;
  2840. pdev->ctrl_pdev = ctrl_pdev;
  2841. pdev->pdev_id = pdev_id;
  2842. soc->pdev_list[pdev_id] = pdev;
  2843. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2844. soc->pdev_count++;
  2845. TAILQ_INIT(&pdev->vdev_list);
  2846. qdf_spinlock_create(&pdev->vdev_list_lock);
  2847. pdev->vdev_count = 0;
  2848. qdf_spinlock_create(&pdev->tx_mutex);
  2849. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2850. TAILQ_INIT(&pdev->neighbour_peers_list);
  2851. pdev->neighbour_peers_added = false;
  2852. pdev->monitor_configured = false;
  2853. if (dp_soc_cmn_setup(soc)) {
  2854. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2855. FL("dp_soc_cmn_setup failed"));
  2856. goto fail1;
  2857. }
  2858. /* Setup per PDEV TCL rings if configured */
  2859. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2860. tx_ring_size =
  2861. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2862. tx_comp_ring_size =
  2863. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2864. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2865. pdev_id, pdev_id, tx_ring_size)) {
  2866. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2867. FL("dp_srng_setup failed for tcl_data_ring"));
  2868. goto fail1;
  2869. }
  2870. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2871. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2872. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2873. FL("dp_srng_setup failed for tx_comp_ring"));
  2874. goto fail1;
  2875. }
  2876. soc->num_tcl_data_rings++;
  2877. }
  2878. /* Tx specific init */
  2879. if (dp_tx_pdev_attach(pdev)) {
  2880. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2881. FL("dp_tx_pdev_attach failed"));
  2882. goto fail1;
  2883. }
  2884. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2885. /* Setup per PDEV REO rings if configured */
  2886. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2887. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2888. pdev_id, pdev_id, reo_dst_ring_size)) {
  2889. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2890. FL("dp_srng_setup failed for reo_dest_ringn"));
  2891. goto fail1;
  2892. }
  2893. soc->num_reo_dest_rings++;
  2894. }
  2895. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2896. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2897. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2898. FL("dp_srng_setup failed rx refill ring"));
  2899. goto fail1;
  2900. }
  2901. if (dp_rxdma_ring_setup(soc, pdev)) {
  2902. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2903. FL("RXDMA ring config failed"));
  2904. goto fail1;
  2905. }
  2906. if (dp_mon_rings_setup(soc, pdev)) {
  2907. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2908. FL("MONITOR rings setup failed"));
  2909. goto fail1;
  2910. }
  2911. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2912. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2913. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2914. 0, pdev_id,
  2915. entries)) {
  2916. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2917. FL(RNG_ERR "rxdma_err_dst_ring"));
  2918. goto fail1;
  2919. }
  2920. }
  2921. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2922. goto fail1;
  2923. if (dp_ipa_ring_resource_setup(soc, pdev))
  2924. goto fail1;
  2925. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2926. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2927. FL("dp_ipa_uc_attach failed"));
  2928. goto fail1;
  2929. }
  2930. /* Rx specific init */
  2931. if (dp_rx_pdev_attach(pdev)) {
  2932. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2933. FL("dp_rx_pdev_attach failed"));
  2934. goto fail1;
  2935. }
  2936. DP_STATS_INIT(pdev);
  2937. /* Monitor filter init */
  2938. pdev->mon_filter_mode = MON_FILTER_ALL;
  2939. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2940. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2941. pdev->fp_data_filter = FILTER_DATA_ALL;
  2942. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2943. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2944. pdev->mo_data_filter = FILTER_DATA_ALL;
  2945. dp_local_peer_id_pool_init(pdev);
  2946. dp_dscp_tid_map_setup(pdev);
  2947. /* Rx monitor mode specific init */
  2948. if (dp_rx_pdev_mon_attach(pdev)) {
  2949. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2950. "dp_rx_pdev_mon_attach failed");
  2951. goto fail1;
  2952. }
  2953. if (dp_wdi_event_attach(pdev)) {
  2954. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2955. "dp_wdi_evet_attach failed");
  2956. goto fail1;
  2957. }
  2958. /* set the reo destination during initialization */
  2959. pdev->reo_dest = pdev->pdev_id + 1;
  2960. /*
  2961. * initialize ppdu tlv list
  2962. */
  2963. TAILQ_INIT(&pdev->ppdu_info_list);
  2964. pdev->tlv_count = 0;
  2965. pdev->list_depth = 0;
  2966. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2967. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2968. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2969. TRUE);
  2970. /* initlialize cal client timer */
  2971. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2972. &dp_iterate_update_peer_list);
  2973. qdf_event_create(&pdev->fw_peer_stats_event);
  2974. return (struct cdp_pdev *)pdev;
  2975. fail1:
  2976. dp_pdev_detach((struct cdp_pdev *)pdev, 0);
  2977. fail0:
  2978. return NULL;
  2979. }
  2980. /*
  2981. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2982. * @soc: data path SoC handle
  2983. * @pdev: Physical device handle
  2984. *
  2985. * Return: void
  2986. */
  2987. #ifdef QCA_HOST2FW_RXBUF_RING
  2988. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2989. struct dp_pdev *pdev)
  2990. {
  2991. int max_mac_rings =
  2992. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2993. int i;
  2994. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2995. max_mac_rings : MAX_RX_MAC_RINGS;
  2996. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2997. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2998. RXDMA_BUF, 1);
  2999. qdf_timer_free(&soc->mon_reap_timer);
  3000. }
  3001. #else
  3002. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  3003. struct dp_pdev *pdev)
  3004. {
  3005. }
  3006. #endif
  3007. /*
  3008. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  3009. * @pdev: device object
  3010. *
  3011. * Return: void
  3012. */
  3013. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  3014. {
  3015. struct dp_neighbour_peer *peer = NULL;
  3016. struct dp_neighbour_peer *temp_peer = NULL;
  3017. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3018. neighbour_peer_list_elem, temp_peer) {
  3019. /* delete this peer from the list */
  3020. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3021. peer, neighbour_peer_list_elem);
  3022. qdf_mem_free(peer);
  3023. }
  3024. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  3025. }
  3026. /**
  3027. * dp_htt_ppdu_stats_detach() - detach stats resources
  3028. * @pdev: Datapath PDEV handle
  3029. *
  3030. * Return: void
  3031. */
  3032. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  3033. {
  3034. struct ppdu_info *ppdu_info, *ppdu_info_next;
  3035. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  3036. ppdu_info_list_elem, ppdu_info_next) {
  3037. if (!ppdu_info)
  3038. break;
  3039. qdf_assert_always(ppdu_info->nbuf);
  3040. qdf_nbuf_free(ppdu_info->nbuf);
  3041. qdf_mem_free(ppdu_info);
  3042. }
  3043. }
  3044. #if !defined(DISABLE_MON_CONFIG)
  3045. static
  3046. void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3047. int mac_id)
  3048. {
  3049. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3050. dp_srng_cleanup(soc,
  3051. &pdev->rxdma_mon_buf_ring[mac_id],
  3052. RXDMA_MONITOR_BUF, 0);
  3053. dp_srng_cleanup(soc,
  3054. &pdev->rxdma_mon_dst_ring[mac_id],
  3055. RXDMA_MONITOR_DST, 0);
  3056. dp_srng_cleanup(soc,
  3057. &pdev->rxdma_mon_status_ring[mac_id],
  3058. RXDMA_MONITOR_STATUS, 0);
  3059. dp_srng_cleanup(soc,
  3060. &pdev->rxdma_mon_desc_ring[mac_id],
  3061. RXDMA_MONITOR_DESC, 0);
  3062. dp_srng_cleanup(soc,
  3063. &pdev->rxdma_err_dst_ring[mac_id],
  3064. RXDMA_DST, 0);
  3065. } else {
  3066. dp_srng_cleanup(soc,
  3067. &pdev->rxdma_mon_status_ring[mac_id],
  3068. RXDMA_MONITOR_STATUS, 0);
  3069. dp_srng_cleanup(soc,
  3070. &pdev->rxdma_err_dst_ring[mac_id],
  3071. RXDMA_DST, 0);
  3072. }
  3073. }
  3074. #else
  3075. static void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3076. int mac_id)
  3077. {
  3078. }
  3079. #endif
  3080. /**
  3081. * dp_mon_ring_deinit() - Placeholder to deinitialize Monitor rings
  3082. *
  3083. * @soc: soc handle
  3084. * @pdev: datapath physical dev handle
  3085. * @mac_id: mac number
  3086. *
  3087. * Return: None
  3088. */
  3089. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  3090. int mac_id)
  3091. {
  3092. }
  3093. /**
  3094. * dp_pdev_mem_reset() - Reset txrx pdev memory
  3095. * @pdev: dp pdev handle
  3096. *
  3097. * Return: None
  3098. */
  3099. static void dp_pdev_mem_reset(struct dp_pdev *pdev)
  3100. {
  3101. uint16_t len = 0;
  3102. uint8_t *dp_pdev_offset = (uint8_t *)pdev;
  3103. len = sizeof(struct dp_pdev) -
  3104. offsetof(struct dp_pdev, pdev_deinit) -
  3105. sizeof(pdev->pdev_deinit);
  3106. dp_pdev_offset = dp_pdev_offset +
  3107. offsetof(struct dp_pdev, pdev_deinit) +
  3108. sizeof(pdev->pdev_deinit);
  3109. qdf_mem_zero(dp_pdev_offset, len);
  3110. }
  3111. /**
  3112. * dp_pdev_deinit() - Deinit txrx pdev
  3113. * @txrx_pdev: Datapath PDEV handle
  3114. * @force: Force deinit
  3115. *
  3116. * Return: None
  3117. */
  3118. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  3119. {
  3120. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3121. struct dp_soc *soc = pdev->soc;
  3122. qdf_nbuf_t curr_nbuf, next_nbuf;
  3123. int mac_id;
  3124. /*
  3125. * Prevent double pdev deinitialization during radio detach
  3126. * execution .i.e. in the absence of any vdev
  3127. */
  3128. if (pdev->pdev_deinit)
  3129. return;
  3130. pdev->pdev_deinit = 1;
  3131. dp_wdi_event_detach(pdev);
  3132. dp_tx_pdev_detach(pdev);
  3133. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3134. dp_srng_deinit(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3135. TCL_DATA, pdev->pdev_id);
  3136. dp_srng_deinit(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3137. WBM2SW_RELEASE, pdev->pdev_id);
  3138. }
  3139. dp_pktlogmod_exit(pdev);
  3140. dp_rx_pdev_detach(pdev);
  3141. dp_rx_pdev_mon_detach(pdev);
  3142. dp_neighbour_peers_detach(pdev);
  3143. qdf_spinlock_destroy(&pdev->tx_mutex);
  3144. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  3145. dp_ipa_uc_detach(soc, pdev);
  3146. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3147. /* Cleanup per PDEV REO rings if configured */
  3148. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3149. dp_srng_deinit(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3150. REO_DST, pdev->pdev_id);
  3151. }
  3152. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3153. dp_rxdma_ring_cleanup(soc, pdev);
  3154. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3155. dp_mon_ring_deinit(soc, pdev, mac_id);
  3156. dp_srng_deinit(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3157. RXDMA_DST, 0);
  3158. }
  3159. curr_nbuf = pdev->invalid_peer_head_msdu;
  3160. while (curr_nbuf) {
  3161. next_nbuf = qdf_nbuf_next(curr_nbuf);
  3162. qdf_nbuf_free(curr_nbuf);
  3163. curr_nbuf = next_nbuf;
  3164. }
  3165. pdev->invalid_peer_head_msdu = NULL;
  3166. pdev->invalid_peer_tail_msdu = NULL;
  3167. dp_htt_ppdu_stats_detach(pdev);
  3168. qdf_nbuf_free(pdev->sojourn_buf);
  3169. dp_cal_client_detach(&pdev->cal_client_ctx);
  3170. soc->pdev_count--;
  3171. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3172. qdf_mem_free(pdev->invalid_peer);
  3173. qdf_mem_free(pdev->dp_txrx_handle);
  3174. dp_pdev_mem_reset(pdev);
  3175. }
  3176. /**
  3177. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  3178. * @txrx_pdev: Datapath PDEV handle
  3179. * @force: Force deinit
  3180. *
  3181. * Return: None
  3182. */
  3183. static void dp_pdev_deinit_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3184. {
  3185. dp_pdev_deinit(txrx_pdev, force);
  3186. }
  3187. /*
  3188. * dp_pdev_detach() - Complete rest of pdev detach
  3189. * @txrx_pdev: Datapath PDEV handle
  3190. * @force: Force deinit
  3191. *
  3192. * Return: None
  3193. */
  3194. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  3195. {
  3196. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3197. struct dp_soc *soc = pdev->soc;
  3198. int mac_id;
  3199. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3200. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3201. TCL_DATA, pdev->pdev_id);
  3202. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3203. WBM2SW_RELEASE, pdev->pdev_id);
  3204. }
  3205. dp_mon_link_free(pdev);
  3206. /* Cleanup per PDEV REO rings if configured */
  3207. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3208. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3209. REO_DST, pdev->pdev_id);
  3210. }
  3211. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3212. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3213. dp_mon_ring_cleanup(soc, pdev, mac_id);
  3214. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3215. RXDMA_DST, 0);
  3216. }
  3217. soc->pdev_list[pdev->pdev_id] = NULL;
  3218. qdf_mem_free(pdev);
  3219. }
  3220. /*
  3221. * dp_pdev_detach_wifi3() - detach txrx pdev
  3222. * @txrx_pdev: Datapath PDEV handle
  3223. * @force: Force detach
  3224. *
  3225. * Return: None
  3226. */
  3227. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3228. {
  3229. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3230. struct dp_soc *soc = pdev->soc;
  3231. if (dp_is_soc_reinit(soc)) {
  3232. dp_pdev_detach(txrx_pdev, force);
  3233. } else {
  3234. dp_pdev_deinit(txrx_pdev, force);
  3235. dp_pdev_detach(txrx_pdev, force);
  3236. }
  3237. }
  3238. /*
  3239. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  3240. * @soc: DP SOC handle
  3241. */
  3242. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  3243. {
  3244. struct reo_desc_list_node *desc;
  3245. struct dp_rx_tid *rx_tid;
  3246. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  3247. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  3248. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  3249. rx_tid = &desc->rx_tid;
  3250. qdf_mem_unmap_nbytes_single(soc->osdev,
  3251. rx_tid->hw_qdesc_paddr,
  3252. QDF_DMA_BIDIRECTIONAL,
  3253. rx_tid->hw_qdesc_alloc_size);
  3254. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  3255. qdf_mem_free(desc);
  3256. }
  3257. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  3258. qdf_list_destroy(&soc->reo_desc_freelist);
  3259. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  3260. }
  3261. /**
  3262. * dp_soc_mem_reset() - Reset Dp Soc memory
  3263. * @soc: DP handle
  3264. *
  3265. * Return: None
  3266. */
  3267. static void dp_soc_mem_reset(struct dp_soc *soc)
  3268. {
  3269. uint16_t len = 0;
  3270. uint8_t *dp_soc_offset = (uint8_t *)soc;
  3271. len = sizeof(struct dp_soc) -
  3272. offsetof(struct dp_soc, dp_soc_reinit) -
  3273. sizeof(soc->dp_soc_reinit);
  3274. dp_soc_offset = dp_soc_offset +
  3275. offsetof(struct dp_soc, dp_soc_reinit) +
  3276. sizeof(soc->dp_soc_reinit);
  3277. qdf_mem_zero(dp_soc_offset, len);
  3278. }
  3279. /**
  3280. * dp_soc_deinit() - Deinitialize txrx SOC
  3281. * @txrx_soc: Opaque DP SOC handle
  3282. *
  3283. * Return: None
  3284. */
  3285. static void dp_soc_deinit(void *txrx_soc)
  3286. {
  3287. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3288. int i;
  3289. qdf_atomic_set(&soc->cmn_init_done, 0);
  3290. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3291. if (soc->pdev_list[i])
  3292. dp_pdev_deinit((struct cdp_pdev *)
  3293. soc->pdev_list[i], 1);
  3294. }
  3295. qdf_flush_work(&soc->htt_stats.work);
  3296. qdf_disable_work(&soc->htt_stats.work);
  3297. /* Free pending htt stats messages */
  3298. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3299. dp_reo_cmdlist_destroy(soc);
  3300. dp_peer_find_detach(soc);
  3301. /* Free the ring memories */
  3302. /* Common rings */
  3303. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3304. /* Tx data rings */
  3305. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3306. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3307. dp_srng_deinit(soc, &soc->tcl_data_ring[i],
  3308. TCL_DATA, i);
  3309. dp_srng_deinit(soc, &soc->tx_comp_ring[i],
  3310. WBM2SW_RELEASE, i);
  3311. }
  3312. }
  3313. /* TCL command and status rings */
  3314. dp_srng_deinit(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3315. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3316. /* Rx data rings */
  3317. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3318. soc->num_reo_dest_rings =
  3319. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3320. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3321. /* TODO: Get number of rings and ring sizes
  3322. * from wlan_cfg
  3323. */
  3324. dp_srng_deinit(soc, &soc->reo_dest_ring[i],
  3325. REO_DST, i);
  3326. }
  3327. }
  3328. /* REO reinjection ring */
  3329. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3330. /* Rx release ring */
  3331. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3332. /* Rx exception ring */
  3333. /* TODO: Better to store ring_type and ring_num in
  3334. * dp_srng during setup
  3335. */
  3336. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3337. /* REO command and status rings */
  3338. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3339. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3340. dp_soc_wds_detach(soc);
  3341. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3342. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3343. htt_soc_htc_dealloc(soc->htt_handle);
  3344. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  3345. dp_reo_cmdlist_destroy(soc);
  3346. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3347. dp_reo_desc_freelist_destroy(soc);
  3348. qdf_spinlock_destroy(&soc->ast_lock);
  3349. dp_soc_mem_reset(soc);
  3350. }
  3351. /**
  3352. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  3353. * @txrx_soc: Opaque DP SOC handle
  3354. *
  3355. * Return: None
  3356. */
  3357. static void dp_soc_deinit_wifi3(void *txrx_soc)
  3358. {
  3359. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3360. soc->dp_soc_reinit = 1;
  3361. dp_soc_deinit(txrx_soc);
  3362. }
  3363. /*
  3364. * dp_soc_detach() - Detach rest of txrx SOC
  3365. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3366. *
  3367. * Return: None
  3368. */
  3369. static void dp_soc_detach(void *txrx_soc)
  3370. {
  3371. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3372. int i;
  3373. qdf_atomic_set(&soc->cmn_init_done, 0);
  3374. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  3375. * SW descriptors
  3376. */
  3377. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3378. if (soc->pdev_list[i])
  3379. dp_pdev_detach((struct cdp_pdev *)
  3380. soc->pdev_list[i], 1);
  3381. }
  3382. /* Free the ring memories */
  3383. /* Common rings */
  3384. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3385. dp_tx_soc_detach(soc);
  3386. /* Tx data rings */
  3387. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3388. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3389. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3390. TCL_DATA, i);
  3391. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3392. WBM2SW_RELEASE, i);
  3393. }
  3394. }
  3395. /* TCL command and status rings */
  3396. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3397. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3398. /* Rx data rings */
  3399. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3400. soc->num_reo_dest_rings =
  3401. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3402. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3403. /* TODO: Get number of rings and ring sizes
  3404. * from wlan_cfg
  3405. */
  3406. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3407. REO_DST, i);
  3408. }
  3409. }
  3410. /* REO reinjection ring */
  3411. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3412. /* Rx release ring */
  3413. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3414. /* Rx exception ring */
  3415. /* TODO: Better to store ring_type and ring_num in
  3416. * dp_srng during setup
  3417. */
  3418. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3419. /* REO command and status rings */
  3420. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3421. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3422. dp_hw_link_desc_pool_cleanup(soc);
  3423. htt_soc_detach(soc->htt_handle);
  3424. soc->dp_soc_reinit = 0;
  3425. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3426. qdf_mem_free(soc);
  3427. }
  3428. /*
  3429. * dp_soc_detach_wifi3() - Detach txrx SOC
  3430. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3431. *
  3432. * Return: None
  3433. */
  3434. static void dp_soc_detach_wifi3(void *txrx_soc)
  3435. {
  3436. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3437. if (dp_is_soc_reinit(soc)) {
  3438. dp_soc_detach(txrx_soc);
  3439. } else {
  3440. dp_soc_deinit(txrx_soc);
  3441. dp_soc_detach(txrx_soc);
  3442. }
  3443. }
  3444. #if !defined(DISABLE_MON_CONFIG)
  3445. /**
  3446. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3447. * @soc: soc handle
  3448. * @pdev: physical device handle
  3449. * @mac_id: ring number
  3450. * @mac_for_pdev: mac_id
  3451. *
  3452. * Return: non-zero for failure, zero for success
  3453. */
  3454. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3455. struct dp_pdev *pdev,
  3456. int mac_id,
  3457. int mac_for_pdev)
  3458. {
  3459. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3460. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3461. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3462. pdev->rxdma_mon_buf_ring[mac_id]
  3463. .hal_srng,
  3464. RXDMA_MONITOR_BUF);
  3465. if (status != QDF_STATUS_SUCCESS) {
  3466. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3467. return status;
  3468. }
  3469. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3470. pdev->rxdma_mon_dst_ring[mac_id]
  3471. .hal_srng,
  3472. RXDMA_MONITOR_DST);
  3473. if (status != QDF_STATUS_SUCCESS) {
  3474. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3475. return status;
  3476. }
  3477. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3478. pdev->rxdma_mon_status_ring[mac_id]
  3479. .hal_srng,
  3480. RXDMA_MONITOR_STATUS);
  3481. if (status != QDF_STATUS_SUCCESS) {
  3482. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3483. return status;
  3484. }
  3485. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3486. pdev->rxdma_mon_desc_ring[mac_id]
  3487. .hal_srng,
  3488. RXDMA_MONITOR_DESC);
  3489. if (status != QDF_STATUS_SUCCESS) {
  3490. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3491. return status;
  3492. }
  3493. } else {
  3494. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3495. pdev->rxdma_mon_status_ring[mac_id]
  3496. .hal_srng,
  3497. RXDMA_MONITOR_STATUS);
  3498. if (status != QDF_STATUS_SUCCESS) {
  3499. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3500. return status;
  3501. }
  3502. }
  3503. return status;
  3504. }
  3505. #else
  3506. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3507. struct dp_pdev *pdev,
  3508. int mac_id,
  3509. int mac_for_pdev)
  3510. {
  3511. return QDF_STATUS_SUCCESS;
  3512. }
  3513. #endif
  3514. /*
  3515. * dp_rxdma_ring_config() - configure the RX DMA rings
  3516. *
  3517. * This function is used to configure the MAC rings.
  3518. * On MCL host provides buffers in Host2FW ring
  3519. * FW refills (copies) buffers to the ring and updates
  3520. * ring_idx in register
  3521. *
  3522. * @soc: data path SoC handle
  3523. *
  3524. * Return: zero on success, non-zero on failure
  3525. */
  3526. #ifdef QCA_HOST2FW_RXBUF_RING
  3527. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3528. {
  3529. int i;
  3530. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3531. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3532. struct dp_pdev *pdev = soc->pdev_list[i];
  3533. if (pdev) {
  3534. int mac_id;
  3535. bool dbs_enable = 0;
  3536. int max_mac_rings =
  3537. wlan_cfg_get_num_mac_rings
  3538. (pdev->wlan_cfg_ctx);
  3539. htt_srng_setup(soc->htt_handle, 0,
  3540. pdev->rx_refill_buf_ring.hal_srng,
  3541. RXDMA_BUF);
  3542. if (pdev->rx_refill_buf_ring2.hal_srng)
  3543. htt_srng_setup(soc->htt_handle, 0,
  3544. pdev->rx_refill_buf_ring2.hal_srng,
  3545. RXDMA_BUF);
  3546. if (soc->cdp_soc.ol_ops->
  3547. is_hw_dbs_2x2_capable) {
  3548. dbs_enable = soc->cdp_soc.ol_ops->
  3549. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3550. }
  3551. if (dbs_enable) {
  3552. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3553. QDF_TRACE_LEVEL_ERROR,
  3554. FL("DBS enabled max_mac_rings %d"),
  3555. max_mac_rings);
  3556. } else {
  3557. max_mac_rings = 1;
  3558. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3559. QDF_TRACE_LEVEL_ERROR,
  3560. FL("DBS disabled, max_mac_rings %d"),
  3561. max_mac_rings);
  3562. }
  3563. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3564. FL("pdev_id %d max_mac_rings %d"),
  3565. pdev->pdev_id, max_mac_rings);
  3566. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3567. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3568. mac_id, pdev->pdev_id);
  3569. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3570. QDF_TRACE_LEVEL_ERROR,
  3571. FL("mac_id %d"), mac_for_pdev);
  3572. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3573. pdev->rx_mac_buf_ring[mac_id]
  3574. .hal_srng,
  3575. RXDMA_BUF);
  3576. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3577. pdev->rxdma_err_dst_ring[mac_id]
  3578. .hal_srng,
  3579. RXDMA_DST);
  3580. /* Configure monitor mode rings */
  3581. status = dp_mon_htt_srng_setup(soc, pdev,
  3582. mac_id,
  3583. mac_for_pdev);
  3584. if (status != QDF_STATUS_SUCCESS) {
  3585. dp_err("Failed to send htt monitor messages to target");
  3586. return status;
  3587. }
  3588. }
  3589. }
  3590. }
  3591. /*
  3592. * Timer to reap rxdma status rings.
  3593. * Needed until we enable ppdu end interrupts
  3594. */
  3595. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3596. dp_service_mon_rings, (void *)soc,
  3597. QDF_TIMER_TYPE_WAKE_APPS);
  3598. soc->reap_timer_init = 1;
  3599. return status;
  3600. }
  3601. #else
  3602. /* This is only for WIN */
  3603. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3604. {
  3605. int i;
  3606. int mac_id;
  3607. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3608. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3609. struct dp_pdev *pdev = soc->pdev_list[i];
  3610. if (pdev == NULL)
  3611. continue;
  3612. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3613. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3614. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3615. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3616. #ifndef DISABLE_MON_CONFIG
  3617. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3618. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3619. RXDMA_MONITOR_BUF);
  3620. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3621. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3622. RXDMA_MONITOR_DST);
  3623. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3624. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3625. RXDMA_MONITOR_STATUS);
  3626. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3627. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3628. RXDMA_MONITOR_DESC);
  3629. #endif
  3630. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3631. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3632. RXDMA_DST);
  3633. }
  3634. }
  3635. return status;
  3636. }
  3637. #endif
  3638. /*
  3639. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3640. * @cdp_soc: Opaque Datapath SOC handle
  3641. *
  3642. * Return: zero on success, non-zero on failure
  3643. */
  3644. static QDF_STATUS
  3645. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3646. {
  3647. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3648. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3649. htt_soc_attach_target(soc->htt_handle);
  3650. status = dp_rxdma_ring_config(soc);
  3651. if (status != QDF_STATUS_SUCCESS) {
  3652. dp_err("Failed to send htt srng setup messages to target");
  3653. return status;
  3654. }
  3655. DP_STATS_INIT(soc);
  3656. /* initialize work queue for stats processing */
  3657. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3658. return QDF_STATUS_SUCCESS;
  3659. }
  3660. /*
  3661. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3662. * @txrx_soc: Datapath SOC handle
  3663. */
  3664. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3665. {
  3666. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3667. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3668. }
  3669. /*
  3670. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3671. * @txrx_soc: Datapath SOC handle
  3672. * @nss_cfg: nss config
  3673. */
  3674. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3675. {
  3676. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3677. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3678. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3679. /*
  3680. * TODO: masked out based on the per offloaded radio
  3681. */
  3682. switch (config) {
  3683. case dp_nss_cfg_default:
  3684. break;
  3685. case dp_nss_cfg_dbdc:
  3686. case dp_nss_cfg_dbtc:
  3687. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3688. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3689. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3690. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3691. break;
  3692. default:
  3693. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3694. "Invalid offload config %d", config);
  3695. }
  3696. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3697. FL("nss-wifi<0> nss config is enabled"));
  3698. }
  3699. /*
  3700. * dp_vdev_attach_wifi3() - attach txrx vdev
  3701. * @txrx_pdev: Datapath PDEV handle
  3702. * @vdev_mac_addr: MAC address of the virtual interface
  3703. * @vdev_id: VDEV Id
  3704. * @wlan_op_mode: VDEV operating mode
  3705. *
  3706. * Return: DP VDEV handle on success, NULL on failure
  3707. */
  3708. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3709. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3710. {
  3711. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3712. struct dp_soc *soc = pdev->soc;
  3713. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3714. if (!vdev) {
  3715. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3716. FL("DP VDEV memory allocation failed"));
  3717. goto fail0;
  3718. }
  3719. vdev->pdev = pdev;
  3720. vdev->vdev_id = vdev_id;
  3721. vdev->opmode = op_mode;
  3722. vdev->osdev = soc->osdev;
  3723. vdev->osif_rx = NULL;
  3724. vdev->osif_rsim_rx_decap = NULL;
  3725. vdev->osif_get_key = NULL;
  3726. vdev->osif_rx_mon = NULL;
  3727. vdev->osif_tx_free_ext = NULL;
  3728. vdev->osif_vdev = NULL;
  3729. vdev->delete.pending = 0;
  3730. vdev->safemode = 0;
  3731. vdev->drop_unenc = 1;
  3732. vdev->sec_type = cdp_sec_type_none;
  3733. #ifdef notyet
  3734. vdev->filters_num = 0;
  3735. #endif
  3736. qdf_mem_copy(
  3737. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3738. /* TODO: Initialize default HTT meta data that will be used in
  3739. * TCL descriptors for packets transmitted from this VDEV
  3740. */
  3741. TAILQ_INIT(&vdev->peer_list);
  3742. if ((soc->intr_mode == DP_INTR_POLL) &&
  3743. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3744. if ((pdev->vdev_count == 0) ||
  3745. (wlan_op_mode_monitor == vdev->opmode))
  3746. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3747. }
  3748. if (wlan_op_mode_monitor == vdev->opmode) {
  3749. pdev->monitor_vdev = vdev;
  3750. return (struct cdp_vdev *)vdev;
  3751. }
  3752. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3753. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3754. vdev->dscp_tid_map_id = 0;
  3755. vdev->mcast_enhancement_en = 0;
  3756. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3757. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3758. /* add this vdev into the pdev's list */
  3759. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3760. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3761. pdev->vdev_count++;
  3762. dp_tx_vdev_attach(vdev);
  3763. if (pdev->vdev_count == 1)
  3764. dp_lro_hash_setup(soc, pdev);
  3765. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3766. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3767. DP_STATS_INIT(vdev);
  3768. if (wlan_op_mode_sta == vdev->opmode)
  3769. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3770. vdev->mac_addr.raw,
  3771. NULL);
  3772. return (struct cdp_vdev *)vdev;
  3773. fail0:
  3774. return NULL;
  3775. }
  3776. /**
  3777. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3778. * @vdev: Datapath VDEV handle
  3779. * @osif_vdev: OSIF vdev handle
  3780. * @ctrl_vdev: UMAC vdev handle
  3781. * @txrx_ops: Tx and Rx operations
  3782. *
  3783. * Return: DP VDEV handle on success, NULL on failure
  3784. */
  3785. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3786. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3787. struct ol_txrx_ops *txrx_ops)
  3788. {
  3789. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3790. vdev->osif_vdev = osif_vdev;
  3791. vdev->ctrl_vdev = ctrl_vdev;
  3792. vdev->osif_rx = txrx_ops->rx.rx;
  3793. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3794. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3795. vdev->osif_get_key = txrx_ops->get_key;
  3796. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3797. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3798. #ifdef notyet
  3799. #if ATH_SUPPORT_WAPI
  3800. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3801. #endif
  3802. #endif
  3803. #ifdef UMAC_SUPPORT_PROXY_ARP
  3804. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3805. #endif
  3806. vdev->me_convert = txrx_ops->me_convert;
  3807. /* TODO: Enable the following once Tx code is integrated */
  3808. if (vdev->mesh_vdev)
  3809. txrx_ops->tx.tx = dp_tx_send_mesh;
  3810. else
  3811. txrx_ops->tx.tx = dp_tx_send;
  3812. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3813. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3814. "DP Vdev Register success");
  3815. }
  3816. /**
  3817. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3818. * @vdev: Datapath VDEV handle
  3819. * @unmap_only: Flag to indicate "only unmap"
  3820. *
  3821. * Return: void
  3822. */
  3823. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle, bool unmap_only)
  3824. {
  3825. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3826. struct dp_pdev *pdev = vdev->pdev;
  3827. struct dp_soc *soc = pdev->soc;
  3828. struct dp_peer *peer;
  3829. uint16_t *peer_ids;
  3830. uint8_t i = 0, j = 0;
  3831. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3832. if (!peer_ids) {
  3833. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3834. "DP alloc failure - unable to flush peers");
  3835. return;
  3836. }
  3837. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3838. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3839. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3840. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3841. if (j < soc->max_peers)
  3842. peer_ids[j++] = peer->peer_ids[i];
  3843. }
  3844. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3845. for (i = 0; i < j ; i++) {
  3846. if (unmap_only) {
  3847. peer = __dp_peer_find_by_id(soc, peer_ids[i]);
  3848. if (peer) {
  3849. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  3850. vdev->vdev_id,
  3851. peer->mac_addr.raw,
  3852. 0);
  3853. }
  3854. } else {
  3855. peer = dp_peer_find_by_id(soc, peer_ids[i]);
  3856. if (peer) {
  3857. dp_info("peer: %pM is getting flush",
  3858. peer->mac_addr.raw);
  3859. dp_peer_delete_wifi3(peer, 0);
  3860. /*
  3861. * we need to call dp_peer_unref_del_find_by_id
  3862. * to remove additional ref count incremented
  3863. * by dp_peer_find_by_id() call.
  3864. *
  3865. * Hold the ref count while executing
  3866. * dp_peer_delete_wifi3() call.
  3867. *
  3868. */
  3869. dp_peer_unref_del_find_by_id(peer);
  3870. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  3871. vdev->vdev_id,
  3872. peer->mac_addr.raw, 0);
  3873. }
  3874. }
  3875. }
  3876. qdf_mem_free(peer_ids);
  3877. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3878. FL("Flushed peers for vdev object %pK "), vdev);
  3879. }
  3880. /*
  3881. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3882. * @txrx_vdev: Datapath VDEV handle
  3883. * @callback: Callback OL_IF on completion of detach
  3884. * @cb_context: Callback context
  3885. *
  3886. */
  3887. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3888. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3889. {
  3890. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3891. struct dp_pdev *pdev = vdev->pdev;
  3892. struct dp_soc *soc = pdev->soc;
  3893. struct dp_neighbour_peer *peer = NULL;
  3894. struct dp_neighbour_peer *temp_peer = NULL;
  3895. /* preconditions */
  3896. qdf_assert(vdev);
  3897. if (wlan_op_mode_monitor == vdev->opmode)
  3898. goto free_vdev;
  3899. if (wlan_op_mode_sta == vdev->opmode)
  3900. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3901. /*
  3902. * If Target is hung, flush all peers before detaching vdev
  3903. * this will free all references held due to missing
  3904. * unmap commands from Target
  3905. */
  3906. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  3907. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false);
  3908. /*
  3909. * Use peer_ref_mutex while accessing peer_list, in case
  3910. * a peer is in the process of being removed from the list.
  3911. */
  3912. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3913. /* check that the vdev has no peers allocated */
  3914. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3915. /* debug print - will be removed later */
  3916. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3917. FL("not deleting vdev object %pK (%pM)"
  3918. "until deletion finishes for all its peers"),
  3919. vdev, vdev->mac_addr.raw);
  3920. /* indicate that the vdev needs to be deleted */
  3921. vdev->delete.pending = 1;
  3922. vdev->delete.callback = callback;
  3923. vdev->delete.context = cb_context;
  3924. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3925. return;
  3926. }
  3927. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3928. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3929. if (!soc->hw_nac_monitor_support) {
  3930. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3931. neighbour_peer_list_elem) {
  3932. QDF_ASSERT(peer->vdev != vdev);
  3933. }
  3934. } else {
  3935. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3936. neighbour_peer_list_elem, temp_peer) {
  3937. if (peer->vdev == vdev) {
  3938. TAILQ_REMOVE(&pdev->neighbour_peers_list, peer,
  3939. neighbour_peer_list_elem);
  3940. qdf_mem_free(peer);
  3941. }
  3942. }
  3943. }
  3944. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3945. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3946. dp_tx_vdev_detach(vdev);
  3947. /* remove the vdev from its parent pdev's list */
  3948. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3949. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3950. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3951. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3952. free_vdev:
  3953. qdf_mem_free(vdev);
  3954. if (callback)
  3955. callback(cb_context);
  3956. }
  3957. /*
  3958. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3959. * @soc - datapath soc handle
  3960. * @peer - datapath peer handle
  3961. *
  3962. * Delete the AST entries belonging to a peer
  3963. */
  3964. #ifdef FEATURE_AST
  3965. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3966. struct dp_peer *peer)
  3967. {
  3968. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3969. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3970. dp_peer_del_ast(soc, ast_entry);
  3971. peer->self_ast_entry = NULL;
  3972. }
  3973. #else
  3974. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3975. struct dp_peer *peer)
  3976. {
  3977. }
  3978. #endif
  3979. #if ATH_SUPPORT_WRAP
  3980. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3981. uint8_t *peer_mac_addr)
  3982. {
  3983. struct dp_peer *peer;
  3984. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3985. 0, vdev->vdev_id);
  3986. if (!peer)
  3987. return NULL;
  3988. if (peer->bss_peer)
  3989. return peer;
  3990. dp_peer_unref_delete(peer);
  3991. return NULL;
  3992. }
  3993. #else
  3994. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3995. uint8_t *peer_mac_addr)
  3996. {
  3997. struct dp_peer *peer;
  3998. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3999. 0, vdev->vdev_id);
  4000. if (!peer)
  4001. return NULL;
  4002. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  4003. return peer;
  4004. dp_peer_unref_delete(peer);
  4005. return NULL;
  4006. }
  4007. #endif
  4008. #ifdef FEATURE_AST
  4009. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  4010. struct dp_pdev *pdev,
  4011. uint8_t *peer_mac_addr)
  4012. {
  4013. struct dp_ast_entry *ast_entry;
  4014. qdf_spin_lock_bh(&soc->ast_lock);
  4015. if (soc->ast_override_support)
  4016. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, peer_mac_addr,
  4017. pdev->pdev_id);
  4018. else
  4019. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  4020. if (ast_entry && ast_entry->next_hop &&
  4021. !ast_entry->delete_in_progress)
  4022. dp_peer_del_ast(soc, ast_entry);
  4023. qdf_spin_unlock_bh(&soc->ast_lock);
  4024. }
  4025. #endif
  4026. /*
  4027. * dp_peer_create_wifi3() - attach txrx peer
  4028. * @txrx_vdev: Datapath VDEV handle
  4029. * @peer_mac_addr: Peer MAC address
  4030. *
  4031. * Return: DP peeer handle on success, NULL on failure
  4032. */
  4033. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  4034. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  4035. {
  4036. struct dp_peer *peer;
  4037. int i;
  4038. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4039. struct dp_pdev *pdev;
  4040. struct dp_soc *soc;
  4041. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  4042. /* preconditions */
  4043. qdf_assert(vdev);
  4044. qdf_assert(peer_mac_addr);
  4045. pdev = vdev->pdev;
  4046. soc = pdev->soc;
  4047. /*
  4048. * If a peer entry with given MAC address already exists,
  4049. * reuse the peer and reset the state of peer.
  4050. */
  4051. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  4052. if (peer) {
  4053. qdf_atomic_init(&peer->is_default_route_set);
  4054. dp_peer_cleanup(vdev, peer);
  4055. qdf_spin_lock_bh(&soc->ast_lock);
  4056. dp_peer_delete_ast_entries(soc, peer);
  4057. peer->delete_in_progress = false;
  4058. qdf_spin_unlock_bh(&soc->ast_lock);
  4059. if ((vdev->opmode == wlan_op_mode_sta) &&
  4060. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4061. DP_MAC_ADDR_LEN)) {
  4062. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4063. }
  4064. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4065. /*
  4066. * Control path maintains a node count which is incremented
  4067. * for every new peer create command. Since new peer is not being
  4068. * created and earlier reference is reused here,
  4069. * peer_unref_delete event is sent to control path to
  4070. * increment the count back.
  4071. */
  4072. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  4073. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4074. peer->mac_addr.raw, vdev->mac_addr.raw,
  4075. vdev->opmode, peer->ctrl_peer, ctrl_peer);
  4076. }
  4077. peer->ctrl_peer = ctrl_peer;
  4078. dp_local_peer_id_alloc(pdev, peer);
  4079. DP_STATS_INIT(peer);
  4080. return (void *)peer;
  4081. } else {
  4082. /*
  4083. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  4084. * need to remove the AST entry which was earlier added as a WDS
  4085. * entry.
  4086. * If an AST entry exists, but no peer entry exists with a given
  4087. * MAC addresses, we could deduce it as a WDS entry
  4088. */
  4089. dp_peer_ast_handle_roam_del(soc, pdev, peer_mac_addr);
  4090. }
  4091. #ifdef notyet
  4092. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  4093. soc->mempool_ol_ath_peer);
  4094. #else
  4095. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  4096. #endif
  4097. if (!peer)
  4098. return NULL; /* failure */
  4099. qdf_mem_zero(peer, sizeof(struct dp_peer));
  4100. TAILQ_INIT(&peer->ast_entry_list);
  4101. /* store provided params */
  4102. peer->vdev = vdev;
  4103. peer->ctrl_peer = ctrl_peer;
  4104. if ((vdev->opmode == wlan_op_mode_sta) &&
  4105. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4106. DP_MAC_ADDR_LEN)) {
  4107. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4108. }
  4109. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4110. qdf_spinlock_create(&peer->peer_info_lock);
  4111. qdf_mem_copy(
  4112. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  4113. /* TODO: See of rx_opt_proc is really required */
  4114. peer->rx_opt_proc = soc->rx_opt_proc;
  4115. /* initialize the peer_id */
  4116. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4117. peer->peer_ids[i] = HTT_INVALID_PEER;
  4118. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4119. qdf_atomic_init(&peer->ref_cnt);
  4120. /* keep one reference for attach */
  4121. qdf_atomic_inc(&peer->ref_cnt);
  4122. /* add this peer into the vdev's list */
  4123. if (wlan_op_mode_sta == vdev->opmode)
  4124. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  4125. else
  4126. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  4127. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4128. /* TODO: See if hash based search is required */
  4129. dp_peer_find_hash_add(soc, peer);
  4130. /* Initialize the peer state */
  4131. peer->state = OL_TXRX_PEER_STATE_DISC;
  4132. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4133. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  4134. vdev, peer, peer->mac_addr.raw,
  4135. qdf_atomic_read(&peer->ref_cnt));
  4136. /*
  4137. * For every peer MAp message search and set if bss_peer
  4138. */
  4139. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  4140. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4141. "vdev bss_peer!!!!");
  4142. peer->bss_peer = 1;
  4143. vdev->vap_bss_peer = peer;
  4144. }
  4145. for (i = 0; i < DP_MAX_TIDS; i++)
  4146. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  4147. dp_local_peer_id_alloc(pdev, peer);
  4148. DP_STATS_INIT(peer);
  4149. return (void *)peer;
  4150. }
  4151. /*
  4152. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  4153. * @vdev: Datapath VDEV handle
  4154. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4155. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4156. *
  4157. * Return: None
  4158. */
  4159. static
  4160. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  4161. enum cdp_host_reo_dest_ring *reo_dest,
  4162. bool *hash_based)
  4163. {
  4164. struct dp_soc *soc;
  4165. struct dp_pdev *pdev;
  4166. pdev = vdev->pdev;
  4167. soc = pdev->soc;
  4168. /*
  4169. * hash based steering is disabled for Radios which are offloaded
  4170. * to NSS
  4171. */
  4172. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  4173. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  4174. /*
  4175. * Below line of code will ensure the proper reo_dest ring is chosen
  4176. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  4177. */
  4178. *reo_dest = pdev->reo_dest;
  4179. }
  4180. #ifdef IPA_OFFLOAD
  4181. /*
  4182. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4183. * @vdev: Datapath VDEV handle
  4184. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4185. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4186. *
  4187. * If IPA is enabled in ini, for SAP mode, disable hash based
  4188. * steering, use default reo_dst ring for RX. Use config values for other modes.
  4189. * Return: None
  4190. */
  4191. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4192. enum cdp_host_reo_dest_ring *reo_dest,
  4193. bool *hash_based)
  4194. {
  4195. struct dp_soc *soc;
  4196. struct dp_pdev *pdev;
  4197. pdev = vdev->pdev;
  4198. soc = pdev->soc;
  4199. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4200. /*
  4201. * If IPA is enabled, disable hash-based flow steering and set
  4202. * reo_dest_ring_4 as the REO ring to receive packets on.
  4203. * IPA is configured to reap reo_dest_ring_4.
  4204. *
  4205. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  4206. * value enum value is from 1 - 4.
  4207. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  4208. */
  4209. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4210. if (vdev->opmode == wlan_op_mode_ap) {
  4211. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4212. *hash_based = 0;
  4213. }
  4214. }
  4215. }
  4216. #else
  4217. /*
  4218. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4219. * @vdev: Datapath VDEV handle
  4220. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4221. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4222. *
  4223. * Use system config values for hash based steering.
  4224. * Return: None
  4225. */
  4226. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4227. enum cdp_host_reo_dest_ring *reo_dest,
  4228. bool *hash_based)
  4229. {
  4230. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4231. }
  4232. #endif /* IPA_OFFLOAD */
  4233. /*
  4234. * dp_peer_setup_wifi3() - initialize the peer
  4235. * @vdev_hdl: virtual device object
  4236. * @peer: Peer object
  4237. *
  4238. * Return: void
  4239. */
  4240. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4241. {
  4242. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  4243. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4244. struct dp_pdev *pdev;
  4245. struct dp_soc *soc;
  4246. bool hash_based = 0;
  4247. enum cdp_host_reo_dest_ring reo_dest;
  4248. /* preconditions */
  4249. qdf_assert(vdev);
  4250. qdf_assert(peer);
  4251. pdev = vdev->pdev;
  4252. soc = pdev->soc;
  4253. peer->last_assoc_rcvd = 0;
  4254. peer->last_disassoc_rcvd = 0;
  4255. peer->last_deauth_rcvd = 0;
  4256. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  4257. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  4258. pdev->pdev_id, vdev->vdev_id,
  4259. vdev->opmode, hash_based, reo_dest);
  4260. /*
  4261. * There are corner cases where the AD1 = AD2 = "VAPs address"
  4262. * i.e both the devices have same MAC address. In these
  4263. * cases we want such pkts to be processed in NULL Q handler
  4264. * which is REO2TCL ring. for this reason we should
  4265. * not setup reo_queues and default route for bss_peer.
  4266. */
  4267. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  4268. return;
  4269. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  4270. /* TODO: Check the destination ring number to be passed to FW */
  4271. soc->cdp_soc.ol_ops->peer_set_default_routing(
  4272. pdev->ctrl_pdev, peer->mac_addr.raw,
  4273. peer->vdev->vdev_id, hash_based, reo_dest);
  4274. }
  4275. qdf_atomic_set(&peer->is_default_route_set, 1);
  4276. dp_peer_rx_init(pdev, peer);
  4277. return;
  4278. }
  4279. /*
  4280. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  4281. * @vdev_handle: virtual device object
  4282. * @htt_pkt_type: type of pkt
  4283. *
  4284. * Return: void
  4285. */
  4286. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  4287. enum htt_cmn_pkt_type val)
  4288. {
  4289. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4290. vdev->tx_encap_type = val;
  4291. }
  4292. /*
  4293. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  4294. * @vdev_handle: virtual device object
  4295. * @htt_pkt_type: type of pkt
  4296. *
  4297. * Return: void
  4298. */
  4299. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  4300. enum htt_cmn_pkt_type val)
  4301. {
  4302. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4303. vdev->rx_decap_type = val;
  4304. }
  4305. /*
  4306. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  4307. * @txrx_soc: cdp soc handle
  4308. * @ac: Access category
  4309. * @value: timeout value in millisec
  4310. *
  4311. * Return: void
  4312. */
  4313. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4314. uint8_t ac, uint32_t value)
  4315. {
  4316. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4317. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  4318. }
  4319. /*
  4320. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  4321. * @txrx_soc: cdp soc handle
  4322. * @ac: access category
  4323. * @value: timeout value in millisec
  4324. *
  4325. * Return: void
  4326. */
  4327. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4328. uint8_t ac, uint32_t *value)
  4329. {
  4330. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4331. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  4332. }
  4333. /*
  4334. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  4335. * @pdev_handle: physical device object
  4336. * @val: reo destination ring index (1 - 4)
  4337. *
  4338. * Return: void
  4339. */
  4340. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  4341. enum cdp_host_reo_dest_ring val)
  4342. {
  4343. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4344. if (pdev)
  4345. pdev->reo_dest = val;
  4346. }
  4347. /*
  4348. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  4349. * @pdev_handle: physical device object
  4350. *
  4351. * Return: reo destination ring index
  4352. */
  4353. static enum cdp_host_reo_dest_ring
  4354. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  4355. {
  4356. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4357. if (pdev)
  4358. return pdev->reo_dest;
  4359. else
  4360. return cdp_host_reo_dest_ring_unknown;
  4361. }
  4362. /*
  4363. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  4364. * @pdev_handle: device object
  4365. * @val: value to be set
  4366. *
  4367. * Return: void
  4368. */
  4369. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  4370. uint32_t val)
  4371. {
  4372. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4373. /* Enable/Disable smart mesh filtering. This flag will be checked
  4374. * during rx processing to check if packets are from NAC clients.
  4375. */
  4376. pdev->filter_neighbour_peers = val;
  4377. return 0;
  4378. }
  4379. /*
  4380. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  4381. * address for smart mesh filtering
  4382. * @vdev_handle: virtual device object
  4383. * @cmd: Add/Del command
  4384. * @macaddr: nac client mac address
  4385. *
  4386. * Return: void
  4387. */
  4388. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  4389. uint32_t cmd, uint8_t *macaddr)
  4390. {
  4391. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4392. struct dp_pdev *pdev = vdev->pdev;
  4393. struct dp_neighbour_peer *peer = NULL;
  4394. if (!macaddr)
  4395. goto fail0;
  4396. /* Store address of NAC (neighbour peer) which will be checked
  4397. * against TA of received packets.
  4398. */
  4399. if (cmd == DP_NAC_PARAM_ADD) {
  4400. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  4401. sizeof(*peer));
  4402. if (!peer) {
  4403. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4404. FL("DP neighbour peer node memory allocation failed"));
  4405. goto fail0;
  4406. }
  4407. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  4408. macaddr, DP_MAC_ADDR_LEN);
  4409. peer->vdev = vdev;
  4410. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4411. /* add this neighbour peer into the list */
  4412. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  4413. neighbour_peer_list_elem);
  4414. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4415. /* first neighbour */
  4416. if (!pdev->neighbour_peers_added) {
  4417. pdev->neighbour_peers_added = true;
  4418. dp_ppdu_ring_cfg(pdev);
  4419. }
  4420. return 1;
  4421. } else if (cmd == DP_NAC_PARAM_DEL) {
  4422. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4423. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4424. neighbour_peer_list_elem) {
  4425. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4426. macaddr, DP_MAC_ADDR_LEN)) {
  4427. /* delete this peer from the list */
  4428. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4429. peer, neighbour_peer_list_elem);
  4430. qdf_mem_free(peer);
  4431. break;
  4432. }
  4433. }
  4434. /* last neighbour deleted */
  4435. if (TAILQ_EMPTY(&pdev->neighbour_peers_list)) {
  4436. pdev->neighbour_peers_added = false;
  4437. dp_ppdu_ring_cfg(pdev);
  4438. }
  4439. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4440. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4441. !pdev->enhanced_stats_en)
  4442. dp_ppdu_ring_reset(pdev);
  4443. return 1;
  4444. }
  4445. fail0:
  4446. return 0;
  4447. }
  4448. /*
  4449. * dp_get_sec_type() - Get the security type
  4450. * @peer: Datapath peer handle
  4451. * @sec_idx: Security id (mcast, ucast)
  4452. *
  4453. * return sec_type: Security type
  4454. */
  4455. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4456. {
  4457. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4458. return dpeer->security[sec_idx].sec_type;
  4459. }
  4460. /*
  4461. * dp_peer_authorize() - authorize txrx peer
  4462. * @peer_handle: Datapath peer handle
  4463. * @authorize
  4464. *
  4465. */
  4466. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4467. {
  4468. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4469. struct dp_soc *soc;
  4470. if (peer != NULL) {
  4471. soc = peer->vdev->pdev->soc;
  4472. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4473. peer->authorize = authorize ? 1 : 0;
  4474. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4475. }
  4476. }
  4477. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4478. struct dp_pdev *pdev,
  4479. struct dp_peer *peer,
  4480. uint32_t vdev_id)
  4481. {
  4482. struct dp_vdev *vdev = NULL;
  4483. struct dp_peer *bss_peer = NULL;
  4484. uint8_t *m_addr = NULL;
  4485. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4486. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4487. if (vdev->vdev_id == vdev_id)
  4488. break;
  4489. }
  4490. if (!vdev) {
  4491. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4492. "vdev is NULL");
  4493. } else {
  4494. if (vdev->vap_bss_peer == peer)
  4495. vdev->vap_bss_peer = NULL;
  4496. m_addr = peer->mac_addr.raw;
  4497. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4498. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4499. m_addr, vdev->mac_addr.raw, vdev->opmode,
  4500. peer->ctrl_peer, NULL);
  4501. if (vdev && vdev->vap_bss_peer) {
  4502. bss_peer = vdev->vap_bss_peer;
  4503. DP_UPDATE_STATS(vdev, peer);
  4504. }
  4505. }
  4506. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4507. /*
  4508. * Peer AST list hast to be empty here
  4509. */
  4510. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  4511. qdf_mem_free(peer);
  4512. }
  4513. /**
  4514. * dp_delete_pending_vdev() - check and process vdev delete
  4515. * @pdev: DP specific pdev pointer
  4516. * @vdev: DP specific vdev pointer
  4517. * @vdev_id: vdev id corresponding to vdev
  4518. *
  4519. * This API does following:
  4520. * 1) It releases tx flow pools buffers as vdev is
  4521. * going down and no peers are associated.
  4522. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4523. */
  4524. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4525. uint8_t vdev_id)
  4526. {
  4527. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4528. void *vdev_delete_context = NULL;
  4529. vdev_delete_cb = vdev->delete.callback;
  4530. vdev_delete_context = vdev->delete.context;
  4531. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4532. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4533. vdev, vdev->mac_addr.raw);
  4534. /* all peers are gone, go ahead and delete it */
  4535. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4536. FLOW_TYPE_VDEV, vdev_id);
  4537. dp_tx_vdev_detach(vdev);
  4538. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4539. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4540. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4541. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4542. FL("deleting vdev object %pK (%pM)"),
  4543. vdev, vdev->mac_addr.raw);
  4544. qdf_mem_free(vdev);
  4545. vdev = NULL;
  4546. if (vdev_delete_cb)
  4547. vdev_delete_cb(vdev_delete_context);
  4548. }
  4549. /*
  4550. * dp_peer_unref_delete() - unref and delete peer
  4551. * @peer_handle: Datapath peer handle
  4552. *
  4553. */
  4554. void dp_peer_unref_delete(void *peer_handle)
  4555. {
  4556. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4557. struct dp_vdev *vdev = peer->vdev;
  4558. struct dp_pdev *pdev = vdev->pdev;
  4559. struct dp_soc *soc = pdev->soc;
  4560. struct dp_peer *tmppeer;
  4561. int found = 0;
  4562. uint16_t peer_id;
  4563. uint16_t vdev_id;
  4564. bool delete_vdev;
  4565. /*
  4566. * Hold the lock all the way from checking if the peer ref count
  4567. * is zero until the peer references are removed from the hash
  4568. * table and vdev list (if the peer ref count is zero).
  4569. * This protects against a new HL tx operation starting to use the
  4570. * peer object just after this function concludes it's done being used.
  4571. * Furthermore, the lock needs to be held while checking whether the
  4572. * vdev's list of peers is empty, to make sure that list is not modified
  4573. * concurrently with the empty check.
  4574. */
  4575. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4576. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4577. peer_id = peer->peer_ids[0];
  4578. vdev_id = vdev->vdev_id;
  4579. /*
  4580. * Make sure that the reference to the peer in
  4581. * peer object map is removed
  4582. */
  4583. if (peer_id != HTT_INVALID_PEER)
  4584. soc->peer_id_to_obj_map[peer_id] = NULL;
  4585. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4586. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4587. /* remove the reference to the peer from the hash table */
  4588. dp_peer_find_hash_remove(soc, peer);
  4589. qdf_spin_lock_bh(&soc->ast_lock);
  4590. if (peer->self_ast_entry) {
  4591. dp_peer_del_ast(soc, peer->self_ast_entry);
  4592. peer->self_ast_entry = NULL;
  4593. }
  4594. qdf_spin_unlock_bh(&soc->ast_lock);
  4595. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4596. if (tmppeer == peer) {
  4597. found = 1;
  4598. break;
  4599. }
  4600. }
  4601. if (found) {
  4602. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4603. peer_list_elem);
  4604. } else {
  4605. /*Ignoring the remove operation as peer not found*/
  4606. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4607. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4608. peer, vdev, &peer->vdev->peer_list);
  4609. }
  4610. /* cleanup the peer data */
  4611. dp_peer_cleanup(vdev, peer);
  4612. /* check whether the parent vdev has no peers left */
  4613. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4614. /*
  4615. * capture vdev delete pending flag's status
  4616. * while holding peer_ref_mutex lock
  4617. */
  4618. delete_vdev = vdev->delete.pending;
  4619. /*
  4620. * Now that there are no references to the peer, we can
  4621. * release the peer reference lock.
  4622. */
  4623. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4624. /*
  4625. * Check if the parent vdev was waiting for its peers
  4626. * to be deleted, in order for it to be deleted too.
  4627. */
  4628. if (delete_vdev)
  4629. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4630. } else {
  4631. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4632. }
  4633. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4634. } else {
  4635. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4636. }
  4637. }
  4638. /*
  4639. * dp_peer_detach_wifi3() – Detach txrx peer
  4640. * @peer_handle: Datapath peer handle
  4641. * @bitmap: bitmap indicating special handling of request.
  4642. *
  4643. */
  4644. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4645. {
  4646. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4647. /* redirect the peer's rx delivery function to point to a
  4648. * discard func
  4649. */
  4650. peer->rx_opt_proc = dp_rx_discard;
  4651. /* Do not make ctrl_peer to NULL for connected sta peers.
  4652. * We need ctrl_peer to release the reference during dp
  4653. * peer free. This reference was held for
  4654. * obj_mgr peer during the creation of dp peer.
  4655. */
  4656. if (!(peer->vdev && (peer->vdev->opmode != wlan_op_mode_sta) &&
  4657. !peer->bss_peer))
  4658. peer->ctrl_peer = NULL;
  4659. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4660. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4661. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4662. qdf_spinlock_destroy(&peer->peer_info_lock);
  4663. /*
  4664. * Remove the reference added during peer_attach.
  4665. * The peer will still be left allocated until the
  4666. * PEER_UNMAP message arrives to remove the other
  4667. * reference, added by the PEER_MAP message.
  4668. */
  4669. dp_peer_unref_delete(peer_handle);
  4670. }
  4671. /*
  4672. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4673. * @peer_handle: Datapath peer handle
  4674. *
  4675. */
  4676. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4677. {
  4678. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4679. return vdev->mac_addr.raw;
  4680. }
  4681. /*
  4682. * dp_vdev_set_wds() - Enable per packet stats
  4683. * @vdev_handle: DP VDEV handle
  4684. * @val: value
  4685. *
  4686. * Return: none
  4687. */
  4688. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4689. {
  4690. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4691. vdev->wds_enabled = val;
  4692. return 0;
  4693. }
  4694. /*
  4695. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4696. * @peer_handle: Datapath peer handle
  4697. *
  4698. */
  4699. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4700. uint8_t vdev_id)
  4701. {
  4702. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4703. struct dp_vdev *vdev = NULL;
  4704. if (qdf_unlikely(!pdev))
  4705. return NULL;
  4706. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4707. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4708. if (vdev->vdev_id == vdev_id)
  4709. break;
  4710. }
  4711. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4712. return (struct cdp_vdev *)vdev;
  4713. }
  4714. /*
  4715. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  4716. * @dev: PDEV handle
  4717. *
  4718. * Return: VDEV handle of monitor mode
  4719. */
  4720. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  4721. {
  4722. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4723. if (qdf_unlikely(!pdev))
  4724. return NULL;
  4725. return (struct cdp_vdev *)pdev->monitor_vdev;
  4726. }
  4727. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4728. {
  4729. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4730. return vdev->opmode;
  4731. }
  4732. static
  4733. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4734. ol_txrx_rx_fp *stack_fn_p,
  4735. ol_osif_vdev_handle *osif_vdev_p)
  4736. {
  4737. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4738. qdf_assert(vdev);
  4739. *stack_fn_p = vdev->osif_rx_stack;
  4740. *osif_vdev_p = vdev->osif_vdev;
  4741. }
  4742. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4743. {
  4744. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4745. struct dp_pdev *pdev = vdev->pdev;
  4746. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4747. }
  4748. /**
  4749. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4750. * ring based on target
  4751. * @soc: soc handle
  4752. * @mac_for_pdev: pdev_id
  4753. * @pdev: physical device handle
  4754. * @ring_num: mac id
  4755. * @htt_tlv_filter: tlv filter
  4756. *
  4757. * Return: zero on success, non-zero on failure
  4758. */
  4759. static inline
  4760. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4761. struct dp_pdev *pdev, uint8_t ring_num,
  4762. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4763. {
  4764. QDF_STATUS status;
  4765. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4766. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4767. pdev->rxdma_mon_buf_ring[ring_num]
  4768. .hal_srng,
  4769. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4770. &htt_tlv_filter);
  4771. else
  4772. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4773. pdev->rx_mac_buf_ring[ring_num]
  4774. .hal_srng,
  4775. RXDMA_BUF, RX_BUFFER_SIZE,
  4776. &htt_tlv_filter);
  4777. return status;
  4778. }
  4779. /**
  4780. * dp_reset_monitor_mode() - Disable monitor mode
  4781. * @pdev_handle: Datapath PDEV handle
  4782. *
  4783. * Return: 0 on success, not 0 on failure
  4784. */
  4785. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4786. {
  4787. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4788. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4789. struct dp_soc *soc = pdev->soc;
  4790. uint8_t pdev_id;
  4791. int mac_id;
  4792. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4793. pdev_id = pdev->pdev_id;
  4794. soc = pdev->soc;
  4795. qdf_spin_lock_bh(&pdev->mon_lock);
  4796. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  4797. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4798. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4799. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4800. pdev, mac_id,
  4801. htt_tlv_filter);
  4802. if (status != QDF_STATUS_SUCCESS) {
  4803. dp_err("Failed to send tlv filter for monitor mode rings");
  4804. return status;
  4805. }
  4806. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4807. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4808. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4809. &htt_tlv_filter);
  4810. }
  4811. pdev->monitor_vdev = NULL;
  4812. pdev->mcopy_mode = 0;
  4813. pdev->monitor_configured = false;
  4814. qdf_spin_unlock_bh(&pdev->mon_lock);
  4815. return QDF_STATUS_SUCCESS;
  4816. }
  4817. /**
  4818. * dp_set_nac() - set peer_nac
  4819. * @peer_handle: Datapath PEER handle
  4820. *
  4821. * Return: void
  4822. */
  4823. static void dp_set_nac(struct cdp_peer *peer_handle)
  4824. {
  4825. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4826. peer->nac = 1;
  4827. }
  4828. /**
  4829. * dp_get_tx_pending() - read pending tx
  4830. * @pdev_handle: Datapath PDEV handle
  4831. *
  4832. * Return: outstanding tx
  4833. */
  4834. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4835. {
  4836. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4837. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4838. }
  4839. /**
  4840. * dp_get_peer_mac_from_peer_id() - get peer mac
  4841. * @pdev_handle: Datapath PDEV handle
  4842. * @peer_id: Peer ID
  4843. * @peer_mac: MAC addr of PEER
  4844. *
  4845. * Return: void
  4846. */
  4847. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4848. uint32_t peer_id, uint8_t *peer_mac)
  4849. {
  4850. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4851. struct dp_peer *peer;
  4852. if (pdev && peer_mac) {
  4853. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4854. if (peer) {
  4855. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4856. DP_MAC_ADDR_LEN);
  4857. dp_peer_unref_del_find_by_id(peer);
  4858. }
  4859. }
  4860. }
  4861. /**
  4862. * dp_pdev_configure_monitor_rings() - configure monitor rings
  4863. * @vdev_handle: Datapath VDEV handle
  4864. *
  4865. * Return: void
  4866. */
  4867. static QDF_STATUS dp_pdev_configure_monitor_rings(struct dp_pdev *pdev)
  4868. {
  4869. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4870. struct dp_soc *soc;
  4871. uint8_t pdev_id;
  4872. int mac_id;
  4873. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4874. pdev_id = pdev->pdev_id;
  4875. soc = pdev->soc;
  4876. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4877. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4878. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4879. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4880. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4881. pdev->mo_data_filter);
  4882. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  4883. htt_tlv_filter.mpdu_start = 1;
  4884. htt_tlv_filter.msdu_start = 1;
  4885. htt_tlv_filter.packet = 1;
  4886. htt_tlv_filter.msdu_end = 1;
  4887. htt_tlv_filter.mpdu_end = 1;
  4888. htt_tlv_filter.packet_header = 1;
  4889. htt_tlv_filter.attention = 1;
  4890. htt_tlv_filter.ppdu_start = 0;
  4891. htt_tlv_filter.ppdu_end = 0;
  4892. htt_tlv_filter.ppdu_end_user_stats = 0;
  4893. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4894. htt_tlv_filter.ppdu_end_status_done = 0;
  4895. htt_tlv_filter.header_per_msdu = 1;
  4896. htt_tlv_filter.enable_fp =
  4897. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4898. htt_tlv_filter.enable_md = 0;
  4899. htt_tlv_filter.enable_mo =
  4900. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4901. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4902. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4903. if (pdev->mcopy_mode)
  4904. htt_tlv_filter.fp_data_filter = 0;
  4905. else
  4906. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4907. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4908. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4909. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4910. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4911. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4912. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4913. pdev, mac_id,
  4914. htt_tlv_filter);
  4915. if (status != QDF_STATUS_SUCCESS) {
  4916. dp_err("Failed to send tlv filter for monitor mode rings");
  4917. return status;
  4918. }
  4919. }
  4920. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  4921. htt_tlv_filter.mpdu_start = 1;
  4922. htt_tlv_filter.msdu_start = 0;
  4923. htt_tlv_filter.packet = 0;
  4924. htt_tlv_filter.msdu_end = 0;
  4925. htt_tlv_filter.mpdu_end = 0;
  4926. htt_tlv_filter.attention = 0;
  4927. htt_tlv_filter.ppdu_start = 1;
  4928. htt_tlv_filter.ppdu_end = 1;
  4929. htt_tlv_filter.ppdu_end_user_stats = 1;
  4930. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4931. htt_tlv_filter.ppdu_end_status_done = 1;
  4932. htt_tlv_filter.enable_fp = 1;
  4933. htt_tlv_filter.enable_md = 0;
  4934. htt_tlv_filter.enable_mo = 1;
  4935. if (pdev->mcopy_mode) {
  4936. htt_tlv_filter.packet_header = 1;
  4937. }
  4938. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4939. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4940. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4941. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4942. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4943. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4944. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4945. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4946. pdev->pdev_id);
  4947. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4948. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4949. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4950. }
  4951. return status;
  4952. }
  4953. /**
  4954. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4955. * @vdev_handle: Datapath VDEV handle
  4956. * @smart_monitor: Flag to denote if its smart monitor mode
  4957. *
  4958. * Return: 0 on success, not 0 on failure
  4959. */
  4960. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4961. uint8_t smart_monitor)
  4962. {
  4963. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4964. struct dp_pdev *pdev;
  4965. qdf_assert(vdev);
  4966. pdev = vdev->pdev;
  4967. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4968. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  4969. pdev, pdev->pdev_id, pdev->soc, vdev);
  4970. /*Check if current pdev's monitor_vdev exists */
  4971. if (pdev->monitor_configured) {
  4972. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4973. "monitor vap already created vdev=%pK\n", vdev);
  4974. qdf_assert(vdev);
  4975. return QDF_STATUS_E_RESOURCES;
  4976. }
  4977. pdev->monitor_vdev = vdev;
  4978. pdev->monitor_configured = true;
  4979. /* If smart monitor mode, do not configure monitor ring */
  4980. if (smart_monitor)
  4981. return QDF_STATUS_SUCCESS;
  4982. return dp_pdev_configure_monitor_rings(pdev);
  4983. }
  4984. /**
  4985. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4986. * @pdev_handle: Datapath PDEV handle
  4987. * @filter_val: Flag to select Filter for monitor mode
  4988. * Return: 0 on success, not 0 on failure
  4989. */
  4990. static QDF_STATUS
  4991. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4992. struct cdp_monitor_filter *filter_val)
  4993. {
  4994. /* Many monitor VAPs can exists in a system but only one can be up at
  4995. * anytime
  4996. */
  4997. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4998. struct dp_vdev *vdev = pdev->monitor_vdev;
  4999. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5000. struct dp_soc *soc;
  5001. uint8_t pdev_id;
  5002. int mac_id;
  5003. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5004. pdev_id = pdev->pdev_id;
  5005. soc = pdev->soc;
  5006. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  5007. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  5008. pdev, pdev_id, soc, vdev);
  5009. /*Check if current pdev's monitor_vdev exists */
  5010. if (!pdev->monitor_vdev) {
  5011. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5012. "vdev=%pK", vdev);
  5013. qdf_assert(vdev);
  5014. }
  5015. /* update filter mode, type in pdev structure */
  5016. pdev->mon_filter_mode = filter_val->mode;
  5017. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  5018. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  5019. pdev->fp_data_filter = filter_val->fp_data;
  5020. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  5021. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  5022. pdev->mo_data_filter = filter_val->mo_data;
  5023. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  5024. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  5025. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  5026. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  5027. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  5028. pdev->mo_data_filter);
  5029. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5030. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5031. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5032. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5033. pdev, mac_id,
  5034. htt_tlv_filter);
  5035. if (status != QDF_STATUS_SUCCESS) {
  5036. dp_err("Failed to send tlv filter for monitor mode rings");
  5037. return status;
  5038. }
  5039. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5040. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5041. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5042. }
  5043. htt_tlv_filter.mpdu_start = 1;
  5044. htt_tlv_filter.msdu_start = 1;
  5045. htt_tlv_filter.packet = 1;
  5046. htt_tlv_filter.msdu_end = 1;
  5047. htt_tlv_filter.mpdu_end = 1;
  5048. htt_tlv_filter.packet_header = 1;
  5049. htt_tlv_filter.attention = 1;
  5050. htt_tlv_filter.ppdu_start = 0;
  5051. htt_tlv_filter.ppdu_end = 0;
  5052. htt_tlv_filter.ppdu_end_user_stats = 0;
  5053. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5054. htt_tlv_filter.ppdu_end_status_done = 0;
  5055. htt_tlv_filter.header_per_msdu = 1;
  5056. htt_tlv_filter.enable_fp =
  5057. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5058. htt_tlv_filter.enable_md = 0;
  5059. htt_tlv_filter.enable_mo =
  5060. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5061. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5062. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5063. if (pdev->mcopy_mode)
  5064. htt_tlv_filter.fp_data_filter = 0;
  5065. else
  5066. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5067. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5068. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5069. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5070. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5071. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5072. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5073. pdev, mac_id,
  5074. htt_tlv_filter);
  5075. if (status != QDF_STATUS_SUCCESS) {
  5076. dp_err("Failed to send tlv filter for monitor mode rings");
  5077. return status;
  5078. }
  5079. }
  5080. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5081. htt_tlv_filter.mpdu_start = 1;
  5082. htt_tlv_filter.msdu_start = 0;
  5083. htt_tlv_filter.packet = 0;
  5084. htt_tlv_filter.msdu_end = 0;
  5085. htt_tlv_filter.mpdu_end = 0;
  5086. htt_tlv_filter.attention = 0;
  5087. htt_tlv_filter.ppdu_start = 1;
  5088. htt_tlv_filter.ppdu_end = 1;
  5089. htt_tlv_filter.ppdu_end_user_stats = 1;
  5090. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5091. htt_tlv_filter.ppdu_end_status_done = 1;
  5092. htt_tlv_filter.enable_fp = 1;
  5093. htt_tlv_filter.enable_md = 0;
  5094. htt_tlv_filter.enable_mo = 1;
  5095. if (pdev->mcopy_mode) {
  5096. htt_tlv_filter.packet_header = 1;
  5097. }
  5098. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5099. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5100. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5101. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5102. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5103. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5104. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5105. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5106. pdev->pdev_id);
  5107. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5108. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5109. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5110. }
  5111. return QDF_STATUS_SUCCESS;
  5112. }
  5113. /**
  5114. * dp_get_pdev_id_frm_pdev() - get pdev_id
  5115. * @pdev_handle: Datapath PDEV handle
  5116. *
  5117. * Return: pdev_id
  5118. */
  5119. static
  5120. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  5121. {
  5122. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5123. return pdev->pdev_id;
  5124. }
  5125. /**
  5126. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  5127. * @pdev_handle: Datapath PDEV handle
  5128. * @chan_noise_floor: Channel Noise Floor
  5129. *
  5130. * Return: void
  5131. */
  5132. static
  5133. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  5134. int16_t chan_noise_floor)
  5135. {
  5136. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5137. pdev->chan_noise_floor = chan_noise_floor;
  5138. }
  5139. /**
  5140. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  5141. * @vdev_handle: Datapath VDEV handle
  5142. * Return: true on ucast filter flag set
  5143. */
  5144. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  5145. {
  5146. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5147. struct dp_pdev *pdev;
  5148. pdev = vdev->pdev;
  5149. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  5150. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  5151. return true;
  5152. return false;
  5153. }
  5154. /**
  5155. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  5156. * @vdev_handle: Datapath VDEV handle
  5157. * Return: true on mcast filter flag set
  5158. */
  5159. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  5160. {
  5161. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5162. struct dp_pdev *pdev;
  5163. pdev = vdev->pdev;
  5164. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  5165. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  5166. return true;
  5167. return false;
  5168. }
  5169. /**
  5170. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  5171. * @vdev_handle: Datapath VDEV handle
  5172. * Return: true on non data filter flag set
  5173. */
  5174. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  5175. {
  5176. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5177. struct dp_pdev *pdev;
  5178. pdev = vdev->pdev;
  5179. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  5180. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  5181. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  5182. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  5183. return true;
  5184. }
  5185. }
  5186. return false;
  5187. }
  5188. #ifdef MESH_MODE_SUPPORT
  5189. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  5190. {
  5191. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5192. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5193. FL("val %d"), val);
  5194. vdev->mesh_vdev = val;
  5195. }
  5196. /*
  5197. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  5198. * @vdev_hdl: virtual device object
  5199. * @val: value to be set
  5200. *
  5201. * Return: void
  5202. */
  5203. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  5204. {
  5205. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5206. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5207. FL("val %d"), val);
  5208. vdev->mesh_rx_filter = val;
  5209. }
  5210. #endif
  5211. /*
  5212. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  5213. * Current scope is bar received count
  5214. *
  5215. * @pdev_handle: DP_PDEV handle
  5216. *
  5217. * Return: void
  5218. */
  5219. #define STATS_PROC_TIMEOUT (HZ/1000)
  5220. static void
  5221. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  5222. {
  5223. struct dp_vdev *vdev;
  5224. struct dp_peer *peer;
  5225. uint32_t waitcnt;
  5226. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5227. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5228. if (!peer) {
  5229. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5230. FL("DP Invalid Peer refernce"));
  5231. return;
  5232. }
  5233. if (peer->delete_in_progress) {
  5234. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5235. FL("DP Peer deletion in progress"));
  5236. continue;
  5237. }
  5238. qdf_atomic_inc(&peer->ref_cnt);
  5239. waitcnt = 0;
  5240. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  5241. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  5242. && waitcnt < 10) {
  5243. schedule_timeout_interruptible(
  5244. STATS_PROC_TIMEOUT);
  5245. waitcnt++;
  5246. }
  5247. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  5248. dp_peer_unref_delete(peer);
  5249. }
  5250. }
  5251. }
  5252. /**
  5253. * dp_rx_bar_stats_cb(): BAR received stats callback
  5254. * @soc: SOC handle
  5255. * @cb_ctxt: Call back context
  5256. * @reo_status: Reo status
  5257. *
  5258. * return: void
  5259. */
  5260. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  5261. union hal_reo_status *reo_status)
  5262. {
  5263. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  5264. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  5265. if (!qdf_atomic_read(&soc->cmn_init_done))
  5266. return;
  5267. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  5268. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  5269. queue_status->header.status);
  5270. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5271. return;
  5272. }
  5273. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  5274. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5275. }
  5276. /**
  5277. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  5278. * @vdev: DP VDEV handle
  5279. *
  5280. * return: void
  5281. */
  5282. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  5283. struct cdp_vdev_stats *vdev_stats)
  5284. {
  5285. struct dp_peer *peer = NULL;
  5286. struct dp_soc *soc = NULL;
  5287. if (!vdev || !vdev->pdev)
  5288. return;
  5289. soc = vdev->pdev->soc;
  5290. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5291. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  5292. dp_update_vdev_stats(vdev_stats, peer);
  5293. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5294. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5295. vdev_stats, vdev->vdev_id,
  5296. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5297. #endif
  5298. }
  5299. /**
  5300. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  5301. * @pdev: DP PDEV handle
  5302. *
  5303. * return: void
  5304. */
  5305. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  5306. {
  5307. struct dp_vdev *vdev = NULL;
  5308. struct dp_soc *soc;
  5309. struct cdp_vdev_stats *vdev_stats =
  5310. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5311. if (!vdev_stats) {
  5312. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5313. "DP alloc failure - unable to get alloc vdev stats");
  5314. return;
  5315. }
  5316. qdf_mem_zero(&pdev->stats.tx, sizeof(pdev->stats.tx));
  5317. qdf_mem_zero(&pdev->stats.rx, sizeof(pdev->stats.rx));
  5318. qdf_mem_zero(&pdev->stats.tx_i, sizeof(pdev->stats.tx_i));
  5319. if (pdev->mcopy_mode)
  5320. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  5321. soc = pdev->soc;
  5322. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5323. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5324. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5325. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5326. dp_update_pdev_stats(pdev, vdev_stats);
  5327. dp_update_pdev_ingress_stats(pdev, vdev);
  5328. }
  5329. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5330. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5331. qdf_mem_free(vdev_stats);
  5332. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5333. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  5334. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  5335. #endif
  5336. }
  5337. /**
  5338. * dp_vdev_getstats() - get vdev packet level stats
  5339. * @vdev_handle: Datapath VDEV handle
  5340. * @stats: cdp network device stats structure
  5341. *
  5342. * Return: void
  5343. */
  5344. static void dp_vdev_getstats(void *vdev_handle,
  5345. struct cdp_dev_stats *stats)
  5346. {
  5347. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5348. struct dp_pdev *pdev;
  5349. struct dp_soc *soc;
  5350. struct cdp_vdev_stats *vdev_stats;
  5351. if (!vdev)
  5352. return;
  5353. pdev = vdev->pdev;
  5354. if (!pdev)
  5355. return;
  5356. soc = pdev->soc;
  5357. vdev_stats = qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5358. if (!vdev_stats) {
  5359. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5360. "DP alloc failure - unable to get alloc vdev stats");
  5361. return;
  5362. }
  5363. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5364. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5365. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5366. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  5367. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  5368. stats->tx_errors = vdev_stats->tx.tx_failed +
  5369. vdev_stats->tx_i.dropped.dropped_pkt.num;
  5370. stats->tx_dropped = stats->tx_errors;
  5371. stats->rx_packets = vdev_stats->rx.unicast.num +
  5372. vdev_stats->rx.multicast.num +
  5373. vdev_stats->rx.bcast.num;
  5374. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  5375. vdev_stats->rx.multicast.bytes +
  5376. vdev_stats->rx.bcast.bytes;
  5377. }
  5378. /**
  5379. * dp_pdev_getstats() - get pdev packet level stats
  5380. * @pdev_handle: Datapath PDEV handle
  5381. * @stats: cdp network device stats structure
  5382. *
  5383. * Return: void
  5384. */
  5385. static void dp_pdev_getstats(void *pdev_handle,
  5386. struct cdp_dev_stats *stats)
  5387. {
  5388. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5389. dp_aggregate_pdev_stats(pdev);
  5390. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  5391. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  5392. stats->tx_errors = pdev->stats.tx.tx_failed +
  5393. pdev->stats.tx_i.dropped.dropped_pkt.num;
  5394. stats->tx_dropped = stats->tx_errors;
  5395. stats->rx_packets = pdev->stats.rx.unicast.num +
  5396. pdev->stats.rx.multicast.num +
  5397. pdev->stats.rx.bcast.num;
  5398. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  5399. pdev->stats.rx.multicast.bytes +
  5400. pdev->stats.rx.bcast.bytes;
  5401. }
  5402. /**
  5403. * dp_get_device_stats() - get interface level packet stats
  5404. * @handle: device handle
  5405. * @stats: cdp network device stats structure
  5406. * @type: device type pdev/vdev
  5407. *
  5408. * Return: void
  5409. */
  5410. static void dp_get_device_stats(void *handle,
  5411. struct cdp_dev_stats *stats, uint8_t type)
  5412. {
  5413. switch (type) {
  5414. case UPDATE_VDEV_STATS:
  5415. dp_vdev_getstats(handle, stats);
  5416. break;
  5417. case UPDATE_PDEV_STATS:
  5418. dp_pdev_getstats(handle, stats);
  5419. break;
  5420. default:
  5421. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5422. "apstats cannot be updated for this input "
  5423. "type %d", type);
  5424. break;
  5425. }
  5426. }
  5427. /**
  5428. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  5429. * @pdev: DP_PDEV Handle
  5430. *
  5431. * Return:void
  5432. */
  5433. static inline void
  5434. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  5435. {
  5436. uint8_t i = 0, index = 0;
  5437. DP_PRINT_STATS("PDEV Tx Stats:\n");
  5438. DP_PRINT_STATS("Received From Stack:");
  5439. DP_PRINT_STATS(" Packets = %d",
  5440. pdev->stats.tx_i.rcvd.num);
  5441. DP_PRINT_STATS(" Bytes = %llu",
  5442. pdev->stats.tx_i.rcvd.bytes);
  5443. DP_PRINT_STATS("Processed:");
  5444. DP_PRINT_STATS(" Packets = %d",
  5445. pdev->stats.tx_i.processed.num);
  5446. DP_PRINT_STATS(" Bytes = %llu",
  5447. pdev->stats.tx_i.processed.bytes);
  5448. DP_PRINT_STATS("Total Completions:");
  5449. DP_PRINT_STATS(" Packets = %u",
  5450. pdev->stats.tx.comp_pkt.num);
  5451. DP_PRINT_STATS(" Bytes = %llu",
  5452. pdev->stats.tx.comp_pkt.bytes);
  5453. DP_PRINT_STATS("Successful Completions:");
  5454. DP_PRINT_STATS(" Packets = %u",
  5455. pdev->stats.tx.tx_success.num);
  5456. DP_PRINT_STATS(" Bytes = %llu",
  5457. pdev->stats.tx.tx_success.bytes);
  5458. DP_PRINT_STATS("Dropped:");
  5459. DP_PRINT_STATS(" Total = %d",
  5460. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5461. DP_PRINT_STATS(" Dma_map_error = %d",
  5462. pdev->stats.tx_i.dropped.dma_error);
  5463. DP_PRINT_STATS(" Ring Full = %d",
  5464. pdev->stats.tx_i.dropped.ring_full);
  5465. DP_PRINT_STATS(" Descriptor Not available = %d",
  5466. pdev->stats.tx_i.dropped.desc_na.num);
  5467. DP_PRINT_STATS(" HW enqueue failed= %d",
  5468. pdev->stats.tx_i.dropped.enqueue_fail);
  5469. DP_PRINT_STATS(" Resources Full = %d",
  5470. pdev->stats.tx_i.dropped.res_full);
  5471. DP_PRINT_STATS(" FW removed Pkts = %u",
  5472. pdev->stats.tx.dropped.fw_rem.num);
  5473. DP_PRINT_STATS(" FW removed bytes= %llu",
  5474. pdev->stats.tx.dropped.fw_rem.bytes);
  5475. DP_PRINT_STATS(" FW removed transmitted = %d",
  5476. pdev->stats.tx.dropped.fw_rem_tx);
  5477. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5478. pdev->stats.tx.dropped.fw_rem_notx);
  5479. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5480. pdev->stats.tx.dropped.fw_reason1);
  5481. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5482. pdev->stats.tx.dropped.fw_reason2);
  5483. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5484. pdev->stats.tx.dropped.fw_reason3);
  5485. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5486. pdev->stats.tx.dropped.age_out);
  5487. DP_PRINT_STATS(" headroom insufficient = %d",
  5488. pdev->stats.tx_i.dropped.headroom_insufficient);
  5489. DP_PRINT_STATS(" Multicast:");
  5490. DP_PRINT_STATS(" Packets: %u",
  5491. pdev->stats.tx.mcast.num);
  5492. DP_PRINT_STATS(" Bytes: %llu",
  5493. pdev->stats.tx.mcast.bytes);
  5494. DP_PRINT_STATS("Scatter Gather:");
  5495. DP_PRINT_STATS(" Packets = %d",
  5496. pdev->stats.tx_i.sg.sg_pkt.num);
  5497. DP_PRINT_STATS(" Bytes = %llu",
  5498. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5499. DP_PRINT_STATS(" Dropped By Host = %d",
  5500. pdev->stats.tx_i.sg.dropped_host.num);
  5501. DP_PRINT_STATS(" Dropped By Target = %d",
  5502. pdev->stats.tx_i.sg.dropped_target);
  5503. DP_PRINT_STATS("TSO:");
  5504. DP_PRINT_STATS(" Number of Segments = %d",
  5505. pdev->stats.tx_i.tso.num_seg);
  5506. DP_PRINT_STATS(" Packets = %d",
  5507. pdev->stats.tx_i.tso.tso_pkt.num);
  5508. DP_PRINT_STATS(" Bytes = %llu",
  5509. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5510. DP_PRINT_STATS(" Dropped By Host = %d",
  5511. pdev->stats.tx_i.tso.dropped_host.num);
  5512. DP_PRINT_STATS("Mcast Enhancement:");
  5513. DP_PRINT_STATS(" Packets = %d",
  5514. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5515. DP_PRINT_STATS(" Bytes = %llu",
  5516. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5517. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5518. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5519. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5520. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5521. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5522. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5523. DP_PRINT_STATS(" Unicast sent = %d",
  5524. pdev->stats.tx_i.mcast_en.ucast);
  5525. DP_PRINT_STATS("Raw:");
  5526. DP_PRINT_STATS(" Packets = %d",
  5527. pdev->stats.tx_i.raw.raw_pkt.num);
  5528. DP_PRINT_STATS(" Bytes = %llu",
  5529. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5530. DP_PRINT_STATS(" DMA map error = %d",
  5531. pdev->stats.tx_i.raw.dma_map_error);
  5532. DP_PRINT_STATS("Reinjected:");
  5533. DP_PRINT_STATS(" Packets = %d",
  5534. pdev->stats.tx_i.reinject_pkts.num);
  5535. DP_PRINT_STATS(" Bytes = %llu\n",
  5536. pdev->stats.tx_i.reinject_pkts.bytes);
  5537. DP_PRINT_STATS("Inspected:");
  5538. DP_PRINT_STATS(" Packets = %d",
  5539. pdev->stats.tx_i.inspect_pkts.num);
  5540. DP_PRINT_STATS(" Bytes = %llu",
  5541. pdev->stats.tx_i.inspect_pkts.bytes);
  5542. DP_PRINT_STATS("Nawds Multicast:");
  5543. DP_PRINT_STATS(" Packets = %d",
  5544. pdev->stats.tx_i.nawds_mcast.num);
  5545. DP_PRINT_STATS(" Bytes = %llu",
  5546. pdev->stats.tx_i.nawds_mcast.bytes);
  5547. DP_PRINT_STATS("CCE Classified:");
  5548. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5549. pdev->stats.tx_i.cce_classified);
  5550. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5551. pdev->stats.tx_i.cce_classified_raw);
  5552. DP_PRINT_STATS("Mesh stats:");
  5553. DP_PRINT_STATS(" frames to firmware: %u",
  5554. pdev->stats.tx_i.mesh.exception_fw);
  5555. DP_PRINT_STATS(" completions from fw: %u",
  5556. pdev->stats.tx_i.mesh.completion_fw);
  5557. DP_PRINT_STATS("PPDU stats counter");
  5558. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5559. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5560. pdev->stats.ppdu_stats_counter[index]);
  5561. }
  5562. for (i = 0; i < CDP_WDI_NUM_EVENTS; i++) {
  5563. if (!pdev->stats.wdi_event[i])
  5564. DP_PRINT_STATS("Wdi msgs received from fw[%d]:%d",
  5565. i, pdev->stats.wdi_event[i]);
  5566. }
  5567. }
  5568. /**
  5569. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5570. * @pdev: DP_PDEV Handle
  5571. *
  5572. * Return: void
  5573. */
  5574. static inline void
  5575. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5576. {
  5577. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5578. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5579. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5580. pdev->stats.rx.rcvd_reo[0].num,
  5581. pdev->stats.rx.rcvd_reo[1].num,
  5582. pdev->stats.rx.rcvd_reo[2].num,
  5583. pdev->stats.rx.rcvd_reo[3].num);
  5584. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5585. pdev->stats.rx.rcvd_reo[0].bytes,
  5586. pdev->stats.rx.rcvd_reo[1].bytes,
  5587. pdev->stats.rx.rcvd_reo[2].bytes,
  5588. pdev->stats.rx.rcvd_reo[3].bytes);
  5589. DP_PRINT_STATS("Replenished:");
  5590. DP_PRINT_STATS(" Packets = %d",
  5591. pdev->stats.replenish.pkts.num);
  5592. DP_PRINT_STATS(" Bytes = %llu",
  5593. pdev->stats.replenish.pkts.bytes);
  5594. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5595. pdev->stats.buf_freelist);
  5596. DP_PRINT_STATS(" Low threshold intr = %d",
  5597. pdev->stats.replenish.low_thresh_intrs);
  5598. DP_PRINT_STATS("Dropped:");
  5599. DP_PRINT_STATS(" msdu_not_done = %d",
  5600. pdev->stats.dropped.msdu_not_done);
  5601. DP_PRINT_STATS(" mon_rx_drop = %d",
  5602. pdev->stats.dropped.mon_rx_drop);
  5603. DP_PRINT_STATS(" mec_drop = %d",
  5604. pdev->stats.rx.mec_drop.num);
  5605. DP_PRINT_STATS(" Bytes = %llu",
  5606. pdev->stats.rx.mec_drop.bytes);
  5607. DP_PRINT_STATS("Sent To Stack:");
  5608. DP_PRINT_STATS(" Packets = %d",
  5609. pdev->stats.rx.to_stack.num);
  5610. DP_PRINT_STATS(" Bytes = %llu",
  5611. pdev->stats.rx.to_stack.bytes);
  5612. DP_PRINT_STATS("Multicast/Broadcast:");
  5613. DP_PRINT_STATS(" Packets = %d",
  5614. pdev->stats.rx.multicast.num);
  5615. DP_PRINT_STATS(" Bytes = %llu",
  5616. pdev->stats.rx.multicast.bytes);
  5617. DP_PRINT_STATS("Errors:");
  5618. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5619. pdev->stats.replenish.rxdma_err);
  5620. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5621. pdev->stats.err.desc_alloc_fail);
  5622. DP_PRINT_STATS(" IP checksum error = %d",
  5623. pdev->stats.err.ip_csum_err);
  5624. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5625. pdev->stats.err.tcp_udp_csum_err);
  5626. /* Get bar_recv_cnt */
  5627. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5628. DP_PRINT_STATS("BAR Received Count: = %d",
  5629. pdev->stats.rx.bar_recv_cnt);
  5630. }
  5631. /**
  5632. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5633. * @pdev: DP_PDEV Handle
  5634. *
  5635. * Return: void
  5636. */
  5637. static inline void
  5638. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5639. {
  5640. struct cdp_pdev_mon_stats *rx_mon_stats;
  5641. rx_mon_stats = &pdev->rx_mon_stats;
  5642. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5643. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5644. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5645. rx_mon_stats->status_ppdu_done);
  5646. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5647. rx_mon_stats->dest_ppdu_done);
  5648. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5649. rx_mon_stats->dest_mpdu_done);
  5650. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5651. rx_mon_stats->dest_mpdu_drop);
  5652. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  5653. rx_mon_stats->dup_mon_linkdesc_cnt);
  5654. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  5655. rx_mon_stats->dup_mon_buf_cnt);
  5656. }
  5657. /**
  5658. * dp_print_soc_tx_stats(): Print SOC level stats
  5659. * @soc DP_SOC Handle
  5660. *
  5661. * Return: void
  5662. */
  5663. static inline void
  5664. dp_print_soc_tx_stats(struct dp_soc *soc)
  5665. {
  5666. uint8_t desc_pool_id;
  5667. soc->stats.tx.desc_in_use = 0;
  5668. DP_PRINT_STATS("SOC Tx Stats:\n");
  5669. for (desc_pool_id = 0;
  5670. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5671. desc_pool_id++)
  5672. soc->stats.tx.desc_in_use +=
  5673. soc->tx_desc[desc_pool_id].num_allocated;
  5674. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5675. soc->stats.tx.desc_in_use);
  5676. DP_PRINT_STATS("Tx Invalid peer:");
  5677. DP_PRINT_STATS(" Packets = %d",
  5678. soc->stats.tx.tx_invalid_peer.num);
  5679. DP_PRINT_STATS(" Bytes = %llu",
  5680. soc->stats.tx.tx_invalid_peer.bytes);
  5681. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5682. soc->stats.tx.tcl_ring_full[0],
  5683. soc->stats.tx.tcl_ring_full[1],
  5684. soc->stats.tx.tcl_ring_full[2]);
  5685. }
  5686. /**
  5687. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5688. * @soc: DP_SOC Handle
  5689. *
  5690. * Return:void
  5691. */
  5692. static inline void
  5693. dp_print_soc_rx_stats(struct dp_soc *soc)
  5694. {
  5695. uint32_t i;
  5696. char reo_error[DP_REO_ERR_LENGTH];
  5697. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5698. uint8_t index = 0;
  5699. DP_PRINT_STATS("No of AST Entries = %d", soc->num_ast_entries);
  5700. DP_PRINT_STATS("SOC Rx Stats:\n");
  5701. DP_PRINT_STATS("Fragmented packets: %u",
  5702. soc->stats.rx.rx_frags);
  5703. DP_PRINT_STATS("Reo reinjected packets: %u",
  5704. soc->stats.rx.reo_reinject);
  5705. DP_PRINT_STATS("Errors:\n");
  5706. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5707. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5708. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5709. DP_PRINT_STATS("Invalid RBM = %d",
  5710. soc->stats.rx.err.invalid_rbm);
  5711. DP_PRINT_STATS("Invalid Vdev = %d",
  5712. soc->stats.rx.err.invalid_vdev);
  5713. DP_PRINT_STATS("Invalid sa_idx or da_idx = %d",
  5714. soc->stats.rx.err.invalid_sa_da_idx);
  5715. DP_PRINT_STATS("Invalid Pdev = %d",
  5716. soc->stats.rx.err.invalid_pdev);
  5717. DP_PRINT_STATS("Invalid Peer = %d",
  5718. soc->stats.rx.err.rx_invalid_peer.num);
  5719. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5720. soc->stats.rx.err.hal_ring_access_fail);
  5721. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5722. DP_PRINT_STATS("RX frag wait: %d", soc->stats.rx.rx_frag_wait);
  5723. DP_PRINT_STATS("RX frag err: %d", soc->stats.rx.rx_frag_err);
  5724. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5725. DP_PRINT_STATS("RX DUP DESC: %d",
  5726. soc->stats.rx.err.hal_reo_dest_dup);
  5727. DP_PRINT_STATS("RX REL DUP DESC: %d",
  5728. soc->stats.rx.err.hal_wbm_rel_dup);
  5729. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5730. index += qdf_snprint(&rxdma_error[index],
  5731. DP_RXDMA_ERR_LENGTH - index,
  5732. " %d", soc->stats.rx.err.rxdma_error[i]);
  5733. }
  5734. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5735. rxdma_error);
  5736. index = 0;
  5737. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5738. index += qdf_snprint(&reo_error[index],
  5739. DP_REO_ERR_LENGTH - index,
  5740. " %d", soc->stats.rx.err.reo_error[i]);
  5741. }
  5742. DP_PRINT_STATS("REO Error(0-14):%s",
  5743. reo_error);
  5744. }
  5745. /**
  5746. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  5747. * @ring_type: Ring
  5748. *
  5749. * Return: char const pointer
  5750. */
  5751. static inline const
  5752. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  5753. {
  5754. switch (ring_type) {
  5755. case REO_DST:
  5756. return "Reo_dst";
  5757. case REO_EXCEPTION:
  5758. return "Reo_exception";
  5759. case REO_CMD:
  5760. return "Reo_cmd";
  5761. case REO_REINJECT:
  5762. return "Reo_reinject";
  5763. case REO_STATUS:
  5764. return "Reo_status";
  5765. case WBM2SW_RELEASE:
  5766. return "wbm2sw_release";
  5767. case TCL_DATA:
  5768. return "tcl_data";
  5769. case TCL_CMD:
  5770. return "tcl_cmd";
  5771. case TCL_STATUS:
  5772. return "tcl_status";
  5773. case SW2WBM_RELEASE:
  5774. return "sw2wbm_release";
  5775. case RXDMA_BUF:
  5776. return "Rxdma_buf";
  5777. case RXDMA_DST:
  5778. return "Rxdma_dst";
  5779. case RXDMA_MONITOR_BUF:
  5780. return "Rxdma_monitor_buf";
  5781. case RXDMA_MONITOR_DESC:
  5782. return "Rxdma_monitor_desc";
  5783. case RXDMA_MONITOR_STATUS:
  5784. return "Rxdma_monitor_status";
  5785. default:
  5786. dp_err("Invalid ring type");
  5787. break;
  5788. }
  5789. return "Invalid";
  5790. }
  5791. /**
  5792. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5793. * @soc: DP_SOC handle
  5794. * @srng: DP_SRNG handle
  5795. * @ring_name: SRNG name
  5796. * @ring_type: srng src/dst ring
  5797. *
  5798. * Return: void
  5799. */
  5800. static void
  5801. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5802. enum hal_ring_type ring_type)
  5803. {
  5804. uint32_t tailp;
  5805. uint32_t headp;
  5806. int32_t hw_headp = -1;
  5807. int32_t hw_tailp = -1;
  5808. const char *ring_name;
  5809. struct hal_soc *hal_soc;
  5810. if (soc && srng && srng->hal_srng) {
  5811. hal_soc = (struct hal_soc *)soc->hal_soc;
  5812. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  5813. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5814. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  5815. ring_name, headp, tailp);
  5816. hal_get_hw_hptp(soc->hal_soc, srng->hal_srng, &hw_headp,
  5817. &hw_tailp, ring_type);
  5818. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  5819. ring_name, hw_headp, hw_tailp);
  5820. }
  5821. }
  5822. /**
  5823. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  5824. * on target
  5825. * @pdev: physical device handle
  5826. * @mac_id: mac id
  5827. *
  5828. * Return: void
  5829. */
  5830. static inline
  5831. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  5832. {
  5833. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  5834. dp_print_ring_stat_from_hal(pdev->soc,
  5835. &pdev->rxdma_mon_buf_ring[mac_id],
  5836. RXDMA_MONITOR_BUF);
  5837. dp_print_ring_stat_from_hal(pdev->soc,
  5838. &pdev->rxdma_mon_dst_ring[mac_id],
  5839. RXDMA_MONITOR_DST);
  5840. dp_print_ring_stat_from_hal(pdev->soc,
  5841. &pdev->rxdma_mon_desc_ring[mac_id],
  5842. RXDMA_MONITOR_DESC);
  5843. }
  5844. dp_print_ring_stat_from_hal(pdev->soc,
  5845. &pdev->rxdma_mon_status_ring[mac_id],
  5846. RXDMA_MONITOR_STATUS);
  5847. }
  5848. /**
  5849. * dp_print_ring_stats(): Print tail and head pointer
  5850. * @pdev: DP_PDEV handle
  5851. *
  5852. * Return:void
  5853. */
  5854. static inline void
  5855. dp_print_ring_stats(struct dp_pdev *pdev)
  5856. {
  5857. uint32_t i;
  5858. int mac_id;
  5859. dp_print_ring_stat_from_hal(pdev->soc,
  5860. &pdev->soc->reo_exception_ring,
  5861. REO_EXCEPTION);
  5862. dp_print_ring_stat_from_hal(pdev->soc,
  5863. &pdev->soc->reo_reinject_ring,
  5864. REO_REINJECT);
  5865. dp_print_ring_stat_from_hal(pdev->soc,
  5866. &pdev->soc->reo_cmd_ring,
  5867. REO_CMD);
  5868. dp_print_ring_stat_from_hal(pdev->soc,
  5869. &pdev->soc->reo_status_ring,
  5870. REO_STATUS);
  5871. dp_print_ring_stat_from_hal(pdev->soc,
  5872. &pdev->soc->rx_rel_ring,
  5873. WBM2SW_RELEASE);
  5874. dp_print_ring_stat_from_hal(pdev->soc,
  5875. &pdev->soc->tcl_cmd_ring,
  5876. TCL_CMD);
  5877. dp_print_ring_stat_from_hal(pdev->soc,
  5878. &pdev->soc->tcl_status_ring,
  5879. TCL_STATUS);
  5880. dp_print_ring_stat_from_hal(pdev->soc,
  5881. &pdev->soc->wbm_desc_rel_ring,
  5882. SW2WBM_RELEASE);
  5883. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  5884. dp_print_ring_stat_from_hal(pdev->soc,
  5885. &pdev->soc->reo_dest_ring[i],
  5886. REO_DST);
  5887. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  5888. dp_print_ring_stat_from_hal(pdev->soc,
  5889. &pdev->soc->tcl_data_ring[i],
  5890. TCL_DATA);
  5891. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  5892. dp_print_ring_stat_from_hal(pdev->soc,
  5893. &pdev->soc->tx_comp_ring[i],
  5894. WBM2SW_RELEASE);
  5895. dp_print_ring_stat_from_hal(pdev->soc,
  5896. &pdev->rx_refill_buf_ring,
  5897. RXDMA_BUF);
  5898. dp_print_ring_stat_from_hal(pdev->soc,
  5899. &pdev->rx_refill_buf_ring2,
  5900. RXDMA_BUF);
  5901. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  5902. dp_print_ring_stat_from_hal(pdev->soc,
  5903. &pdev->rx_mac_buf_ring[i],
  5904. RXDMA_BUF);
  5905. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  5906. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  5907. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  5908. dp_print_ring_stat_from_hal(pdev->soc,
  5909. &pdev->rxdma_err_dst_ring[i],
  5910. RXDMA_DST);
  5911. }
  5912. /**
  5913. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5914. * @vdev: DP_VDEV handle
  5915. *
  5916. * Return:void
  5917. */
  5918. static inline void
  5919. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5920. {
  5921. struct dp_peer *peer = NULL;
  5922. if (!vdev || !vdev->pdev)
  5923. return;
  5924. DP_STATS_CLR(vdev->pdev);
  5925. DP_STATS_CLR(vdev->pdev->soc);
  5926. DP_STATS_CLR(vdev);
  5927. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5928. if (!peer)
  5929. return;
  5930. DP_STATS_CLR(peer);
  5931. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5932. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5933. &peer->stats, peer->peer_ids[0],
  5934. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  5935. #endif
  5936. }
  5937. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5938. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5939. &vdev->stats, vdev->vdev_id,
  5940. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5941. #endif
  5942. }
  5943. /**
  5944. * dp_print_common_rates_info(): Print common rate for tx or rx
  5945. * @pkt_type_array: rate type array contains rate info
  5946. *
  5947. * Return:void
  5948. */
  5949. static inline void
  5950. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5951. {
  5952. uint8_t mcs, pkt_type;
  5953. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5954. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5955. if (!dp_rate_string[pkt_type][mcs].valid)
  5956. continue;
  5957. DP_PRINT_STATS(" %s = %d",
  5958. dp_rate_string[pkt_type][mcs].mcs_type,
  5959. pkt_type_array[pkt_type].mcs_count[mcs]);
  5960. }
  5961. DP_PRINT_STATS("\n");
  5962. }
  5963. }
  5964. /**
  5965. * dp_print_rx_rates(): Print Rx rate stats
  5966. * @vdev: DP_VDEV handle
  5967. *
  5968. * Return:void
  5969. */
  5970. static inline void
  5971. dp_print_rx_rates(struct dp_vdev *vdev)
  5972. {
  5973. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5974. uint8_t i;
  5975. uint8_t index = 0;
  5976. char nss[DP_NSS_LENGTH];
  5977. DP_PRINT_STATS("Rx Rate Info:\n");
  5978. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5979. index = 0;
  5980. for (i = 0; i < SS_COUNT; i++) {
  5981. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5982. " %d", pdev->stats.rx.nss[i]);
  5983. }
  5984. DP_PRINT_STATS("NSS(1-8) = %s",
  5985. nss);
  5986. DP_PRINT_STATS("SGI ="
  5987. " 0.8us %d,"
  5988. " 0.4us %d,"
  5989. " 1.6us %d,"
  5990. " 3.2us %d,",
  5991. pdev->stats.rx.sgi_count[0],
  5992. pdev->stats.rx.sgi_count[1],
  5993. pdev->stats.rx.sgi_count[2],
  5994. pdev->stats.rx.sgi_count[3]);
  5995. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5996. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5997. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5998. DP_PRINT_STATS("Reception Type ="
  5999. " SU: %d,"
  6000. " MU_MIMO:%d,"
  6001. " MU_OFDMA:%d,"
  6002. " MU_OFDMA_MIMO:%d\n",
  6003. pdev->stats.rx.reception_type[0],
  6004. pdev->stats.rx.reception_type[1],
  6005. pdev->stats.rx.reception_type[2],
  6006. pdev->stats.rx.reception_type[3]);
  6007. DP_PRINT_STATS("Aggregation:\n");
  6008. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  6009. pdev->stats.rx.ampdu_cnt);
  6010. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  6011. pdev->stats.rx.non_ampdu_cnt);
  6012. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  6013. pdev->stats.rx.amsdu_cnt);
  6014. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  6015. pdev->stats.rx.non_amsdu_cnt);
  6016. }
  6017. /**
  6018. * dp_print_tx_rates(): Print tx rates
  6019. * @vdev: DP_VDEV handle
  6020. *
  6021. * Return:void
  6022. */
  6023. static inline void
  6024. dp_print_tx_rates(struct dp_vdev *vdev)
  6025. {
  6026. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6027. uint8_t index;
  6028. char nss[DP_NSS_LENGTH];
  6029. int nss_index;
  6030. DP_PRINT_STATS("Tx Rate Info:\n");
  6031. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  6032. DP_PRINT_STATS("SGI ="
  6033. " 0.8us %d"
  6034. " 0.4us %d"
  6035. " 1.6us %d"
  6036. " 3.2us %d",
  6037. pdev->stats.tx.sgi_count[0],
  6038. pdev->stats.tx.sgi_count[1],
  6039. pdev->stats.tx.sgi_count[2],
  6040. pdev->stats.tx.sgi_count[3]);
  6041. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  6042. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  6043. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  6044. index = 0;
  6045. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  6046. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6047. " %d", pdev->stats.tx.nss[nss_index]);
  6048. }
  6049. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  6050. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  6051. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  6052. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  6053. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  6054. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  6055. DP_PRINT_STATS("Aggregation:\n");
  6056. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  6057. pdev->stats.tx.amsdu_cnt);
  6058. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  6059. pdev->stats.tx.non_amsdu_cnt);
  6060. }
  6061. /**
  6062. * dp_print_peer_stats():print peer stats
  6063. * @peer: DP_PEER handle
  6064. *
  6065. * return void
  6066. */
  6067. static inline void dp_print_peer_stats(struct dp_peer *peer)
  6068. {
  6069. uint8_t i;
  6070. uint32_t index;
  6071. uint32_t j;
  6072. char nss[DP_NSS_LENGTH];
  6073. char mu_group_id[DP_MU_GROUP_LENGTH];
  6074. DP_PRINT_STATS("Node Tx Stats:\n");
  6075. DP_PRINT_STATS("Total Packet Completions = %d",
  6076. peer->stats.tx.comp_pkt.num);
  6077. DP_PRINT_STATS("Total Bytes Completions = %llu",
  6078. peer->stats.tx.comp_pkt.bytes);
  6079. DP_PRINT_STATS("Success Packets = %d",
  6080. peer->stats.tx.tx_success.num);
  6081. DP_PRINT_STATS("Success Bytes = %llu",
  6082. peer->stats.tx.tx_success.bytes);
  6083. DP_PRINT_STATS("Unicast Success Packets = %d",
  6084. peer->stats.tx.ucast.num);
  6085. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  6086. peer->stats.tx.ucast.bytes);
  6087. DP_PRINT_STATS("Multicast Success Packets = %d",
  6088. peer->stats.tx.mcast.num);
  6089. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  6090. peer->stats.tx.mcast.bytes);
  6091. DP_PRINT_STATS("Broadcast Success Packets = %d",
  6092. peer->stats.tx.bcast.num);
  6093. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  6094. peer->stats.tx.bcast.bytes);
  6095. DP_PRINT_STATS("Packets Failed = %d",
  6096. peer->stats.tx.tx_failed);
  6097. DP_PRINT_STATS("Packets In OFDMA = %d",
  6098. peer->stats.tx.ofdma);
  6099. DP_PRINT_STATS("Packets In STBC = %d",
  6100. peer->stats.tx.stbc);
  6101. DP_PRINT_STATS("Packets In LDPC = %d",
  6102. peer->stats.tx.ldpc);
  6103. DP_PRINT_STATS("Packet Retries = %d",
  6104. peer->stats.tx.retries);
  6105. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  6106. peer->stats.tx.amsdu_cnt);
  6107. DP_PRINT_STATS("Last Packet RSSI = %d",
  6108. peer->stats.tx.last_ack_rssi);
  6109. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  6110. peer->stats.tx.dropped.fw_rem.num);
  6111. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  6112. peer->stats.tx.dropped.fw_rem.bytes);
  6113. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  6114. peer->stats.tx.dropped.fw_rem_tx);
  6115. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  6116. peer->stats.tx.dropped.fw_rem_notx);
  6117. DP_PRINT_STATS("Dropped : Age Out = %d",
  6118. peer->stats.tx.dropped.age_out);
  6119. DP_PRINT_STATS("NAWDS : ");
  6120. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  6121. peer->stats.tx.nawds_mcast_drop);
  6122. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  6123. peer->stats.tx.nawds_mcast.num);
  6124. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  6125. peer->stats.tx.nawds_mcast.bytes);
  6126. DP_PRINT_STATS("Rate Info:");
  6127. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  6128. DP_PRINT_STATS("SGI = "
  6129. " 0.8us %d"
  6130. " 0.4us %d"
  6131. " 1.6us %d"
  6132. " 3.2us %d",
  6133. peer->stats.tx.sgi_count[0],
  6134. peer->stats.tx.sgi_count[1],
  6135. peer->stats.tx.sgi_count[2],
  6136. peer->stats.tx.sgi_count[3]);
  6137. DP_PRINT_STATS("Excess Retries per AC ");
  6138. DP_PRINT_STATS(" Best effort = %d",
  6139. peer->stats.tx.excess_retries_per_ac[0]);
  6140. DP_PRINT_STATS(" Background= %d",
  6141. peer->stats.tx.excess_retries_per_ac[1]);
  6142. DP_PRINT_STATS(" Video = %d",
  6143. peer->stats.tx.excess_retries_per_ac[2]);
  6144. DP_PRINT_STATS(" Voice = %d",
  6145. peer->stats.tx.excess_retries_per_ac[3]);
  6146. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  6147. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  6148. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  6149. index = 0;
  6150. for (i = 0; i < SS_COUNT; i++) {
  6151. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6152. " %d", peer->stats.tx.nss[i]);
  6153. }
  6154. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  6155. DP_PRINT_STATS("Transmit Type :");
  6156. DP_PRINT_STATS("SU %d, MU_MIMO %d, MU_OFDMA %d, MU_MIMO_OFDMA %d",
  6157. peer->stats.tx.transmit_type[0],
  6158. peer->stats.tx.transmit_type[1],
  6159. peer->stats.tx.transmit_type[2],
  6160. peer->stats.tx.transmit_type[3]);
  6161. for (i = 0; i < MAX_MU_GROUP_ID;) {
  6162. index = 0;
  6163. for (j = 0; j < DP_MU_GROUP_SHOW && i < MAX_MU_GROUP_ID;
  6164. j++) {
  6165. index += qdf_snprint(&mu_group_id[index],
  6166. DP_MU_GROUP_LENGTH - index,
  6167. " %d",
  6168. peer->stats.tx.mu_group_id[i]);
  6169. i++;
  6170. }
  6171. DP_PRINT_STATS("User position list for GID %02d->%d: [%s]",
  6172. i - DP_MU_GROUP_SHOW, i - 1, mu_group_id);
  6173. }
  6174. DP_PRINT_STATS("Last Packet RU index [%d], Size [%d]",
  6175. peer->stats.tx.ru_start, peer->stats.tx.ru_tones);
  6176. DP_PRINT_STATS("RU Locations RU[26 52 106 242 484 996]:");
  6177. DP_PRINT_STATS("RU_26: %d", peer->stats.tx.ru_loc[0]);
  6178. DP_PRINT_STATS("RU 52: %d", peer->stats.tx.ru_loc[1]);
  6179. DP_PRINT_STATS("RU 106: %d", peer->stats.tx.ru_loc[2]);
  6180. DP_PRINT_STATS("RU 242: %d", peer->stats.tx.ru_loc[3]);
  6181. DP_PRINT_STATS("RU 484: %d", peer->stats.tx.ru_loc[4]);
  6182. DP_PRINT_STATS("RU 996: %d", peer->stats.tx.ru_loc[5]);
  6183. DP_PRINT_STATS("Aggregation:");
  6184. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  6185. peer->stats.tx.amsdu_cnt);
  6186. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  6187. peer->stats.tx.non_amsdu_cnt);
  6188. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  6189. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  6190. peer->stats.tx.tx_byte_rate);
  6191. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  6192. peer->stats.tx.tx_data_rate);
  6193. DP_PRINT_STATS("Node Rx Stats:");
  6194. DP_PRINT_STATS("Packets Sent To Stack = %d",
  6195. peer->stats.rx.to_stack.num);
  6196. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  6197. peer->stats.rx.to_stack.bytes);
  6198. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  6199. DP_PRINT_STATS("Ring Id = %d", i);
  6200. DP_PRINT_STATS(" Packets Received = %d",
  6201. peer->stats.rx.rcvd_reo[i].num);
  6202. DP_PRINT_STATS(" Bytes Received = %llu",
  6203. peer->stats.rx.rcvd_reo[i].bytes);
  6204. }
  6205. DP_PRINT_STATS("Multicast Packets Received = %d",
  6206. peer->stats.rx.multicast.num);
  6207. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  6208. peer->stats.rx.multicast.bytes);
  6209. DP_PRINT_STATS("Broadcast Packets Received = %d",
  6210. peer->stats.rx.bcast.num);
  6211. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  6212. peer->stats.rx.bcast.bytes);
  6213. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  6214. peer->stats.rx.intra_bss.pkts.num);
  6215. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  6216. peer->stats.rx.intra_bss.pkts.bytes);
  6217. DP_PRINT_STATS("Raw Packets Received = %d",
  6218. peer->stats.rx.raw.num);
  6219. DP_PRINT_STATS("Raw Bytes Received = %llu",
  6220. peer->stats.rx.raw.bytes);
  6221. DP_PRINT_STATS("Errors: MIC Errors = %d",
  6222. peer->stats.rx.err.mic_err);
  6223. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  6224. peer->stats.rx.err.decrypt_err);
  6225. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  6226. peer->stats.rx.non_ampdu_cnt);
  6227. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  6228. peer->stats.rx.ampdu_cnt);
  6229. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  6230. peer->stats.rx.non_amsdu_cnt);
  6231. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  6232. peer->stats.rx.amsdu_cnt);
  6233. DP_PRINT_STATS("NAWDS : ");
  6234. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  6235. peer->stats.rx.nawds_mcast_drop);
  6236. DP_PRINT_STATS("SGI ="
  6237. " 0.8us %d"
  6238. " 0.4us %d"
  6239. " 1.6us %d"
  6240. " 3.2us %d",
  6241. peer->stats.rx.sgi_count[0],
  6242. peer->stats.rx.sgi_count[1],
  6243. peer->stats.rx.sgi_count[2],
  6244. peer->stats.rx.sgi_count[3]);
  6245. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  6246. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  6247. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  6248. DP_PRINT_STATS("Reception Type ="
  6249. " SU %d,"
  6250. " MU_MIMO %d,"
  6251. " MU_OFDMA %d,"
  6252. " MU_OFDMA_MIMO %d",
  6253. peer->stats.rx.reception_type[0],
  6254. peer->stats.rx.reception_type[1],
  6255. peer->stats.rx.reception_type[2],
  6256. peer->stats.rx.reception_type[3]);
  6257. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  6258. index = 0;
  6259. for (i = 0; i < SS_COUNT; i++) {
  6260. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6261. " %d", peer->stats.rx.nss[i]);
  6262. }
  6263. DP_PRINT_STATS("NSS(1-8) = %s",
  6264. nss);
  6265. DP_PRINT_STATS("Aggregation:");
  6266. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  6267. peer->stats.rx.ampdu_cnt);
  6268. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  6269. peer->stats.rx.non_ampdu_cnt);
  6270. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  6271. peer->stats.rx.amsdu_cnt);
  6272. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  6273. peer->stats.rx.non_amsdu_cnt);
  6274. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  6275. DP_PRINT_STATS(" Bytes received in last sec: %d",
  6276. peer->stats.rx.rx_byte_rate);
  6277. DP_PRINT_STATS(" Data received in last sec: %d",
  6278. peer->stats.rx.rx_data_rate);
  6279. }
  6280. /*
  6281. * dp_get_host_peer_stats()- function to print peer stats
  6282. * @pdev_handle: DP_PDEV handle
  6283. * @mac_addr: mac address of the peer
  6284. *
  6285. * Return: void
  6286. */
  6287. static void
  6288. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  6289. {
  6290. struct dp_peer *peer;
  6291. uint8_t local_id;
  6292. if (!mac_addr) {
  6293. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6294. "Invalid MAC address\n");
  6295. return;
  6296. }
  6297. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  6298. &local_id);
  6299. if (!peer) {
  6300. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6301. "%s: Invalid peer\n", __func__);
  6302. return;
  6303. }
  6304. /* Making sure the peer is for the specific pdev */
  6305. if ((struct dp_pdev *)pdev_handle != peer->vdev->pdev) {
  6306. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6307. "%s: Peer is not for this pdev\n", __func__);
  6308. return;
  6309. }
  6310. dp_print_peer_stats(peer);
  6311. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  6312. }
  6313. /**
  6314. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  6315. * @soc_handle: Soc handle
  6316. *
  6317. * Return: void
  6318. */
  6319. static void
  6320. dp_print_soc_cfg_params(struct dp_soc *soc)
  6321. {
  6322. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  6323. uint8_t index = 0, i = 0;
  6324. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  6325. int num_of_int_contexts;
  6326. if (!soc) {
  6327. dp_err("Context is null");
  6328. return;
  6329. }
  6330. soc_cfg_ctx = soc->wlan_cfg_ctx;
  6331. if (!soc_cfg_ctx) {
  6332. dp_err("Context is null");
  6333. return;
  6334. }
  6335. num_of_int_contexts =
  6336. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  6337. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  6338. soc_cfg_ctx->num_int_ctxts);
  6339. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  6340. soc_cfg_ctx->max_clients);
  6341. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  6342. soc_cfg_ctx->max_alloc_size);
  6343. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  6344. soc_cfg_ctx->per_pdev_tx_ring);
  6345. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  6346. soc_cfg_ctx->num_tcl_data_rings);
  6347. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  6348. soc_cfg_ctx->per_pdev_rx_ring);
  6349. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  6350. soc_cfg_ctx->per_pdev_lmac_ring);
  6351. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  6352. soc_cfg_ctx->num_reo_dest_rings);
  6353. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  6354. soc_cfg_ctx->num_tx_desc_pool);
  6355. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  6356. soc_cfg_ctx->num_tx_ext_desc_pool);
  6357. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  6358. soc_cfg_ctx->num_tx_desc);
  6359. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  6360. soc_cfg_ctx->num_tx_ext_desc);
  6361. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  6362. soc_cfg_ctx->htt_packet_type);
  6363. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  6364. soc_cfg_ctx->max_peer_id);
  6365. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  6366. soc_cfg_ctx->tx_ring_size);
  6367. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  6368. soc_cfg_ctx->tx_comp_ring_size);
  6369. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  6370. soc_cfg_ctx->tx_comp_ring_size_nss);
  6371. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  6372. soc_cfg_ctx->int_batch_threshold_tx);
  6373. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  6374. soc_cfg_ctx->int_timer_threshold_tx);
  6375. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  6376. soc_cfg_ctx->int_batch_threshold_rx);
  6377. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  6378. soc_cfg_ctx->int_timer_threshold_rx);
  6379. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  6380. soc_cfg_ctx->int_batch_threshold_other);
  6381. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  6382. soc_cfg_ctx->int_timer_threshold_other);
  6383. for (i = 0; i < num_of_int_contexts; i++) {
  6384. index += qdf_snprint(&ring_mask[index],
  6385. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6386. " %d",
  6387. soc_cfg_ctx->int_tx_ring_mask[i]);
  6388. }
  6389. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  6390. num_of_int_contexts, ring_mask);
  6391. index = 0;
  6392. for (i = 0; i < num_of_int_contexts; i++) {
  6393. index += qdf_snprint(&ring_mask[index],
  6394. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6395. " %d",
  6396. soc_cfg_ctx->int_rx_ring_mask[i]);
  6397. }
  6398. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  6399. num_of_int_contexts, ring_mask);
  6400. index = 0;
  6401. for (i = 0; i < num_of_int_contexts; i++) {
  6402. index += qdf_snprint(&ring_mask[index],
  6403. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6404. " %d",
  6405. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  6406. }
  6407. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  6408. num_of_int_contexts, ring_mask);
  6409. index = 0;
  6410. for (i = 0; i < num_of_int_contexts; i++) {
  6411. index += qdf_snprint(&ring_mask[index],
  6412. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6413. " %d",
  6414. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  6415. }
  6416. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  6417. num_of_int_contexts, ring_mask);
  6418. index = 0;
  6419. for (i = 0; i < num_of_int_contexts; i++) {
  6420. index += qdf_snprint(&ring_mask[index],
  6421. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6422. " %d",
  6423. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  6424. }
  6425. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  6426. num_of_int_contexts, ring_mask);
  6427. index = 0;
  6428. for (i = 0; i < num_of_int_contexts; i++) {
  6429. index += qdf_snprint(&ring_mask[index],
  6430. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6431. " %d",
  6432. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  6433. }
  6434. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  6435. num_of_int_contexts, ring_mask);
  6436. index = 0;
  6437. for (i = 0; i < num_of_int_contexts; i++) {
  6438. index += qdf_snprint(&ring_mask[index],
  6439. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6440. " %d",
  6441. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  6442. }
  6443. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  6444. num_of_int_contexts, ring_mask);
  6445. index = 0;
  6446. for (i = 0; i < num_of_int_contexts; i++) {
  6447. index += qdf_snprint(&ring_mask[index],
  6448. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6449. " %d",
  6450. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  6451. }
  6452. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  6453. num_of_int_contexts, ring_mask);
  6454. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  6455. soc_cfg_ctx->rx_hash);
  6456. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  6457. soc_cfg_ctx->tso_enabled);
  6458. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  6459. soc_cfg_ctx->lro_enabled);
  6460. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  6461. soc_cfg_ctx->sg_enabled);
  6462. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  6463. soc_cfg_ctx->gro_enabled);
  6464. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  6465. soc_cfg_ctx->rawmode_enabled);
  6466. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  6467. soc_cfg_ctx->peer_flow_ctrl_enabled);
  6468. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  6469. soc_cfg_ctx->napi_enabled);
  6470. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  6471. soc_cfg_ctx->tcp_udp_checksumoffload);
  6472. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  6473. soc_cfg_ctx->defrag_timeout_check);
  6474. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  6475. soc_cfg_ctx->rx_defrag_min_timeout);
  6476. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  6477. soc_cfg_ctx->wbm_release_ring);
  6478. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  6479. soc_cfg_ctx->tcl_cmd_ring);
  6480. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  6481. soc_cfg_ctx->tcl_status_ring);
  6482. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  6483. soc_cfg_ctx->reo_reinject_ring);
  6484. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  6485. soc_cfg_ctx->rx_release_ring);
  6486. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  6487. soc_cfg_ctx->reo_exception_ring);
  6488. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  6489. soc_cfg_ctx->reo_cmd_ring);
  6490. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  6491. soc_cfg_ctx->reo_status_ring);
  6492. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  6493. soc_cfg_ctx->rxdma_refill_ring);
  6494. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  6495. soc_cfg_ctx->rxdma_err_dst_ring);
  6496. }
  6497. /**
  6498. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  6499. * @pdev_handle: DP pdev handle
  6500. *
  6501. * Return - void
  6502. */
  6503. static void
  6504. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  6505. {
  6506. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  6507. if (!pdev) {
  6508. dp_err("Context is null");
  6509. return;
  6510. }
  6511. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  6512. if (!pdev_cfg_ctx) {
  6513. dp_err("Context is null");
  6514. return;
  6515. }
  6516. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  6517. pdev_cfg_ctx->rx_dma_buf_ring_size);
  6518. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  6519. pdev_cfg_ctx->dma_mon_buf_ring_size);
  6520. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  6521. pdev_cfg_ctx->dma_mon_dest_ring_size);
  6522. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  6523. pdev_cfg_ctx->dma_mon_status_ring_size);
  6524. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  6525. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  6526. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  6527. pdev_cfg_ctx->num_mac_rings);
  6528. }
  6529. /**
  6530. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6531. *
  6532. * Return: None
  6533. */
  6534. static void dp_txrx_stats_help(void)
  6535. {
  6536. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6537. dp_info("stats_option:");
  6538. dp_info(" 1 -- HTT Tx Statistics");
  6539. dp_info(" 2 -- HTT Rx Statistics");
  6540. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6541. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6542. dp_info(" 5 -- HTT Error Statistics");
  6543. dp_info(" 6 -- HTT TQM Statistics");
  6544. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6545. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6546. dp_info(" 9 -- HTT Tx Rate Statistics");
  6547. dp_info(" 10 -- HTT Rx Rate Statistics");
  6548. dp_info(" 11 -- HTT Peer Statistics");
  6549. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6550. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6551. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6552. dp_info(" 15 -- HTT SRNG Statistics");
  6553. dp_info(" 16 -- HTT SFM Info Statistics");
  6554. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6555. dp_info(" 18 -- HTT Peer List Details");
  6556. dp_info(" 20 -- Clear Host Statistics");
  6557. dp_info(" 21 -- Host Rx Rate Statistics");
  6558. dp_info(" 22 -- Host Tx Rate Statistics");
  6559. dp_info(" 23 -- Host Tx Statistics");
  6560. dp_info(" 24 -- Host Rx Statistics");
  6561. dp_info(" 25 -- Host AST Statistics");
  6562. dp_info(" 26 -- Host SRNG PTR Statistics");
  6563. dp_info(" 27 -- Host Mon Statistics");
  6564. dp_info(" 28 -- Host REO Queue Statistics");
  6565. dp_info(" 29 -- Host Soc cfg param Statistics");
  6566. dp_info(" 30 -- Host pdev cfg param Statistics");
  6567. }
  6568. /**
  6569. * dp_print_host_stats()- Function to print the stats aggregated at host
  6570. * @vdev_handle: DP_VDEV handle
  6571. * @type: host stats type
  6572. *
  6573. * Return: 0 on success, print error message in case of failure
  6574. */
  6575. static int
  6576. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6577. struct cdp_txrx_stats_req *req)
  6578. {
  6579. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6580. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6581. enum cdp_host_txrx_stats type =
  6582. dp_stats_mapping_table[req->stats][STATS_HOST];
  6583. dp_aggregate_pdev_stats(pdev);
  6584. switch (type) {
  6585. case TXRX_CLEAR_STATS:
  6586. dp_txrx_host_stats_clr(vdev);
  6587. break;
  6588. case TXRX_RX_RATE_STATS:
  6589. dp_print_rx_rates(vdev);
  6590. break;
  6591. case TXRX_TX_RATE_STATS:
  6592. dp_print_tx_rates(vdev);
  6593. break;
  6594. case TXRX_TX_HOST_STATS:
  6595. dp_print_pdev_tx_stats(pdev);
  6596. dp_print_soc_tx_stats(pdev->soc);
  6597. break;
  6598. case TXRX_RX_HOST_STATS:
  6599. dp_print_pdev_rx_stats(pdev);
  6600. dp_print_soc_rx_stats(pdev->soc);
  6601. break;
  6602. case TXRX_AST_STATS:
  6603. dp_print_ast_stats(pdev->soc);
  6604. dp_print_peer_table(vdev);
  6605. break;
  6606. case TXRX_SRNG_PTR_STATS:
  6607. dp_print_ring_stats(pdev);
  6608. break;
  6609. case TXRX_RX_MON_STATS:
  6610. dp_print_pdev_rx_mon_stats(pdev);
  6611. break;
  6612. case TXRX_REO_QUEUE_STATS:
  6613. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6614. break;
  6615. case TXRX_SOC_CFG_PARAMS:
  6616. dp_print_soc_cfg_params(pdev->soc);
  6617. break;
  6618. case TXRX_PDEV_CFG_PARAMS:
  6619. dp_print_pdev_cfg_params(pdev);
  6620. break;
  6621. default:
  6622. dp_info("Wrong Input For TxRx Host Stats");
  6623. dp_txrx_stats_help();
  6624. break;
  6625. }
  6626. return 0;
  6627. }
  6628. /*
  6629. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6630. * @pdev: DP_PDEV handle
  6631. *
  6632. * Return: void
  6633. */
  6634. static void
  6635. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6636. {
  6637. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6638. int mac_id;
  6639. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  6640. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6641. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6642. pdev->pdev_id);
  6643. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6644. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6645. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6646. }
  6647. }
  6648. /*
  6649. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6650. * @pdev: DP_PDEV handle
  6651. *
  6652. * Return: void
  6653. */
  6654. static void
  6655. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6656. {
  6657. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6658. int mac_id;
  6659. htt_tlv_filter.mpdu_start = 1;
  6660. htt_tlv_filter.msdu_start = 0;
  6661. htt_tlv_filter.packet = 0;
  6662. htt_tlv_filter.msdu_end = 0;
  6663. htt_tlv_filter.mpdu_end = 0;
  6664. htt_tlv_filter.attention = 0;
  6665. htt_tlv_filter.ppdu_start = 1;
  6666. htt_tlv_filter.ppdu_end = 1;
  6667. htt_tlv_filter.ppdu_end_user_stats = 1;
  6668. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6669. htt_tlv_filter.ppdu_end_status_done = 1;
  6670. htt_tlv_filter.enable_fp = 1;
  6671. htt_tlv_filter.enable_md = 0;
  6672. if (pdev->neighbour_peers_added &&
  6673. pdev->soc->hw_nac_monitor_support) {
  6674. htt_tlv_filter.enable_md = 1;
  6675. htt_tlv_filter.packet_header = 1;
  6676. }
  6677. if (pdev->mcopy_mode) {
  6678. htt_tlv_filter.packet_header = 1;
  6679. htt_tlv_filter.enable_mo = 1;
  6680. }
  6681. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6682. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6683. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6684. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6685. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6686. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6687. if (pdev->neighbour_peers_added &&
  6688. pdev->soc->hw_nac_monitor_support)
  6689. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6690. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6691. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6692. pdev->pdev_id);
  6693. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6694. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6695. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6696. }
  6697. }
  6698. /*
  6699. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6700. * modes are enabled or not.
  6701. * @dp_pdev: dp pdev handle.
  6702. *
  6703. * Return: bool
  6704. */
  6705. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6706. {
  6707. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6708. !pdev->mcopy_mode)
  6709. return true;
  6710. else
  6711. return false;
  6712. }
  6713. /*
  6714. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6715. *@pdev_handle: DP_PDEV handle.
  6716. *@val: Provided value.
  6717. *
  6718. *Return: 0 for success. nonzero for failure.
  6719. */
  6720. static QDF_STATUS
  6721. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6722. {
  6723. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6724. switch (val) {
  6725. case CDP_BPR_DISABLE:
  6726. pdev->bpr_enable = CDP_BPR_DISABLE;
  6727. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6728. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6729. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6730. } else if (pdev->enhanced_stats_en &&
  6731. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6732. !pdev->pktlog_ppdu_stats) {
  6733. dp_h2t_cfg_stats_msg_send(pdev,
  6734. DP_PPDU_STATS_CFG_ENH_STATS,
  6735. pdev->pdev_id);
  6736. }
  6737. break;
  6738. case CDP_BPR_ENABLE:
  6739. pdev->bpr_enable = CDP_BPR_ENABLE;
  6740. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6741. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6742. dp_h2t_cfg_stats_msg_send(pdev,
  6743. DP_PPDU_STATS_CFG_BPR,
  6744. pdev->pdev_id);
  6745. } else if (pdev->enhanced_stats_en &&
  6746. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6747. !pdev->pktlog_ppdu_stats) {
  6748. dp_h2t_cfg_stats_msg_send(pdev,
  6749. DP_PPDU_STATS_CFG_BPR_ENH,
  6750. pdev->pdev_id);
  6751. } else if (pdev->pktlog_ppdu_stats) {
  6752. dp_h2t_cfg_stats_msg_send(pdev,
  6753. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6754. pdev->pdev_id);
  6755. }
  6756. break;
  6757. default:
  6758. break;
  6759. }
  6760. return QDF_STATUS_SUCCESS;
  6761. }
  6762. /*
  6763. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6764. * @pdev_handle: DP_PDEV handle
  6765. * @val: user provided value
  6766. *
  6767. * Return: 0 for success. nonzero for failure.
  6768. */
  6769. static QDF_STATUS
  6770. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6771. {
  6772. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6773. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6774. if (pdev->mcopy_mode)
  6775. dp_reset_monitor_mode(pdev_handle);
  6776. switch (val) {
  6777. case 0:
  6778. pdev->tx_sniffer_enable = 0;
  6779. pdev->mcopy_mode = 0;
  6780. pdev->monitor_configured = false;
  6781. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6782. !pdev->bpr_enable) {
  6783. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6784. dp_ppdu_ring_reset(pdev);
  6785. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6786. dp_h2t_cfg_stats_msg_send(pdev,
  6787. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6788. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6789. dp_h2t_cfg_stats_msg_send(pdev,
  6790. DP_PPDU_STATS_CFG_BPR_ENH,
  6791. pdev->pdev_id);
  6792. } else {
  6793. dp_h2t_cfg_stats_msg_send(pdev,
  6794. DP_PPDU_STATS_CFG_BPR,
  6795. pdev->pdev_id);
  6796. }
  6797. break;
  6798. case 1:
  6799. pdev->tx_sniffer_enable = 1;
  6800. pdev->mcopy_mode = 0;
  6801. pdev->monitor_configured = false;
  6802. if (!pdev->pktlog_ppdu_stats)
  6803. dp_h2t_cfg_stats_msg_send(pdev,
  6804. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6805. break;
  6806. case 2:
  6807. if (pdev->monitor_vdev) {
  6808. status = QDF_STATUS_E_RESOURCES;
  6809. break;
  6810. }
  6811. pdev->mcopy_mode = 1;
  6812. dp_pdev_configure_monitor_rings(pdev);
  6813. pdev->monitor_configured = true;
  6814. pdev->tx_sniffer_enable = 0;
  6815. if (!pdev->pktlog_ppdu_stats)
  6816. dp_h2t_cfg_stats_msg_send(pdev,
  6817. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6818. break;
  6819. default:
  6820. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6821. "Invalid value");
  6822. break;
  6823. }
  6824. return status;
  6825. }
  6826. /*
  6827. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6828. * @pdev_handle: DP_PDEV handle
  6829. *
  6830. * Return: void
  6831. */
  6832. static void
  6833. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6834. {
  6835. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6836. if (pdev->enhanced_stats_en == 0)
  6837. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6838. pdev->enhanced_stats_en = 1;
  6839. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6840. !pdev->monitor_vdev)
  6841. dp_ppdu_ring_cfg(pdev);
  6842. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6843. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6844. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6845. dp_h2t_cfg_stats_msg_send(pdev,
  6846. DP_PPDU_STATS_CFG_BPR_ENH,
  6847. pdev->pdev_id);
  6848. }
  6849. }
  6850. /*
  6851. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6852. * @pdev_handle: DP_PDEV handle
  6853. *
  6854. * Return: void
  6855. */
  6856. static void
  6857. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6858. {
  6859. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6860. if (pdev->enhanced_stats_en == 1)
  6861. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6862. pdev->enhanced_stats_en = 0;
  6863. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6864. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6865. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6866. dp_h2t_cfg_stats_msg_send(pdev,
  6867. DP_PPDU_STATS_CFG_BPR,
  6868. pdev->pdev_id);
  6869. }
  6870. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6871. !pdev->monitor_vdev)
  6872. dp_ppdu_ring_reset(pdev);
  6873. }
  6874. /*
  6875. * dp_get_fw_peer_stats()- function to print peer stats
  6876. * @pdev_handle: DP_PDEV handle
  6877. * @mac_addr: mac address of the peer
  6878. * @cap: Type of htt stats requested
  6879. * @is_wait: if set, wait on completion from firmware response
  6880. *
  6881. * Currently Supporting only MAC ID based requests Only
  6882. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6883. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6884. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6885. *
  6886. * Return: void
  6887. */
  6888. static void
  6889. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6890. uint32_t cap, uint32_t is_wait)
  6891. {
  6892. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6893. int i;
  6894. uint32_t config_param0 = 0;
  6895. uint32_t config_param1 = 0;
  6896. uint32_t config_param2 = 0;
  6897. uint32_t config_param3 = 0;
  6898. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6899. config_param0 |= (1 << (cap + 1));
  6900. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6901. config_param1 |= (1 << i);
  6902. }
  6903. config_param2 |= (mac_addr[0] & 0x000000ff);
  6904. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6905. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6906. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6907. config_param3 |= (mac_addr[4] & 0x000000ff);
  6908. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6909. if (is_wait) {
  6910. qdf_event_reset(&pdev->fw_peer_stats_event);
  6911. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6912. config_param0, config_param1,
  6913. config_param2, config_param3,
  6914. 0, 1, 0);
  6915. qdf_wait_single_event(&pdev->fw_peer_stats_event,
  6916. DP_FW_PEER_STATS_CMP_TIMEOUT_MSEC);
  6917. } else {
  6918. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6919. config_param0, config_param1,
  6920. config_param2, config_param3,
  6921. 0, 0, 0);
  6922. }
  6923. }
  6924. /* This struct definition will be removed from here
  6925. * once it get added in FW headers*/
  6926. struct httstats_cmd_req {
  6927. uint32_t config_param0;
  6928. uint32_t config_param1;
  6929. uint32_t config_param2;
  6930. uint32_t config_param3;
  6931. int cookie;
  6932. u_int8_t stats_id;
  6933. };
  6934. /*
  6935. * dp_get_htt_stats: function to process the httstas request
  6936. * @pdev_handle: DP pdev handle
  6937. * @data: pointer to request data
  6938. * @data_len: length for request data
  6939. *
  6940. * return: void
  6941. */
  6942. static void
  6943. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6944. {
  6945. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6946. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6947. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6948. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6949. req->config_param0, req->config_param1,
  6950. req->config_param2, req->config_param3,
  6951. req->cookie, 0, 0);
  6952. }
  6953. /*
  6954. * dp_set_pdev_param: function to set parameters in pdev
  6955. * @pdev_handle: DP pdev handle
  6956. * @param: parameter type to be set
  6957. * @val: value of parameter to be set
  6958. *
  6959. * Return: 0 for success. nonzero for failure.
  6960. */
  6961. static QDF_STATUS dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6962. enum cdp_pdev_param_type param,
  6963. uint8_t val)
  6964. {
  6965. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6966. switch (param) {
  6967. case CDP_CONFIG_DEBUG_SNIFFER:
  6968. return dp_config_debug_sniffer(pdev_handle, val);
  6969. case CDP_CONFIG_BPR_ENABLE:
  6970. return dp_set_bpr_enable(pdev_handle, val);
  6971. case CDP_CONFIG_PRIMARY_RADIO:
  6972. pdev->is_primary = val;
  6973. break;
  6974. case CDP_CONFIG_CAPTURE_LATENCY:
  6975. if (val == 1)
  6976. pdev->latency_capture_enable = true;
  6977. else
  6978. pdev->latency_capture_enable = false;
  6979. break;
  6980. default:
  6981. return QDF_STATUS_E_INVAL;
  6982. }
  6983. return QDF_STATUS_SUCCESS;
  6984. }
  6985. /*
  6986. * dp_get_vdev_param: function to get parameters from vdev
  6987. * @param: parameter type to get value
  6988. *
  6989. * return: void
  6990. */
  6991. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  6992. enum cdp_vdev_param_type param)
  6993. {
  6994. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6995. uint32_t val;
  6996. switch (param) {
  6997. case CDP_ENABLE_WDS:
  6998. val = vdev->wds_enabled;
  6999. break;
  7000. case CDP_ENABLE_MEC:
  7001. val = vdev->mec_enabled;
  7002. break;
  7003. case CDP_ENABLE_DA_WAR:
  7004. val = vdev->pdev->soc->da_war_enabled;
  7005. break;
  7006. default:
  7007. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7008. "param value %d is wrong\n",
  7009. param);
  7010. val = -1;
  7011. break;
  7012. }
  7013. return val;
  7014. }
  7015. /*
  7016. * dp_set_vdev_param: function to set parameters in vdev
  7017. * @param: parameter type to be set
  7018. * @val: value of parameter to be set
  7019. *
  7020. * return: void
  7021. */
  7022. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  7023. enum cdp_vdev_param_type param, uint32_t val)
  7024. {
  7025. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7026. switch (param) {
  7027. case CDP_ENABLE_WDS:
  7028. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7029. "wds_enable %d for vdev(%p) id(%d)\n",
  7030. val, vdev, vdev->vdev_id);
  7031. vdev->wds_enabled = val;
  7032. break;
  7033. case CDP_ENABLE_MEC:
  7034. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7035. "mec_enable %d for vdev(%p) id(%d)\n",
  7036. val, vdev, vdev->vdev_id);
  7037. vdev->mec_enabled = val;
  7038. break;
  7039. case CDP_ENABLE_DA_WAR:
  7040. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7041. "da_war_enable %d for vdev(%p) id(%d)\n",
  7042. val, vdev, vdev->vdev_id);
  7043. vdev->pdev->soc->da_war_enabled = val;
  7044. dp_wds_flush_ast_table_wifi3(((struct cdp_soc_t *)
  7045. vdev->pdev->soc));
  7046. break;
  7047. case CDP_ENABLE_NAWDS:
  7048. vdev->nawds_enabled = val;
  7049. break;
  7050. case CDP_ENABLE_MCAST_EN:
  7051. vdev->mcast_enhancement_en = val;
  7052. break;
  7053. case CDP_ENABLE_PROXYSTA:
  7054. vdev->proxysta_vdev = val;
  7055. break;
  7056. case CDP_UPDATE_TDLS_FLAGS:
  7057. vdev->tdls_link_connected = val;
  7058. break;
  7059. case CDP_CFG_WDS_AGING_TIMER:
  7060. if (val == 0)
  7061. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  7062. else if (val != vdev->wds_aging_timer_val)
  7063. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  7064. vdev->wds_aging_timer_val = val;
  7065. break;
  7066. case CDP_ENABLE_AP_BRIDGE:
  7067. if (wlan_op_mode_sta != vdev->opmode)
  7068. vdev->ap_bridge_enabled = val;
  7069. else
  7070. vdev->ap_bridge_enabled = false;
  7071. break;
  7072. case CDP_ENABLE_CIPHER:
  7073. vdev->sec_type = val;
  7074. break;
  7075. case CDP_ENABLE_QWRAP_ISOLATION:
  7076. vdev->isolation_vdev = val;
  7077. break;
  7078. default:
  7079. break;
  7080. }
  7081. dp_tx_vdev_update_search_flags(vdev);
  7082. }
  7083. /**
  7084. * dp_peer_set_nawds: set nawds bit in peer
  7085. * @peer_handle: pointer to peer
  7086. * @value: enable/disable nawds
  7087. *
  7088. * return: void
  7089. */
  7090. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  7091. {
  7092. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7093. peer->nawds_enabled = value;
  7094. }
  7095. /*
  7096. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  7097. * @vdev_handle: DP_VDEV handle
  7098. * @map_id:ID of map that needs to be updated
  7099. *
  7100. * Return: void
  7101. */
  7102. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  7103. uint8_t map_id)
  7104. {
  7105. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7106. vdev->dscp_tid_map_id = map_id;
  7107. return;
  7108. }
  7109. #ifdef DP_RATETABLE_SUPPORT
  7110. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  7111. int htflag, int gintval)
  7112. {
  7113. uint32_t rix;
  7114. return dp_getrateindex((uint32_t)gintval, (uint16_t)mcs, 1,
  7115. (uint8_t)preamb, 1, &rix);
  7116. }
  7117. #else
  7118. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  7119. int htflag, int gintval)
  7120. {
  7121. return 0;
  7122. }
  7123. #endif
  7124. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  7125. * @peer_handle: DP pdev handle
  7126. *
  7127. * return : cdp_pdev_stats pointer
  7128. */
  7129. static struct cdp_pdev_stats*
  7130. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  7131. {
  7132. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7133. dp_aggregate_pdev_stats(pdev);
  7134. return &pdev->stats;
  7135. }
  7136. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  7137. * @peer_handle: DP_PEER handle
  7138. *
  7139. * return : cdp_peer_stats pointer
  7140. */
  7141. static struct cdp_peer_stats*
  7142. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  7143. {
  7144. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7145. qdf_assert(peer);
  7146. return &peer->stats;
  7147. }
  7148. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  7149. * @peer_handle: DP_PEER handle
  7150. *
  7151. * return : void
  7152. */
  7153. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  7154. {
  7155. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7156. qdf_assert(peer);
  7157. qdf_mem_zero(&peer->stats, sizeof(peer->stats));
  7158. }
  7159. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  7160. * @vdev_handle: DP_VDEV handle
  7161. * @buf: buffer for vdev stats
  7162. *
  7163. * return : int
  7164. */
  7165. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  7166. bool is_aggregate)
  7167. {
  7168. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7169. struct cdp_vdev_stats *vdev_stats;
  7170. struct dp_pdev *pdev;
  7171. struct dp_soc *soc;
  7172. if (!vdev)
  7173. return 1;
  7174. pdev = vdev->pdev;
  7175. if (!pdev)
  7176. return 1;
  7177. soc = pdev->soc;
  7178. vdev_stats = (struct cdp_vdev_stats *)buf;
  7179. if (is_aggregate) {
  7180. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  7181. dp_aggregate_vdev_stats(vdev, buf);
  7182. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  7183. } else {
  7184. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  7185. }
  7186. return 0;
  7187. }
  7188. /*
  7189. * dp_get_total_per(): get total per
  7190. * @pdev_handle: DP_PDEV handle
  7191. *
  7192. * Return: % error rate using retries per packet and success packets
  7193. */
  7194. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  7195. {
  7196. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7197. dp_aggregate_pdev_stats(pdev);
  7198. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  7199. return 0;
  7200. return ((pdev->stats.tx.retries * 100) /
  7201. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  7202. }
  7203. /*
  7204. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  7205. * @pdev_handle: DP_PDEV handle
  7206. * @buf: to hold pdev_stats
  7207. *
  7208. * Return: int
  7209. */
  7210. static int
  7211. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  7212. {
  7213. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7214. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  7215. struct cdp_txrx_stats_req req = {0,};
  7216. dp_aggregate_pdev_stats(pdev);
  7217. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  7218. req.cookie_val = 1;
  7219. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7220. req.param1, req.param2, req.param3, 0,
  7221. req.cookie_val, 0);
  7222. msleep(DP_MAX_SLEEP_TIME);
  7223. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  7224. req.cookie_val = 1;
  7225. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7226. req.param1, req.param2, req.param3, 0,
  7227. req.cookie_val, 0);
  7228. msleep(DP_MAX_SLEEP_TIME);
  7229. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  7230. return TXRX_STATS_LEVEL;
  7231. }
  7232. /**
  7233. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  7234. * @pdev: DP_PDEV handle
  7235. * @map_id: ID of map that needs to be updated
  7236. * @tos: index value in map
  7237. * @tid: tid value passed by the user
  7238. *
  7239. * Return: void
  7240. */
  7241. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  7242. uint8_t map_id, uint8_t tos, uint8_t tid)
  7243. {
  7244. uint8_t dscp;
  7245. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  7246. struct dp_soc *soc = pdev->soc;
  7247. if (!soc)
  7248. return;
  7249. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  7250. pdev->dscp_tid_map[map_id][dscp] = tid;
  7251. if (map_id < soc->num_hw_dscp_tid_map)
  7252. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  7253. map_id, dscp);
  7254. return;
  7255. }
  7256. /**
  7257. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  7258. * @pdev_handle: pdev handle
  7259. * @val: hmmc-dscp flag value
  7260. *
  7261. * Return: void
  7262. */
  7263. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  7264. bool val)
  7265. {
  7266. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7267. pdev->hmmc_tid_override_en = val;
  7268. }
  7269. /**
  7270. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  7271. * @pdev_handle: pdev handle
  7272. * @tid: tid value
  7273. *
  7274. * Return: void
  7275. */
  7276. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  7277. uint8_t tid)
  7278. {
  7279. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7280. pdev->hmmc_tid = tid;
  7281. }
  7282. /**
  7283. * dp_fw_stats_process(): Process TxRX FW stats request
  7284. * @vdev_handle: DP VDEV handle
  7285. * @req: stats request
  7286. *
  7287. * return: int
  7288. */
  7289. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  7290. struct cdp_txrx_stats_req *req)
  7291. {
  7292. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7293. struct dp_pdev *pdev = NULL;
  7294. uint32_t stats = req->stats;
  7295. uint8_t mac_id = req->mac_id;
  7296. if (!vdev) {
  7297. DP_TRACE(NONE, "VDEV not found");
  7298. return 1;
  7299. }
  7300. pdev = vdev->pdev;
  7301. /*
  7302. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  7303. * from param0 to param3 according to below rule:
  7304. *
  7305. * PARAM:
  7306. * - config_param0 : start_offset (stats type)
  7307. * - config_param1 : stats bmask from start offset
  7308. * - config_param2 : stats bmask from start offset + 32
  7309. * - config_param3 : stats bmask from start offset + 64
  7310. */
  7311. if (req->stats == CDP_TXRX_STATS_0) {
  7312. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  7313. req->param1 = 0xFFFFFFFF;
  7314. req->param2 = 0xFFFFFFFF;
  7315. req->param3 = 0xFFFFFFFF;
  7316. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  7317. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  7318. }
  7319. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  7320. req->param1, req->param2, req->param3,
  7321. 0, 0, mac_id);
  7322. }
  7323. /**
  7324. * dp_txrx_stats_request - function to map to firmware and host stats
  7325. * @vdev: virtual handle
  7326. * @req: stats request
  7327. *
  7328. * Return: QDF_STATUS
  7329. */
  7330. static
  7331. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  7332. struct cdp_txrx_stats_req *req)
  7333. {
  7334. int host_stats;
  7335. int fw_stats;
  7336. enum cdp_stats stats;
  7337. int num_stats;
  7338. if (!vdev || !req) {
  7339. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7340. "Invalid vdev/req instance");
  7341. return QDF_STATUS_E_INVAL;
  7342. }
  7343. stats = req->stats;
  7344. if (stats >= CDP_TXRX_MAX_STATS)
  7345. return QDF_STATUS_E_INVAL;
  7346. /*
  7347. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  7348. * has to be updated if new FW HTT stats added
  7349. */
  7350. if (stats > CDP_TXRX_STATS_HTT_MAX)
  7351. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  7352. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  7353. if (stats >= num_stats) {
  7354. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7355. "%s: Invalid stats option: %d", __func__, stats);
  7356. return QDF_STATUS_E_INVAL;
  7357. }
  7358. req->stats = stats;
  7359. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  7360. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  7361. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7362. "stats: %u fw_stats_type: %d host_stats: %d",
  7363. stats, fw_stats, host_stats);
  7364. if (fw_stats != TXRX_FW_STATS_INVALID) {
  7365. /* update request with FW stats type */
  7366. req->stats = fw_stats;
  7367. return dp_fw_stats_process(vdev, req);
  7368. }
  7369. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  7370. (host_stats <= TXRX_HOST_STATS_MAX))
  7371. return dp_print_host_stats(vdev, req);
  7372. else
  7373. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7374. "Wrong Input for TxRx Stats");
  7375. return QDF_STATUS_SUCCESS;
  7376. }
  7377. /*
  7378. * dp_print_napi_stats(): NAPI stats
  7379. * @soc - soc handle
  7380. */
  7381. static void dp_print_napi_stats(struct dp_soc *soc)
  7382. {
  7383. hif_print_napi_stats(soc->hif_handle);
  7384. }
  7385. /*
  7386. * dp_print_per_ring_stats(): Packet count per ring
  7387. * @soc - soc handle
  7388. */
  7389. static void dp_print_per_ring_stats(struct dp_soc *soc)
  7390. {
  7391. uint8_t ring;
  7392. uint16_t core;
  7393. uint64_t total_packets;
  7394. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  7395. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  7396. total_packets = 0;
  7397. DP_TRACE_STATS(INFO_HIGH,
  7398. "Packets on ring %u:", ring);
  7399. for (core = 0; core < NR_CPUS; core++) {
  7400. DP_TRACE_STATS(INFO_HIGH,
  7401. "Packets arriving on core %u: %llu",
  7402. core,
  7403. soc->stats.rx.ring_packets[core][ring]);
  7404. total_packets += soc->stats.rx.ring_packets[core][ring];
  7405. }
  7406. DP_TRACE_STATS(INFO_HIGH,
  7407. "Total packets on ring %u: %llu",
  7408. ring, total_packets);
  7409. }
  7410. }
  7411. /*
  7412. * dp_txrx_path_stats() - Function to display dump stats
  7413. * @soc - soc handle
  7414. *
  7415. * return: none
  7416. */
  7417. static void dp_txrx_path_stats(struct dp_soc *soc)
  7418. {
  7419. uint8_t error_code;
  7420. uint8_t loop_pdev;
  7421. struct dp_pdev *pdev;
  7422. uint8_t i;
  7423. if (!soc) {
  7424. DP_TRACE(ERROR, "%s: Invalid access",
  7425. __func__);
  7426. return;
  7427. }
  7428. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  7429. pdev = soc->pdev_list[loop_pdev];
  7430. dp_aggregate_pdev_stats(pdev);
  7431. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  7432. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  7433. pdev->stats.tx_i.rcvd.num,
  7434. pdev->stats.tx_i.rcvd.bytes);
  7435. DP_TRACE_STATS(INFO_HIGH,
  7436. "processed from host: %u msdus (%llu bytes)",
  7437. pdev->stats.tx_i.processed.num,
  7438. pdev->stats.tx_i.processed.bytes);
  7439. DP_TRACE_STATS(INFO_HIGH,
  7440. "successfully transmitted: %u msdus (%llu bytes)",
  7441. pdev->stats.tx.tx_success.num,
  7442. pdev->stats.tx.tx_success.bytes);
  7443. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  7444. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  7445. pdev->stats.tx_i.dropped.dropped_pkt.num);
  7446. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  7447. pdev->stats.tx_i.dropped.desc_na.num);
  7448. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  7449. pdev->stats.tx_i.dropped.ring_full);
  7450. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  7451. pdev->stats.tx_i.dropped.enqueue_fail);
  7452. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  7453. pdev->stats.tx_i.dropped.dma_error);
  7454. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  7455. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  7456. pdev->stats.tx.tx_failed);
  7457. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  7458. pdev->stats.tx.dropped.age_out);
  7459. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  7460. pdev->stats.tx.dropped.fw_rem.num);
  7461. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  7462. pdev->stats.tx.dropped.fw_rem.bytes);
  7463. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  7464. pdev->stats.tx.dropped.fw_rem_tx);
  7465. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  7466. pdev->stats.tx.dropped.fw_rem_notx);
  7467. DP_TRACE_STATS(INFO_HIGH, "Invalid peer on tx path: %u",
  7468. pdev->soc->stats.tx.tx_invalid_peer.num);
  7469. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  7470. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7471. pdev->stats.tx_comp_histogram.pkts_1);
  7472. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7473. pdev->stats.tx_comp_histogram.pkts_2_20);
  7474. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7475. pdev->stats.tx_comp_histogram.pkts_21_40);
  7476. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7477. pdev->stats.tx_comp_histogram.pkts_41_60);
  7478. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7479. pdev->stats.tx_comp_histogram.pkts_61_80);
  7480. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7481. pdev->stats.tx_comp_histogram.pkts_81_100);
  7482. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7483. pdev->stats.tx_comp_histogram.pkts_101_200);
  7484. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7485. pdev->stats.tx_comp_histogram.pkts_201_plus);
  7486. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  7487. DP_TRACE_STATS(INFO_HIGH,
  7488. "delivered %u msdus ( %llu bytes),",
  7489. pdev->stats.rx.to_stack.num,
  7490. pdev->stats.rx.to_stack.bytes);
  7491. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  7492. DP_TRACE_STATS(INFO_HIGH,
  7493. "received on reo[%d] %u msdus( %llu bytes),",
  7494. i, pdev->stats.rx.rcvd_reo[i].num,
  7495. pdev->stats.rx.rcvd_reo[i].bytes);
  7496. DP_TRACE_STATS(INFO_HIGH,
  7497. "intra-bss packets %u msdus ( %llu bytes),",
  7498. pdev->stats.rx.intra_bss.pkts.num,
  7499. pdev->stats.rx.intra_bss.pkts.bytes);
  7500. DP_TRACE_STATS(INFO_HIGH,
  7501. "intra-bss fails %u msdus ( %llu bytes),",
  7502. pdev->stats.rx.intra_bss.fail.num,
  7503. pdev->stats.rx.intra_bss.fail.bytes);
  7504. DP_TRACE_STATS(INFO_HIGH,
  7505. "raw packets %u msdus ( %llu bytes),",
  7506. pdev->stats.rx.raw.num,
  7507. pdev->stats.rx.raw.bytes);
  7508. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  7509. pdev->stats.rx.err.mic_err);
  7510. DP_TRACE_STATS(INFO_HIGH, "Invalid peer on rx path: %u",
  7511. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  7512. DP_TRACE_STATS(INFO_HIGH, "sw_peer_id invalid %u",
  7513. pdev->soc->stats.rx.err.rx_invalid_peer_id.num);
  7514. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  7515. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  7516. pdev->soc->stats.rx.err.invalid_rbm);
  7517. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  7518. pdev->soc->stats.rx.err.hal_ring_access_fail);
  7519. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  7520. error_code++) {
  7521. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  7522. continue;
  7523. DP_TRACE_STATS(INFO_HIGH,
  7524. "Reo error number (%u): %u msdus",
  7525. error_code,
  7526. pdev->soc->stats.rx.err
  7527. .reo_error[error_code]);
  7528. }
  7529. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  7530. error_code++) {
  7531. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  7532. continue;
  7533. DP_TRACE_STATS(INFO_HIGH,
  7534. "Rxdma error number (%u): %u msdus",
  7535. error_code,
  7536. pdev->soc->stats.rx.err
  7537. .rxdma_error[error_code]);
  7538. }
  7539. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  7540. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7541. pdev->stats.rx_ind_histogram.pkts_1);
  7542. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7543. pdev->stats.rx_ind_histogram.pkts_2_20);
  7544. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7545. pdev->stats.rx_ind_histogram.pkts_21_40);
  7546. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7547. pdev->stats.rx_ind_histogram.pkts_41_60);
  7548. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7549. pdev->stats.rx_ind_histogram.pkts_61_80);
  7550. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7551. pdev->stats.rx_ind_histogram.pkts_81_100);
  7552. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7553. pdev->stats.rx_ind_histogram.pkts_101_200);
  7554. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7555. pdev->stats.rx_ind_histogram.pkts_201_plus);
  7556. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  7557. __func__,
  7558. pdev->soc->wlan_cfg_ctx
  7559. ->tso_enabled,
  7560. pdev->soc->wlan_cfg_ctx
  7561. ->lro_enabled,
  7562. pdev->soc->wlan_cfg_ctx
  7563. ->rx_hash,
  7564. pdev->soc->wlan_cfg_ctx
  7565. ->napi_enabled);
  7566. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7567. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  7568. __func__,
  7569. pdev->soc->wlan_cfg_ctx
  7570. ->tx_flow_stop_queue_threshold,
  7571. pdev->soc->wlan_cfg_ctx
  7572. ->tx_flow_start_queue_offset);
  7573. #endif
  7574. }
  7575. }
  7576. /*
  7577. * dp_txrx_dump_stats() - Dump statistics
  7578. * @value - Statistics option
  7579. */
  7580. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  7581. enum qdf_stats_verbosity_level level)
  7582. {
  7583. struct dp_soc *soc =
  7584. (struct dp_soc *)psoc;
  7585. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7586. if (!soc) {
  7587. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7588. "%s: soc is NULL", __func__);
  7589. return QDF_STATUS_E_INVAL;
  7590. }
  7591. switch (value) {
  7592. case CDP_TXRX_PATH_STATS:
  7593. dp_txrx_path_stats(soc);
  7594. break;
  7595. case CDP_RX_RING_STATS:
  7596. dp_print_per_ring_stats(soc);
  7597. break;
  7598. case CDP_TXRX_TSO_STATS:
  7599. /* TODO: NOT IMPLEMENTED */
  7600. break;
  7601. case CDP_DUMP_TX_FLOW_POOL_INFO:
  7602. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  7603. break;
  7604. case CDP_DP_NAPI_STATS:
  7605. dp_print_napi_stats(soc);
  7606. break;
  7607. case CDP_TXRX_DESC_STATS:
  7608. /* TODO: NOT IMPLEMENTED */
  7609. break;
  7610. default:
  7611. status = QDF_STATUS_E_INVAL;
  7612. break;
  7613. }
  7614. return status;
  7615. }
  7616. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7617. /**
  7618. * dp_update_flow_control_parameters() - API to store datapath
  7619. * config parameters
  7620. * @soc: soc handle
  7621. * @cfg: ini parameter handle
  7622. *
  7623. * Return: void
  7624. */
  7625. static inline
  7626. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7627. struct cdp_config_params *params)
  7628. {
  7629. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7630. params->tx_flow_stop_queue_threshold;
  7631. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7632. params->tx_flow_start_queue_offset;
  7633. }
  7634. #else
  7635. static inline
  7636. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7637. struct cdp_config_params *params)
  7638. {
  7639. }
  7640. #endif
  7641. /**
  7642. * dp_update_config_parameters() - API to store datapath
  7643. * config parameters
  7644. * @soc: soc handle
  7645. * @cfg: ini parameter handle
  7646. *
  7647. * Return: status
  7648. */
  7649. static
  7650. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7651. struct cdp_config_params *params)
  7652. {
  7653. struct dp_soc *soc = (struct dp_soc *)psoc;
  7654. if (!(soc)) {
  7655. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7656. "%s: Invalid handle", __func__);
  7657. return QDF_STATUS_E_INVAL;
  7658. }
  7659. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7660. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7661. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7662. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7663. params->tcp_udp_checksumoffload;
  7664. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7665. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7666. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  7667. dp_update_flow_control_parameters(soc, params);
  7668. return QDF_STATUS_SUCCESS;
  7669. }
  7670. /**
  7671. * dp_txrx_set_wds_rx_policy() - API to store datapath
  7672. * config parameters
  7673. * @vdev_handle - datapath vdev handle
  7674. * @cfg: ini parameter handle
  7675. *
  7676. * Return: status
  7677. */
  7678. #ifdef WDS_VENDOR_EXTENSION
  7679. void
  7680. dp_txrx_set_wds_rx_policy(
  7681. struct cdp_vdev *vdev_handle,
  7682. u_int32_t val)
  7683. {
  7684. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7685. struct dp_peer *peer;
  7686. if (vdev->opmode == wlan_op_mode_ap) {
  7687. /* for ap, set it on bss_peer */
  7688. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7689. if (peer->bss_peer) {
  7690. peer->wds_ecm.wds_rx_filter = 1;
  7691. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7692. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7693. break;
  7694. }
  7695. }
  7696. } else if (vdev->opmode == wlan_op_mode_sta) {
  7697. peer = TAILQ_FIRST(&vdev->peer_list);
  7698. peer->wds_ecm.wds_rx_filter = 1;
  7699. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7700. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7701. }
  7702. }
  7703. /**
  7704. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  7705. *
  7706. * @peer_handle - datapath peer handle
  7707. * @wds_tx_ucast: policy for unicast transmission
  7708. * @wds_tx_mcast: policy for multicast transmission
  7709. *
  7710. * Return: void
  7711. */
  7712. void
  7713. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  7714. int wds_tx_ucast, int wds_tx_mcast)
  7715. {
  7716. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7717. if (wds_tx_ucast || wds_tx_mcast) {
  7718. peer->wds_enabled = 1;
  7719. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  7720. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  7721. } else {
  7722. peer->wds_enabled = 0;
  7723. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  7724. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  7725. }
  7726. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7727. FL("Policy Update set to :\
  7728. peer->wds_enabled %d\
  7729. peer->wds_ecm.wds_tx_ucast_4addr %d\
  7730. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  7731. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  7732. peer->wds_ecm.wds_tx_mcast_4addr);
  7733. return;
  7734. }
  7735. #endif
  7736. static struct cdp_wds_ops dp_ops_wds = {
  7737. .vdev_set_wds = dp_vdev_set_wds,
  7738. #ifdef WDS_VENDOR_EXTENSION
  7739. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7740. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  7741. #endif
  7742. };
  7743. /*
  7744. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  7745. * @vdev_handle - datapath vdev handle
  7746. * @callback - callback function
  7747. * @ctxt: callback context
  7748. *
  7749. */
  7750. static void
  7751. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  7752. ol_txrx_data_tx_cb callback, void *ctxt)
  7753. {
  7754. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7755. vdev->tx_non_std_data_callback.func = callback;
  7756. vdev->tx_non_std_data_callback.ctxt = ctxt;
  7757. }
  7758. /**
  7759. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  7760. * @pdev_hdl: datapath pdev handle
  7761. *
  7762. * Return: opaque pointer to dp txrx handle
  7763. */
  7764. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  7765. {
  7766. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7767. return pdev->dp_txrx_handle;
  7768. }
  7769. /**
  7770. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  7771. * @pdev_hdl: datapath pdev handle
  7772. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  7773. *
  7774. * Return: void
  7775. */
  7776. static void
  7777. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7778. {
  7779. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7780. pdev->dp_txrx_handle = dp_txrx_hdl;
  7781. }
  7782. /**
  7783. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7784. * @soc_handle: datapath soc handle
  7785. *
  7786. * Return: opaque pointer to external dp (non-core DP)
  7787. */
  7788. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7789. {
  7790. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7791. return soc->external_txrx_handle;
  7792. }
  7793. /**
  7794. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7795. * @soc_handle: datapath soc handle
  7796. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7797. *
  7798. * Return: void
  7799. */
  7800. static void
  7801. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7802. {
  7803. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7804. soc->external_txrx_handle = txrx_handle;
  7805. }
  7806. /**
  7807. * dp_get_cfg_capabilities() - get dp capabilities
  7808. * @soc_handle: datapath soc handle
  7809. * @dp_caps: enum for dp capabilities
  7810. *
  7811. * Return: bool to determine if dp caps is enabled
  7812. */
  7813. static bool
  7814. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7815. enum cdp_capabilities dp_caps)
  7816. {
  7817. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7818. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7819. }
  7820. #ifdef FEATURE_AST
  7821. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7822. {
  7823. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  7824. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  7825. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7826. /*
  7827. * For BSS peer, new peer is not created on alloc_node if the
  7828. * peer with same address already exists , instead refcnt is
  7829. * increased for existing peer. Correspondingly in delete path,
  7830. * only refcnt is decreased; and peer is only deleted , when all
  7831. * references are deleted. So delete_in_progress should not be set
  7832. * for bss_peer, unless only 2 reference remains (peer map reference
  7833. * and peer hash table reference).
  7834. */
  7835. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  7836. return;
  7837. }
  7838. qdf_spin_lock_bh(&soc->ast_lock);
  7839. peer->delete_in_progress = true;
  7840. dp_peer_delete_ast_entries(soc, peer);
  7841. qdf_spin_unlock_bh(&soc->ast_lock);
  7842. }
  7843. #endif
  7844. #ifdef ATH_SUPPORT_NAC_RSSI
  7845. /**
  7846. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7847. * @vdev_hdl: DP vdev handle
  7848. * @rssi: rssi value
  7849. *
  7850. * Return: 0 for success. nonzero for failure.
  7851. */
  7852. static QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7853. char *mac_addr,
  7854. uint8_t *rssi)
  7855. {
  7856. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7857. struct dp_pdev *pdev = vdev->pdev;
  7858. struct dp_neighbour_peer *peer = NULL;
  7859. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7860. *rssi = 0;
  7861. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7862. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7863. neighbour_peer_list_elem) {
  7864. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7865. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  7866. *rssi = peer->rssi;
  7867. status = QDF_STATUS_SUCCESS;
  7868. break;
  7869. }
  7870. }
  7871. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7872. return status;
  7873. }
  7874. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7875. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7876. uint8_t chan_num)
  7877. {
  7878. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7879. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7880. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7881. pdev->nac_rssi_filtering = 1;
  7882. /* Store address of NAC (neighbour peer) which will be checked
  7883. * against TA of received packets.
  7884. */
  7885. if (cmd == CDP_NAC_PARAM_ADD) {
  7886. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7887. client_macaddr);
  7888. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7889. dp_update_filter_neighbour_peers(vdev_handle,
  7890. DP_NAC_PARAM_DEL,
  7891. client_macaddr);
  7892. }
  7893. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7894. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7895. ((void *)vdev->pdev->ctrl_pdev,
  7896. vdev->vdev_id, cmd, bssid);
  7897. return QDF_STATUS_SUCCESS;
  7898. }
  7899. #endif
  7900. /**
  7901. * dp_enable_peer_based_pktlog() - Set Flag for peer based filtering
  7902. * for pktlog
  7903. * @txrx_pdev_handle: cdp_pdev handle
  7904. * @enb_dsb: Enable or disable peer based filtering
  7905. *
  7906. * Return: QDF_STATUS
  7907. */
  7908. static int
  7909. dp_enable_peer_based_pktlog(
  7910. struct cdp_pdev *txrx_pdev_handle,
  7911. char *mac_addr, uint8_t enb_dsb)
  7912. {
  7913. struct dp_peer *peer;
  7914. uint8_t local_id;
  7915. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev_handle;
  7916. peer = (struct dp_peer *)dp_find_peer_by_addr(txrx_pdev_handle,
  7917. mac_addr, &local_id);
  7918. if (!peer) {
  7919. dp_err("Invalid Peer");
  7920. return QDF_STATUS_E_FAILURE;
  7921. }
  7922. peer->peer_based_pktlog_filter = enb_dsb;
  7923. pdev->dp_peer_based_pktlog = enb_dsb;
  7924. return QDF_STATUS_SUCCESS;
  7925. }
  7926. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7927. uint32_t max_peers,
  7928. uint32_t max_ast_index,
  7929. bool peer_map_unmap_v2)
  7930. {
  7931. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7932. soc->max_peers = max_peers;
  7933. qdf_print ("%s max_peers %u, max_ast_index: %u\n",
  7934. __func__, max_peers, max_ast_index);
  7935. wlan_cfg_set_max_ast_idx(soc->wlan_cfg_ctx, max_ast_index);
  7936. if (dp_peer_find_attach(soc))
  7937. return QDF_STATUS_E_FAILURE;
  7938. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7939. return QDF_STATUS_SUCCESS;
  7940. }
  7941. /**
  7942. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7943. * @dp_pdev: dp pdev handle
  7944. * @ctrl_pdev: UMAC ctrl pdev handle
  7945. *
  7946. * Return: void
  7947. */
  7948. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7949. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7950. {
  7951. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7952. pdev->ctrl_pdev = ctrl_pdev;
  7953. }
  7954. /*
  7955. * dp_get_cfg() - get dp cfg
  7956. * @soc: cdp soc handle
  7957. * @cfg: cfg enum
  7958. *
  7959. * Return: cfg value
  7960. */
  7961. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7962. {
  7963. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7964. uint32_t value = 0;
  7965. switch (cfg) {
  7966. case cfg_dp_enable_data_stall:
  7967. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7968. break;
  7969. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7970. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7971. break;
  7972. case cfg_dp_tso_enable:
  7973. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7974. break;
  7975. case cfg_dp_lro_enable:
  7976. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7977. break;
  7978. case cfg_dp_gro_enable:
  7979. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7980. break;
  7981. case cfg_dp_tx_flow_start_queue_offset:
  7982. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7983. break;
  7984. case cfg_dp_tx_flow_stop_queue_threshold:
  7985. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7986. break;
  7987. case cfg_dp_disable_intra_bss_fwd:
  7988. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7989. break;
  7990. default:
  7991. value = 0;
  7992. }
  7993. return value;
  7994. }
  7995. static struct cdp_cmn_ops dp_ops_cmn = {
  7996. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  7997. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  7998. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  7999. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  8000. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  8001. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  8002. .txrx_peer_create = dp_peer_create_wifi3,
  8003. .txrx_peer_setup = dp_peer_setup_wifi3,
  8004. #ifdef FEATURE_AST
  8005. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  8006. #else
  8007. .txrx_peer_teardown = NULL,
  8008. #endif
  8009. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  8010. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  8011. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  8012. .txrx_peer_get_ast_info_by_pdev =
  8013. dp_peer_get_ast_info_by_pdevid_wifi3,
  8014. .txrx_peer_ast_delete_by_soc =
  8015. dp_peer_ast_entry_del_by_soc,
  8016. .txrx_peer_ast_delete_by_pdev =
  8017. dp_peer_ast_entry_del_by_pdev,
  8018. .txrx_peer_delete = dp_peer_delete_wifi3,
  8019. .txrx_vdev_register = dp_vdev_register_wifi3,
  8020. .txrx_vdev_flush_peers = dp_vdev_flush_peers,
  8021. .txrx_soc_detach = dp_soc_detach_wifi3,
  8022. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  8023. .txrx_soc_init = dp_soc_init_wifi3,
  8024. .txrx_tso_soc_attach = dp_tso_soc_attach,
  8025. .txrx_tso_soc_detach = dp_tso_soc_detach,
  8026. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  8027. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  8028. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  8029. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  8030. .txrx_ath_getstats = dp_get_device_stats,
  8031. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  8032. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  8033. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  8034. .delba_process = dp_delba_process_wifi3,
  8035. .set_addba_response = dp_set_addba_response,
  8036. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  8037. .flush_cache_rx_queue = NULL,
  8038. /* TODO: get API's for dscp-tid need to be added*/
  8039. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  8040. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  8041. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  8042. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  8043. .txrx_get_total_per = dp_get_total_per,
  8044. .txrx_stats_request = dp_txrx_stats_request,
  8045. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  8046. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  8047. .txrx_get_vow_config_frm_pdev = NULL,
  8048. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  8049. .txrx_set_nac = dp_set_nac,
  8050. .txrx_get_tx_pending = dp_get_tx_pending,
  8051. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  8052. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  8053. .display_stats = dp_txrx_dump_stats,
  8054. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  8055. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  8056. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  8057. .txrx_intr_detach = dp_soc_interrupt_detach,
  8058. .set_pn_check = dp_set_pn_check_wifi3,
  8059. .update_config_parameters = dp_update_config_parameters,
  8060. /* TODO: Add other functions */
  8061. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  8062. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  8063. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  8064. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  8065. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  8066. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  8067. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  8068. .tx_send = dp_tx_send,
  8069. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  8070. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  8071. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  8072. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  8073. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  8074. .txrx_get_os_rx_handles_from_vdev =
  8075. dp_get_os_rx_handles_from_vdev_wifi3,
  8076. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  8077. .get_dp_capabilities = dp_get_cfg_capabilities,
  8078. .txrx_get_cfg = dp_get_cfg,
  8079. };
  8080. static struct cdp_ctrl_ops dp_ops_ctrl = {
  8081. .txrx_peer_authorize = dp_peer_authorize,
  8082. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  8083. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  8084. #ifdef MESH_MODE_SUPPORT
  8085. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  8086. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  8087. #endif
  8088. .txrx_set_vdev_param = dp_set_vdev_param,
  8089. .txrx_peer_set_nawds = dp_peer_set_nawds,
  8090. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  8091. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  8092. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  8093. .txrx_update_filter_neighbour_peers =
  8094. dp_update_filter_neighbour_peers,
  8095. .txrx_get_sec_type = dp_get_sec_type,
  8096. /* TODO: Add other functions */
  8097. .txrx_wdi_event_sub = dp_wdi_event_sub,
  8098. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  8099. #ifdef WDI_EVENT_ENABLE
  8100. .txrx_get_pldev = dp_get_pldev,
  8101. #endif
  8102. .txrx_set_pdev_param = dp_set_pdev_param,
  8103. #ifdef ATH_SUPPORT_NAC_RSSI
  8104. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  8105. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  8106. #endif
  8107. .set_key = dp_set_michael_key,
  8108. .txrx_get_vdev_param = dp_get_vdev_param,
  8109. .enable_peer_based_pktlog = dp_enable_peer_based_pktlog,
  8110. };
  8111. static struct cdp_me_ops dp_ops_me = {
  8112. #ifdef ATH_SUPPORT_IQUE
  8113. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  8114. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  8115. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  8116. #endif
  8117. };
  8118. static struct cdp_mon_ops dp_ops_mon = {
  8119. .txrx_monitor_set_filter_ucast_data = NULL,
  8120. .txrx_monitor_set_filter_mcast_data = NULL,
  8121. .txrx_monitor_set_filter_non_data = NULL,
  8122. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  8123. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  8124. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  8125. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  8126. /* Added support for HK advance filter */
  8127. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  8128. };
  8129. static struct cdp_host_stats_ops dp_ops_host_stats = {
  8130. .txrx_per_peer_stats = dp_get_host_peer_stats,
  8131. .get_fw_peer_stats = dp_get_fw_peer_stats,
  8132. .get_htt_stats = dp_get_htt_stats,
  8133. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  8134. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  8135. .txrx_stats_publish = dp_txrx_stats_publish,
  8136. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  8137. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  8138. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  8139. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  8140. .txrx_get_ratekbps = dp_txrx_get_ratekbps,
  8141. /* TODO */
  8142. };
  8143. static struct cdp_raw_ops dp_ops_raw = {
  8144. /* TODO */
  8145. };
  8146. #ifdef CONFIG_WIN
  8147. static struct cdp_pflow_ops dp_ops_pflow = {
  8148. /* TODO */
  8149. };
  8150. #endif /* CONFIG_WIN */
  8151. #ifdef FEATURE_RUNTIME_PM
  8152. /**
  8153. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  8154. * @opaque_pdev: DP pdev context
  8155. *
  8156. * DP is ready to runtime suspend if there are no pending TX packets.
  8157. *
  8158. * Return: QDF_STATUS
  8159. */
  8160. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  8161. {
  8162. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8163. struct dp_soc *soc = pdev->soc;
  8164. /* Abort if there are any pending TX packets */
  8165. if (dp_get_tx_pending(opaque_pdev) > 0) {
  8166. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8167. FL("Abort suspend due to pending TX packets"));
  8168. return QDF_STATUS_E_AGAIN;
  8169. }
  8170. if (soc->intr_mode == DP_INTR_POLL)
  8171. qdf_timer_stop(&soc->int_timer);
  8172. return QDF_STATUS_SUCCESS;
  8173. }
  8174. /**
  8175. * dp_runtime_resume() - ensure DP is ready to runtime resume
  8176. * @opaque_pdev: DP pdev context
  8177. *
  8178. * Resume DP for runtime PM.
  8179. *
  8180. * Return: QDF_STATUS
  8181. */
  8182. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  8183. {
  8184. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8185. struct dp_soc *soc = pdev->soc;
  8186. void *hal_srng;
  8187. int i;
  8188. if (soc->intr_mode == DP_INTR_POLL)
  8189. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8190. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  8191. hal_srng = soc->tcl_data_ring[i].hal_srng;
  8192. if (hal_srng) {
  8193. /* We actually only need to acquire the lock */
  8194. hal_srng_access_start(soc->hal_soc, hal_srng);
  8195. /* Update SRC ring head pointer for HW to send
  8196. all pending packets */
  8197. hal_srng_access_end(soc->hal_soc, hal_srng);
  8198. }
  8199. }
  8200. return QDF_STATUS_SUCCESS;
  8201. }
  8202. #endif /* FEATURE_RUNTIME_PM */
  8203. #ifndef CONFIG_WIN
  8204. static struct cdp_misc_ops dp_ops_misc = {
  8205. #ifdef FEATURE_WLAN_TDLS
  8206. .tx_non_std = dp_tx_non_std,
  8207. #endif /* FEATURE_WLAN_TDLS */
  8208. .get_opmode = dp_get_opmode,
  8209. #ifdef FEATURE_RUNTIME_PM
  8210. .runtime_suspend = dp_runtime_suspend,
  8211. .runtime_resume = dp_runtime_resume,
  8212. #endif /* FEATURE_RUNTIME_PM */
  8213. .pkt_log_init = dp_pkt_log_init,
  8214. .pkt_log_con_service = dp_pkt_log_con_service,
  8215. .get_num_rx_contexts = dp_get_num_rx_contexts,
  8216. };
  8217. static struct cdp_flowctl_ops dp_ops_flowctl = {
  8218. /* WIFI 3.0 DP implement as required. */
  8219. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  8220. .flow_pool_map_handler = dp_tx_flow_pool_map,
  8221. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  8222. .register_pause_cb = dp_txrx_register_pause_cb,
  8223. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  8224. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  8225. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  8226. };
  8227. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  8228. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8229. };
  8230. #ifdef IPA_OFFLOAD
  8231. static struct cdp_ipa_ops dp_ops_ipa = {
  8232. .ipa_get_resource = dp_ipa_get_resource,
  8233. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  8234. .ipa_op_response = dp_ipa_op_response,
  8235. .ipa_register_op_cb = dp_ipa_register_op_cb,
  8236. .ipa_get_stat = dp_ipa_get_stat,
  8237. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  8238. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  8239. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  8240. .ipa_setup = dp_ipa_setup,
  8241. .ipa_cleanup = dp_ipa_cleanup,
  8242. .ipa_setup_iface = dp_ipa_setup_iface,
  8243. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  8244. .ipa_enable_pipes = dp_ipa_enable_pipes,
  8245. .ipa_disable_pipes = dp_ipa_disable_pipes,
  8246. .ipa_set_perf_level = dp_ipa_set_perf_level
  8247. };
  8248. #endif
  8249. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  8250. {
  8251. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8252. struct dp_soc *soc = pdev->soc;
  8253. int timeout = SUSPEND_DRAIN_WAIT;
  8254. int drain_wait_delay = 50; /* 50 ms */
  8255. /* Abort if there are any pending TX packets */
  8256. while (dp_get_tx_pending(opaque_pdev) > 0) {
  8257. qdf_sleep(drain_wait_delay);
  8258. if (timeout <= 0) {
  8259. dp_err("TX frames are pending, abort suspend");
  8260. return QDF_STATUS_E_TIMEOUT;
  8261. }
  8262. timeout = timeout - drain_wait_delay;
  8263. }
  8264. if (soc->intr_mode == DP_INTR_POLL)
  8265. qdf_timer_stop(&soc->int_timer);
  8266. return QDF_STATUS_SUCCESS;
  8267. }
  8268. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  8269. {
  8270. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8271. struct dp_soc *soc = pdev->soc;
  8272. if (soc->intr_mode == DP_INTR_POLL)
  8273. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8274. return QDF_STATUS_SUCCESS;
  8275. }
  8276. static struct cdp_bus_ops dp_ops_bus = {
  8277. .bus_suspend = dp_bus_suspend,
  8278. .bus_resume = dp_bus_resume
  8279. };
  8280. static struct cdp_ocb_ops dp_ops_ocb = {
  8281. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8282. };
  8283. static struct cdp_throttle_ops dp_ops_throttle = {
  8284. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8285. };
  8286. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  8287. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8288. };
  8289. static struct cdp_cfg_ops dp_ops_cfg = {
  8290. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8291. };
  8292. /*
  8293. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  8294. * @dev: physical device instance
  8295. * @peer_mac_addr: peer mac address
  8296. * @local_id: local id for the peer
  8297. * @debug_id: to track enum peer access
  8298. *
  8299. * Return: peer instance pointer
  8300. */
  8301. static inline void *
  8302. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  8303. uint8_t *local_id,
  8304. enum peer_debug_id_type debug_id)
  8305. {
  8306. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  8307. struct dp_peer *peer;
  8308. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  8309. if (!peer)
  8310. return NULL;
  8311. *local_id = peer->local_id;
  8312. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  8313. return peer;
  8314. }
  8315. /*
  8316. * dp_peer_release_ref - release peer ref count
  8317. * @peer: peer handle
  8318. * @debug_id: to track enum peer access
  8319. *
  8320. * Return: None
  8321. */
  8322. static inline
  8323. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  8324. {
  8325. dp_peer_unref_delete(peer);
  8326. }
  8327. static struct cdp_peer_ops dp_ops_peer = {
  8328. .register_peer = dp_register_peer,
  8329. .clear_peer = dp_clear_peer,
  8330. .find_peer_by_addr = dp_find_peer_by_addr,
  8331. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  8332. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  8333. .peer_release_ref = dp_peer_release_ref,
  8334. .local_peer_id = dp_local_peer_id,
  8335. .peer_find_by_local_id = dp_peer_find_by_local_id,
  8336. .peer_state_update = dp_peer_state_update,
  8337. .get_vdevid = dp_get_vdevid,
  8338. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  8339. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  8340. .get_vdev_for_peer = dp_get_vdev_for_peer,
  8341. .get_peer_state = dp_get_peer_state,
  8342. };
  8343. #endif
  8344. static struct cdp_ops dp_txrx_ops = {
  8345. .cmn_drv_ops = &dp_ops_cmn,
  8346. .ctrl_ops = &dp_ops_ctrl,
  8347. .me_ops = &dp_ops_me,
  8348. .mon_ops = &dp_ops_mon,
  8349. .host_stats_ops = &dp_ops_host_stats,
  8350. .wds_ops = &dp_ops_wds,
  8351. .raw_ops = &dp_ops_raw,
  8352. #ifdef CONFIG_WIN
  8353. .pflow_ops = &dp_ops_pflow,
  8354. #endif /* CONFIG_WIN */
  8355. #ifndef CONFIG_WIN
  8356. .misc_ops = &dp_ops_misc,
  8357. .cfg_ops = &dp_ops_cfg,
  8358. .flowctl_ops = &dp_ops_flowctl,
  8359. .l_flowctl_ops = &dp_ops_l_flowctl,
  8360. #ifdef IPA_OFFLOAD
  8361. .ipa_ops = &dp_ops_ipa,
  8362. #endif
  8363. .bus_ops = &dp_ops_bus,
  8364. .ocb_ops = &dp_ops_ocb,
  8365. .peer_ops = &dp_ops_peer,
  8366. .throttle_ops = &dp_ops_throttle,
  8367. .mob_stats_ops = &dp_ops_mob_stats,
  8368. #endif
  8369. };
  8370. /*
  8371. * dp_soc_set_txrx_ring_map()
  8372. * @dp_soc: DP handler for soc
  8373. *
  8374. * Return: Void
  8375. */
  8376. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  8377. {
  8378. uint32_t i;
  8379. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  8380. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  8381. }
  8382. }
  8383. #ifdef QCA_WIFI_QCA8074
  8384. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  8385. /**
  8386. * dp_soc_attach_wifi3() - Attach txrx SOC
  8387. * @ctrl_psoc: Opaque SOC handle from control plane
  8388. * @htc_handle: Opaque HTC handle
  8389. * @hif_handle: Opaque HIF handle
  8390. * @qdf_osdev: QDF device
  8391. * @ol_ops: Offload Operations
  8392. * @device_id: Device ID
  8393. *
  8394. * Return: DP SOC handle on success, NULL on failure
  8395. */
  8396. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8397. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8398. struct ol_if_ops *ol_ops, uint16_t device_id)
  8399. {
  8400. struct dp_soc *dp_soc = NULL;
  8401. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8402. ol_ops, device_id);
  8403. if (!dp_soc)
  8404. return NULL;
  8405. if (!dp_soc_init(dp_soc, htc_handle, hif_handle))
  8406. return NULL;
  8407. return (void *)dp_soc;
  8408. }
  8409. #else
  8410. /**
  8411. * dp_soc_attach_wifi3() - Attach txrx SOC
  8412. * @ctrl_psoc: Opaque SOC handle from control plane
  8413. * @htc_handle: Opaque HTC handle
  8414. * @hif_handle: Opaque HIF handle
  8415. * @qdf_osdev: QDF device
  8416. * @ol_ops: Offload Operations
  8417. * @device_id: Device ID
  8418. *
  8419. * Return: DP SOC handle on success, NULL on failure
  8420. */
  8421. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8422. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8423. struct ol_if_ops *ol_ops, uint16_t device_id)
  8424. {
  8425. struct dp_soc *dp_soc = NULL;
  8426. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8427. ol_ops, device_id);
  8428. return (void *)dp_soc;
  8429. }
  8430. #endif
  8431. /**
  8432. * dp_soc_attach() - Attach txrx SOC
  8433. * @ctrl_psoc: Opaque SOC handle from control plane
  8434. * @htc_handle: Opaque HTC handle
  8435. * @qdf_osdev: QDF device
  8436. * @ol_ops: Offload Operations
  8437. * @device_id: Device ID
  8438. *
  8439. * Return: DP SOC handle on success, NULL on failure
  8440. */
  8441. static struct dp_soc *
  8442. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8443. struct ol_if_ops *ol_ops, uint16_t device_id)
  8444. {
  8445. int int_ctx;
  8446. struct dp_soc *soc = NULL;
  8447. struct htt_soc *htt_soc = NULL;
  8448. soc = qdf_mem_malloc(sizeof(*soc));
  8449. if (!soc) {
  8450. dp_err("DP SOC memory allocation failed");
  8451. goto fail0;
  8452. }
  8453. int_ctx = 0;
  8454. soc->device_id = device_id;
  8455. soc->cdp_soc.ops = &dp_txrx_ops;
  8456. soc->cdp_soc.ol_ops = ol_ops;
  8457. soc->ctrl_psoc = ctrl_psoc;
  8458. soc->osdev = qdf_osdev;
  8459. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  8460. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  8461. if (!soc->wlan_cfg_ctx) {
  8462. dp_err("wlan_cfg_ctx failed\n");
  8463. goto fail1;
  8464. }
  8465. htt_soc = qdf_mem_malloc(sizeof(*htt_soc));
  8466. if (!htt_soc) {
  8467. dp_err("HTT attach failed");
  8468. goto fail1;
  8469. }
  8470. soc->htt_handle = htt_soc;
  8471. htt_soc->dp_soc = soc;
  8472. htt_soc->htc_soc = htc_handle;
  8473. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  8474. goto fail2;
  8475. return (void *)soc;
  8476. fail2:
  8477. qdf_mem_free(htt_soc);
  8478. fail1:
  8479. qdf_mem_free(soc);
  8480. fail0:
  8481. return NULL;
  8482. }
  8483. /**
  8484. * dp_soc_init() - Initialize txrx SOC
  8485. * @dp_soc: Opaque DP SOC handle
  8486. * @htc_handle: Opaque HTC handle
  8487. * @hif_handle: Opaque HIF handle
  8488. *
  8489. * Return: DP SOC handle on success, NULL on failure
  8490. */
  8491. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle)
  8492. {
  8493. int target_type;
  8494. struct dp_soc *soc = (struct dp_soc *)dpsoc;
  8495. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  8496. htt_soc->htc_soc = htc_handle;
  8497. soc->hif_handle = hif_handle;
  8498. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  8499. if (!soc->hal_soc)
  8500. return NULL;
  8501. htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc, htt_soc->htc_soc,
  8502. soc->hal_soc, soc->osdev);
  8503. target_type = hal_get_target_type(soc->hal_soc);
  8504. switch (target_type) {
  8505. case TARGET_TYPE_QCA6290:
  8506. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8507. REO_DST_RING_SIZE_QCA6290);
  8508. soc->ast_override_support = 1;
  8509. soc->da_war_enabled = false;
  8510. break;
  8511. #ifdef QCA_WIFI_QCA6390
  8512. case TARGET_TYPE_QCA6390:
  8513. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8514. REO_DST_RING_SIZE_QCA6290);
  8515. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8516. soc->ast_override_support = 1;
  8517. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  8518. int int_ctx;
  8519. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  8520. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  8521. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  8522. }
  8523. }
  8524. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  8525. break;
  8526. #endif
  8527. case TARGET_TYPE_QCA8074:
  8528. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8529. REO_DST_RING_SIZE_QCA8074);
  8530. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8531. soc->hw_nac_monitor_support = 1;
  8532. soc->da_war_enabled = true;
  8533. break;
  8534. case TARGET_TYPE_QCA8074V2:
  8535. case TARGET_TYPE_QCA6018:
  8536. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8537. REO_DST_RING_SIZE_QCA8074);
  8538. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  8539. soc->hw_nac_monitor_support = 1;
  8540. soc->ast_override_support = 1;
  8541. soc->per_tid_basize_max_tid = 8;
  8542. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  8543. soc->da_war_enabled = false;
  8544. break;
  8545. default:
  8546. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  8547. qdf_assert_always(0);
  8548. break;
  8549. }
  8550. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  8551. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  8552. soc->cce_disable = false;
  8553. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  8554. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8555. CDP_CFG_MAX_PEER_ID);
  8556. if (ret != -EINVAL) {
  8557. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  8558. }
  8559. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8560. CDP_CFG_CCE_DISABLE);
  8561. if (ret == 1)
  8562. soc->cce_disable = true;
  8563. }
  8564. qdf_spinlock_create(&soc->peer_ref_mutex);
  8565. qdf_spinlock_create(&soc->ast_lock);
  8566. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  8567. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  8568. /* fill the tx/rx cpu ring map*/
  8569. dp_soc_set_txrx_ring_map(soc);
  8570. qdf_spinlock_create(&soc->htt_stats.lock);
  8571. /* initialize work queue for stats processing */
  8572. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  8573. return soc;
  8574. }
  8575. /**
  8576. * dp_soc_init_wifi3() - Initialize txrx SOC
  8577. * @dp_soc: Opaque DP SOC handle
  8578. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  8579. * @hif_handle: Opaque HIF handle
  8580. * @htc_handle: Opaque HTC handle
  8581. * @qdf_osdev: QDF device (Unused)
  8582. * @ol_ops: Offload Operations (Unused)
  8583. * @device_id: Device ID (Unused)
  8584. *
  8585. * Return: DP SOC handle on success, NULL on failure
  8586. */
  8587. void *dp_soc_init_wifi3(void *dpsoc, void *ctrl_psoc, void *hif_handle,
  8588. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8589. struct ol_if_ops *ol_ops, uint16_t device_id)
  8590. {
  8591. return dp_soc_init(dpsoc, htc_handle, hif_handle);
  8592. }
  8593. #endif
  8594. /*
  8595. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  8596. *
  8597. * @soc: handle to DP soc
  8598. * @mac_id: MAC id
  8599. *
  8600. * Return: Return pdev corresponding to MAC
  8601. */
  8602. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  8603. {
  8604. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  8605. return soc->pdev_list[mac_id];
  8606. /* Typically for MCL as there only 1 PDEV*/
  8607. return soc->pdev_list[0];
  8608. }
  8609. /*
  8610. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  8611. * @soc: DP SoC context
  8612. * @max_mac_rings: No of MAC rings
  8613. *
  8614. * Return: None
  8615. */
  8616. static
  8617. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  8618. int *max_mac_rings)
  8619. {
  8620. bool dbs_enable = false;
  8621. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  8622. dbs_enable = soc->cdp_soc.ol_ops->
  8623. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  8624. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  8625. }
  8626. /*
  8627. * dp_is_soc_reinit() - Check if soc reinit is true
  8628. * @soc: DP SoC context
  8629. *
  8630. * Return: true or false
  8631. */
  8632. bool dp_is_soc_reinit(struct dp_soc *soc)
  8633. {
  8634. return soc->dp_soc_reinit;
  8635. }
  8636. /*
  8637. * dp_set_pktlog_wifi3() - attach txrx vdev
  8638. * @pdev: Datapath PDEV handle
  8639. * @event: which event's notifications are being subscribed to
  8640. * @enable: WDI event subscribe or not. (True or False)
  8641. *
  8642. * Return: Success, NULL on failure
  8643. */
  8644. #ifdef WDI_EVENT_ENABLE
  8645. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  8646. bool enable)
  8647. {
  8648. struct dp_soc *soc = NULL;
  8649. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  8650. int max_mac_rings = wlan_cfg_get_num_mac_rings
  8651. (pdev->wlan_cfg_ctx);
  8652. uint8_t mac_id = 0;
  8653. soc = pdev->soc;
  8654. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  8655. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  8656. FL("Max_mac_rings %d "),
  8657. max_mac_rings);
  8658. if (enable) {
  8659. switch (event) {
  8660. case WDI_EVENT_RX_DESC:
  8661. if (pdev->monitor_vdev) {
  8662. /* Nothing needs to be done if monitor mode is
  8663. * enabled
  8664. */
  8665. return 0;
  8666. }
  8667. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  8668. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  8669. htt_tlv_filter.mpdu_start = 1;
  8670. htt_tlv_filter.msdu_start = 1;
  8671. htt_tlv_filter.msdu_end = 1;
  8672. htt_tlv_filter.mpdu_end = 1;
  8673. htt_tlv_filter.packet_header = 1;
  8674. htt_tlv_filter.attention = 1;
  8675. htt_tlv_filter.ppdu_start = 1;
  8676. htt_tlv_filter.ppdu_end = 1;
  8677. htt_tlv_filter.ppdu_end_user_stats = 1;
  8678. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8679. htt_tlv_filter.ppdu_end_status_done = 1;
  8680. htt_tlv_filter.enable_fp = 1;
  8681. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8682. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8683. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8684. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8685. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8686. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8687. for (mac_id = 0; mac_id < max_mac_rings;
  8688. mac_id++) {
  8689. int mac_for_pdev =
  8690. dp_get_mac_id_for_pdev(mac_id,
  8691. pdev->pdev_id);
  8692. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8693. mac_for_pdev,
  8694. pdev->rxdma_mon_status_ring[mac_id]
  8695. .hal_srng,
  8696. RXDMA_MONITOR_STATUS,
  8697. RX_BUFFER_SIZE,
  8698. &htt_tlv_filter);
  8699. }
  8700. if (soc->reap_timer_init)
  8701. qdf_timer_mod(&soc->mon_reap_timer,
  8702. DP_INTR_POLL_TIMER_MS);
  8703. }
  8704. break;
  8705. case WDI_EVENT_LITE_RX:
  8706. if (pdev->monitor_vdev) {
  8707. /* Nothing needs to be done if monitor mode is
  8708. * enabled
  8709. */
  8710. return 0;
  8711. }
  8712. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  8713. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  8714. htt_tlv_filter.ppdu_start = 1;
  8715. htt_tlv_filter.ppdu_end = 1;
  8716. htt_tlv_filter.ppdu_end_user_stats = 1;
  8717. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8718. htt_tlv_filter.ppdu_end_status_done = 1;
  8719. htt_tlv_filter.mpdu_start = 1;
  8720. htt_tlv_filter.enable_fp = 1;
  8721. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8722. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8723. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8724. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8725. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8726. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8727. for (mac_id = 0; mac_id < max_mac_rings;
  8728. mac_id++) {
  8729. int mac_for_pdev =
  8730. dp_get_mac_id_for_pdev(mac_id,
  8731. pdev->pdev_id);
  8732. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8733. mac_for_pdev,
  8734. pdev->rxdma_mon_status_ring[mac_id]
  8735. .hal_srng,
  8736. RXDMA_MONITOR_STATUS,
  8737. RX_BUFFER_SIZE_PKTLOG_LITE,
  8738. &htt_tlv_filter);
  8739. }
  8740. if (soc->reap_timer_init)
  8741. qdf_timer_mod(&soc->mon_reap_timer,
  8742. DP_INTR_POLL_TIMER_MS);
  8743. }
  8744. break;
  8745. case WDI_EVENT_LITE_T2H:
  8746. if (pdev->monitor_vdev) {
  8747. /* Nothing needs to be done if monitor mode is
  8748. * enabled
  8749. */
  8750. return 0;
  8751. }
  8752. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8753. int mac_for_pdev = dp_get_mac_id_for_pdev(
  8754. mac_id, pdev->pdev_id);
  8755. pdev->pktlog_ppdu_stats = true;
  8756. dp_h2t_cfg_stats_msg_send(pdev,
  8757. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  8758. mac_for_pdev);
  8759. }
  8760. break;
  8761. default:
  8762. /* Nothing needs to be done for other pktlog types */
  8763. break;
  8764. }
  8765. } else {
  8766. switch (event) {
  8767. case WDI_EVENT_RX_DESC:
  8768. case WDI_EVENT_LITE_RX:
  8769. if (pdev->monitor_vdev) {
  8770. /* Nothing needs to be done if monitor mode is
  8771. * enabled
  8772. */
  8773. return 0;
  8774. }
  8775. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  8776. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  8777. for (mac_id = 0; mac_id < max_mac_rings;
  8778. mac_id++) {
  8779. int mac_for_pdev =
  8780. dp_get_mac_id_for_pdev(mac_id,
  8781. pdev->pdev_id);
  8782. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8783. mac_for_pdev,
  8784. pdev->rxdma_mon_status_ring[mac_id]
  8785. .hal_srng,
  8786. RXDMA_MONITOR_STATUS,
  8787. RX_BUFFER_SIZE,
  8788. &htt_tlv_filter);
  8789. }
  8790. if (soc->reap_timer_init)
  8791. qdf_timer_stop(&soc->mon_reap_timer);
  8792. }
  8793. break;
  8794. case WDI_EVENT_LITE_T2H:
  8795. if (pdev->monitor_vdev) {
  8796. /* Nothing needs to be done if monitor mode is
  8797. * enabled
  8798. */
  8799. return 0;
  8800. }
  8801. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  8802. * passing value 0. Once these macros will define in htt
  8803. * header file will use proper macros
  8804. */
  8805. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8806. int mac_for_pdev =
  8807. dp_get_mac_id_for_pdev(mac_id,
  8808. pdev->pdev_id);
  8809. pdev->pktlog_ppdu_stats = false;
  8810. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  8811. dp_h2t_cfg_stats_msg_send(pdev, 0,
  8812. mac_for_pdev);
  8813. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  8814. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  8815. mac_for_pdev);
  8816. } else if (pdev->enhanced_stats_en) {
  8817. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  8818. mac_for_pdev);
  8819. }
  8820. }
  8821. break;
  8822. default:
  8823. /* Nothing needs to be done for other pktlog types */
  8824. break;
  8825. }
  8826. }
  8827. return 0;
  8828. }
  8829. #endif